
---------- Begin Simulation Statistics ----------
final_tick                               1039709219000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  70840                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701560                       # Number of bytes of host memory used
host_op_rate                                    71072                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15611.72                       # Real time elapsed on the host
host_tick_rate                               66597992                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105934399                       # Number of instructions simulated
sim_ops                                    1109559777                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.039709                       # Number of seconds simulated
sim_ticks                                1039709219000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.622772                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              143476267                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           167567883                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12759656                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        229671599                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21987195                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22108310                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          121115                       # Number of indirect misses.
system.cpu0.branchPred.lookups              294317312                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1862562                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811473                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8465228                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260710268                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35140343                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441421                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      132691748                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050846457                       # Number of instructions committed
system.cpu0.commit.committedOps            1052660462                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1855992734                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.567168                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.388090                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1365961223     73.60%     73.60% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    291806710     15.72%     89.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68529741      3.69%     93.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62473228      3.37%     96.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19700391      1.06%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3464644      0.19%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3288120      0.18%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5628334      0.30%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35140343      1.89%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1855992734                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858715                       # Number of function calls committed.
system.cpu0.commit.int_insts               1016029402                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326235181                       # Number of loads committed
system.cpu0.commit.membars                    3625361                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625370      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583980127     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.76% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328046642     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127166834     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052660462                       # Class of committed instruction
system.cpu0.commit.refs                     455213511                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050846457                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052660462                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.974863                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.974863                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            316433237                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4302640                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           141790030                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1209812594                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               708681608                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                837477838                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8479604                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15354159                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7006791                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  294317312                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                210330482                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1160368102                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4839412                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          180                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1241374812                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          310                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               25548158                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.141821                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         704936340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         165463462                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.598173                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1878079078                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.664036                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.907507                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               994697277     52.96%     52.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               652417119     34.74%     87.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               139564546      7.43%     95.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                67814313      3.61%     98.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11902945      0.63%     99.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7616917      0.41%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2142627      0.11%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816547      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  106787      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1878079078                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      31                       # number of floating regfile writes
system.cpu0.idleCycles                      197198541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8570452                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               276122210                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.555312                       # Inst execution rate
system.cpu0.iew.exec_refs                   514264677                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 142741172                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              267124458                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            379243633                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3586711                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3356702                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           147720878                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1185337974                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371523505                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5513257                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1152425741                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2158206                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3107234                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8479604                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              7361315                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       102235                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20871962                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41905                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14651                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7331450                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     53008452                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18742548                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14651                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1160987                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7409465                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                490463186                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1139797420                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.847776                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415802768                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549226                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1139944895                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1406178143                       # number of integer regfile reads
system.cpu0.int_regfile_writes              729025915                       # number of integer regfile writes
system.cpu0.ipc                              0.506364                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506364                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626896      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            628014069     54.24%     54.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036055      0.69%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811567      0.16%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.40% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375114986     32.40%     87.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141335358     12.21%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1157938999                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                140                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                71                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2215555                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001913                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 420477     18.98%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1581491     71.38%     90.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               213583      9.64%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1156527586                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4196299239                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1139797354                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1318029036                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1174585140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1157938999                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10752834                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      132677508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           126749                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       5311413                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     45134596                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1878079078                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.616555                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.820295                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1040195464     55.39%     55.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          582960781     31.04%     86.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          206489082     10.99%     97.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37388220      1.99%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7041110      0.37%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2892064      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             712638      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             262946      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             136773      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1878079078                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.557968                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         25589911                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5012458                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           379243633                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          147720878                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2075277619                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4141430                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              285508064                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670673668                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10333073                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               719085844                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8724956                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                29088                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1460711969                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1197716343                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          770653043                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                832478431                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12179053                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8479604                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             32215046                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                99979370                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1460711912                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        312089                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4729                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 23301919                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4729                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3006185504                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2392811842                       # The number of ROB writes
system.cpu0.timesIdled                       21729996                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1474                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            95.371506                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9523708                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9985905                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1838363                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18665794                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            307600                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         418063                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          110463                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20301285                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4700                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811197                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1081084                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204589                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1326141                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434265                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       21942287                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55087942                       # Number of instructions committed
system.cpu1.commit.committedOps              56899315                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    325480184                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174817                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.833703                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    302495623     92.94%     92.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11252195      3.46%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3554413      1.09%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3643921      1.12%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1012934      0.31%     98.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       362347      0.11%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1694338      0.52%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       138272      0.04%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1326141      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    325480184                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502814                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52984967                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127653                       # Number of loads committed
system.cpu1.commit.membars                    3622520                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622520      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32018787     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17938850     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319017      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56899315                       # Class of committed instruction
system.cpu1.commit.refs                      21257879                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55087942                       # Number of Instructions Simulated
system.cpu1.committedOps                     56899315                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.978290                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.978290                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            285544436                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               763199                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8591176                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              86199980                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10391095                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27166561                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1081718                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1102483                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4790801                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20301285                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9126340                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    316770958                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                80645                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      99696737                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3677994                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.061644                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10364626                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9831308                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.302724                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         328974611                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.315160                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.825290                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               271262616     82.46%     82.46% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30331762      9.22%     91.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16497546      5.01%     96.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6536211      1.99%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1891206      0.57%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1558903      0.47%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  893002      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     101      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3264      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           328974611                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         357084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1146460                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14761123                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.195453                       # Inst execution rate
system.cpu1.iew.exec_refs                    22491973                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5221636                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              247648038                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22420369                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719764                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2069076                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7137081                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           78834778                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17270337                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           737063                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             64368852                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2041513                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1534921                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1081718                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5396094                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          331540                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9244                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          693                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2893                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6292716                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2006855                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           693                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       202943                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        943517                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 37872151                       # num instructions consuming a value
system.cpu1.iew.wb_count                     63949729                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843099                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 31929955                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.194180                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      63967177                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                80417167                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42455281                       # number of integer regfile writes
system.cpu1.ipc                              0.167272                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.167272                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622626      5.56%      5.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             38845785     59.67%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19213580     29.51%     94.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3423780      5.26%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65105915                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1938552                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029775                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 348870     18.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1434674     74.01%     92.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               155005      8.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63421826                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         461242268                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     63949717                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        100770804                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  70676591                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65105915                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158187                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       21935462                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           117302                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723922                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14672900                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    328974611                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.197906                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.660977                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          289248881     87.92%     87.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26257571      7.98%     95.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6992443      2.13%     98.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2931366      0.89%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2505911      0.76%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             414254      0.13%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             443906      0.13%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             131222      0.04%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              49057      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      328974611                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.197691                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16093229                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1943797                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22420369                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7137081                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    106                       # number of misc regfile reads
system.cpu1.numCycles                       329331695                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1750078373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              265175858                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38002701                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10463008                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12777417                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1296269                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                21464                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            102347871                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              83135217                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           55885978                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27921820                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               8882909                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1081718                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21993959                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                17883277                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       102347859                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23839                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               596                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22881268                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           596                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   402995359                       # The number of ROB reads
system.cpu1.rob.rob_writes                  161182835                       # The number of ROB writes
system.cpu1.timesIdled                          14839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2951896                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                10989                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             3233177                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10248327                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6282391                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12511275                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       171752                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55149                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64213852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4656315                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128409726                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4711464                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3761545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2831872                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3396910                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              378                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            283                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2520120                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2520114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3761545                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           167                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18792934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18792934                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    583265984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               583265984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              557                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6282493                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6282493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6282493                       # Request fanout histogram
system.membus.respLayer1.occupancy        33037728099                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         25656341260                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    345119666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   432073986.884962                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       155000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1030272500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1037638501000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2070718000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    182082554                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       182082554                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    182082554                       # number of overall hits
system.cpu0.icache.overall_hits::total      182082554                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28247928                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28247928                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28247928                       # number of overall misses
system.cpu0.icache.overall_misses::total     28247928                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 396061590493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 396061590493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 396061590493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 396061590493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    210330482                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    210330482                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    210330482                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    210330482                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.134303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.134303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.134303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.134303                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14020.907675                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14020.907675                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14020.907675                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14020.907675                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3797                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               59                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.355932                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26429031                       # number of writebacks
system.cpu0.icache.writebacks::total         26429031                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1818862                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1818862                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1818862                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1818862                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26429066                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26429066                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26429066                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26429066                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 352466880996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 352466880996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 352466880996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 352466880996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.125655                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.125655                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.125655                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.125655                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13336.335117                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13336.335117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13336.335117                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13336.335117                       # average overall mshr miss latency
system.cpu0.icache.replacements              26429031                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    182082554                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      182082554                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28247928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28247928                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 396061590493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 396061590493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    210330482                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    210330482                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.134303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.134303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14020.907675                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14020.907675                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1818862                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1818862                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26429066                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26429066                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 352466880996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 352466880996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.125655                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.125655                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13336.335117                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13336.335117                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999940                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          208511423                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26429032                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.889484                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999940                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        447090028                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       447090028                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    420498515                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       420498515                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    420498515                       # number of overall hits
system.cpu0.dcache.overall_hits::total      420498515                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     49601018                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      49601018                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     49601018                       # number of overall misses
system.cpu0.dcache.overall_misses::total     49601018                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1195671063894                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1195671063894                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1195671063894                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1195671063894                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470099533                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470099533                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470099533                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470099533                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.105512                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.105512                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.105512                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.105512                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24105.776698                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24105.776698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24105.776698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24105.776698                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5544016                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       283209                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           126646                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3718                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    43.775690                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    76.172405                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35960186                       # number of writebacks
system.cpu0.dcache.writebacks::total         35960186                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14390942                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14390942                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14390942                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14390942                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35210076                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35210076                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35210076                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35210076                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 622006330410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 622006330410                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 622006330410                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 622006330410                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074899                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074899                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074899                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074899                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17665.577615                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17665.577615                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17665.577615                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17665.577615                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35960186                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    303916504                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      303916504                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39019276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39019276                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 782490367500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 782490367500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    342935780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    342935780                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.113780                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.113780                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20053.943787                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20053.943787                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8487192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8487192                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30532084                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30532084                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 467453311000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 467453311000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15310.232705                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15310.232705                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116582011                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116582011                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10581742                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10581742                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 413180696394                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 413180696394                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127163753                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127163753                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083214                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083214                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 39046.566850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39046.566850                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5903750                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5903750                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4677992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4677992                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 154553019410                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 154553019410                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036787                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 33038.324865                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33038.324865                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1410                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1410                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    103848500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    103848500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446768                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446768                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73651.418440                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73651.418440                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1394                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1394                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1103000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005070                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005070                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68937.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68937.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2958                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2958                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       582000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       582000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3104                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3104                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.047036                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047036                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3986.301370                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3986.301370                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       437000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       437000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046714                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046714                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3013.793103                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3013.793103                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051817                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051817                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759656                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759656                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66099952000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66099952000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811473                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811473                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419358                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419358                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87013.005887                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87013.005887                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759656                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759656                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65340296000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65340296000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419358                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419358                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86013.005887                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86013.005887                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987478                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          457523965                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35969431                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.719800                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987478                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999609                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999609                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979803995                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979803995                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26102180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33666782                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               16640                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              330991                       # number of demand (read+write) hits
system.l2.demand_hits::total                 60116593                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26102180                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33666782                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              16640                       # number of overall hits
system.l2.overall_hits::.cpu1.data             330991                       # number of overall hits
system.l2.overall_hits::total                60116593                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            326885                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2292661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1456096                       # number of demand (read+write) misses
system.l2.demand_misses::total                4077966                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           326885                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2292661                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2324                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1456096                       # number of overall misses
system.l2.overall_misses::total               4077966                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  26484309000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 213662903992                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    205042000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 145592214000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     385944468992                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  26484309000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 213662903992                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    205042000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 145592214000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    385944468992                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26429065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35959443                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           18964                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1787087                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64194559                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26429065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35959443                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          18964                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1787087                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64194559                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.012368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063757                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.122548                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.814787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063525                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.012368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063757                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.122548                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.814787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063525                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81020.264007                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93194.285589                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88228.055077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99988.059853                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94641.414125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81020.264007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93194.285589                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88228.055077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99988.059853                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94641.414125                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3637                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        57                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      63.807018                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1870580                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2831872                       # number of writebacks
system.l2.writebacks::total                   2831872                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          68663                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          32361                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              101069                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         68663                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         32361                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             101069                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       326864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2223998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2300                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1423735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3976897                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       326864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2223998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2300                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1423735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2326845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6303742                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  23214999500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 186328543496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    180308500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 128358041500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 338081892996                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  23214999500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 186328543496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    180308500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 128358041500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 188210619645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 526292512641                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.012368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.061847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.121282                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.796679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061951                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.012368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.061847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.121282                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.796679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098197                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71023.421056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 83780.895260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst        78395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90155.851686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85011.478295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71023.421056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 83780.895260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst        78395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90155.851686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 80886.616704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83488.904311                       # average overall mshr miss latency
system.l2.replacements                       10897268                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8658197                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8658197                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8658197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8658197                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55368370                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55368370                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     55368370                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55368370                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2326845                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2326845                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 188210619645                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 188210619645                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 80886.616704                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 80886.616704                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            84                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       270500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.913043                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.913978                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3220.238095                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3182.352941                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1691000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1711500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.913043                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.913978                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20130.952381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20135.294118                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       506000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       506000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20240                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20240                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3937116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           132029                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4069145                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1490676                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1105566                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2596242                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 140058353997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 110650566500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  250708920497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5427792                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1237595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6665387                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.274638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.893318                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.389511                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93956.268161                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100084.994021                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96566.083014                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51168                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        26551                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            77719                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1439508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1079015                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2518523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 121451015500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  97161822500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 218612838000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.265211                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.871864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.377851                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 84369.809338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90046.776458                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86802.001808                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26102180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         16640                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26118820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       326885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           329209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  26484309000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    205042000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  26689351000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26429065                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        18964                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26448029                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.012368                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.122548                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.012447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81020.264007                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88228.055077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81071.146293                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       326864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2300                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       329164                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  23214999500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    180308500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23395308000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.012368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.121282                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.012446                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71023.421056                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst        78395                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71074.929215                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29729666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       198962                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29928628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       801985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       350530                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1152515                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  73604549995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  34941647500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 108546197495                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30531651                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       549492                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31081143                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.026267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.637916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.037081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91777.963422                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99682.331042                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94182.025826                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        17495                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5810                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23305                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       784490                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       344720                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1129210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  64877527996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  31196219000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  96073746996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.025694                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.627343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.036331                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82700.261311                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90497.270248                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85080.496096                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           59                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                63                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          260                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             273                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7045500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       473500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7519000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          319                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           336                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.815047                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.764706                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.812500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 27098.076923                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 36423.076923                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27542.124542                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          106                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          160                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          167                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3110000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       137000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3247000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.501567                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.411765                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.497024                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19437.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19571.428571                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19443.113772                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999894                       # Cycle average of tags in use
system.l2.tags.total_refs                   130424409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10897437                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.968356                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.491636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.055819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.520698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.457201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.467173                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.476432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.195636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.272925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1036670141                       # Number of tag accesses
system.l2.tags.data_accesses               1036670141                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      20919232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     142398400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        147200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      91158912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    147402432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          402026176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     20919232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       147200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21066432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181239808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181239808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         326863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2224975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1424358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2303163                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6281659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2831872                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2831872                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20120272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        136959832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           141578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87677314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    141772747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             386671743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20120272                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       141578                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20261850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      174317785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            174317785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      174317785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20120272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       136959832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          141578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87677314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    141772747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            560989528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2730232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    326863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2101374.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1402987.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2299598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007048326750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167588                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167588                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13669042                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2568397                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6281659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2831872                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6281659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2831872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 148537                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                101640                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            277580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            283279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            306382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            715174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            480990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            584893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            392816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            396531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            454728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            390702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           339372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           302936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           342451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           283419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           287334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           294535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            210567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            206222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            221770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            220000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146141                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 175078843306                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                30665610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            290074880806                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28546.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47296.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4039893                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1608370                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6281659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2831872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2483625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1358422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  643957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  504056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  425378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  208055                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  149681                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  116889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   83368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   52800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  38262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  29474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  19897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4607                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  15283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  17367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 141235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 172700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 176965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 178017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 179422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 179649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 182641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 192189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 181165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 179476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 170381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3215048                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.436189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.243002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   221.688108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1937990     60.28%     60.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       582770     18.13%     78.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       288001      8.96%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       155371      4.83%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        58896      1.83%     94.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        34566      1.08%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        20779      0.65%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16174      0.50%     96.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       120501      3.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3215048                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.596200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.493441                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.230311                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167587    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167588                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.291154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.271613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.837873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           146674     87.52%     87.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2429      1.45%     88.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12093      7.22%     96.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4302      2.57%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1432      0.85%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              472      0.28%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              132      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               41      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167588                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              392519808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9506368                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174732928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               402026176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181239808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       377.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       168.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    386.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    174.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1039709149500                       # Total gap between requests
system.mem_ctrls.avgGap                     114084.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     20919232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    134487936                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       147200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     89791168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    147174272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174732928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20120271.723780877888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 129351489.380224496126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 141578.046351823315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 86361808.050871968269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 141553300.971547901630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 168059419.698191612959                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       326863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2224975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1424358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2303163                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2831872                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9746073538                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  95359161239                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     84272278                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  69393969292                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 115491404459                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24780425656180                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29817.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     42858.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36640.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     48719.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50144.69                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8750545.81                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11131060080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           5916275970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19245705780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7234705980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     82073493840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     192987327060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     236732696640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       555321265350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        534.112091                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 613329483339                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  34718060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 391661675661                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11824475460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6284831190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         24544785300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7016948460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     82073493840.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     347985728460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     106207727040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       585937989750                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        563.559483                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 272595242094                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  34718060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 732395916906                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10412444178.571428                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47464729922.496925                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3e+11-3.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        50000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 348950593500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   165063908000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 874645311000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9104970                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9104970                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9104970                       # number of overall hits
system.cpu1.icache.overall_hits::total        9104970                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        21370                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21370                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        21370                       # number of overall misses
system.cpu1.icache.overall_misses::total        21370                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    488830999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    488830999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    488830999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    488830999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9126340                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9126340                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9126340                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9126340                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002342                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002342                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002342                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002342                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22874.637295                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22874.637295                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22874.637295                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22874.637295                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          194                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        18932                       # number of writebacks
system.cpu1.icache.writebacks::total            18932                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2406                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2406                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2406                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2406                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        18964                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        18964                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        18964                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        18964                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    422317500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    422317500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    422317500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    422317500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002078                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002078                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 22269.431555                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22269.431555                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 22269.431555                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22269.431555                       # average overall mshr miss latency
system.cpu1.icache.replacements                 18932                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9104970                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9104970                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        21370                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21370                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    488830999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    488830999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9126340                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9126340                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002342                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002342                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22874.637295                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22874.637295                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2406                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2406                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        18964                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        18964                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    422317500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    422317500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002078                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002078                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 22269.431555                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22269.431555                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.742989                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8762105                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            18932                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           462.819829                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        398176500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.742989                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.960718                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.960718                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18271644                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18271644                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16247692                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16247692                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16247692                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16247692                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3931180                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3931180                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3931180                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3931180                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 347424124840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 347424124840                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 347424124840                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 347424124840                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20178872                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20178872                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20178872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20178872                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.194817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.194817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.194817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.194817                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88376.549748                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88376.549748                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88376.549748                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88376.549748                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1092602                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       205954                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19504                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2707                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.019381                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.082010                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1786817                       # number of writebacks
system.cpu1.dcache.writebacks::total          1786817                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2842409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2842409                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2842409                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2842409                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1088771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1088771                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1088771                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1088771                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91486307518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91486307518                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91486307518                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91486307518                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053956                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053956                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053956                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053956                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84027.134740                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84027.134740                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84027.134740                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84027.134740                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1786817                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14465079                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14465079                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2395206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2395206                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 178147063500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 178147063500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16860285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16860285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.142062                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.142062                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74376.510204                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74376.510204                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1845200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1845200                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550006                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  38344892000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38344892000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032621                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032621                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69717.224903                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69717.224903                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1782613                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1782613                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1535974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1535974                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 169277061340                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 169277061340                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318587                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.462840                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.462840                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110208.285648                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110208.285648                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       997209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       997209                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       538765                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       538765                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  53141415518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  53141415518                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162348                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162348                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98635.612035                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98635.612035                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          300                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3724500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3724500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          453                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.337748                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.337748                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24343.137255                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24343.137255                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          152                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002208                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002208                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          303                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1274000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1274000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          441                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.312925                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.312925                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9231.884058                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9231.884058                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1136000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1136000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.312925                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.312925                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8231.884058                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8231.884058                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103268                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103268                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707929                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707929                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62162010500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62162010500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811197                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390863                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390863                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87808.255489                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87808.255489                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707929                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707929                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61454081500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61454081500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390863                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390863                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86808.255489                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86808.255489                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.281259                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19147191                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1796572                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.657625                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        398188000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.281259                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.946289                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946289                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45778526                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45778526                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1039709219000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57530091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11490069                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55536753                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8065396                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3952771                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             386                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           283                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            669                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6683664                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6683664                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26448029                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31082063                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          336                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          336                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79287160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107889928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        56860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5370777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192604725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3382918080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4602855936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2425344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228729280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8216928640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14869789                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182468544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         79064809                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.245279                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               74162757     93.80%     93.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4846901      6.13%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55151      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           79064809                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128399821982                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53956480208                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39679752042                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2695681141                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          28478435                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4471368540500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57980                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703408                       # Number of bytes of host memory used
host_op_rate                                    58043                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 63792.92                       # Real time elapsed on the host
host_tick_rate                               53793731                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698690986                       # Number of instructions simulated
sim_ops                                    3702718820                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.431659                       # Number of seconds simulated
sim_ticks                                3431659321500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.490534                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213346975                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221106637                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12871329                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        248129857                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            330142                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         341224                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11082                       # Number of indirect misses.
system.cpu0.branchPred.lookups              249143240                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8993                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201278                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12857932                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 171971186                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38657201                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         610724                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      230791730                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1295548826                       # Number of instructions committed
system.cpu0.commit.committedOps            1295750141                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6808705487                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.190308                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.035827                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6473968652     95.08%     95.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    133085730      1.95%     97.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     25861631      0.38%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9646187      0.14%     97.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8062732      0.12%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7427550      0.11%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     80614326      1.18%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     31381478      0.46%     99.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38657201      0.57%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6808705487                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426282817                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              683383                       # Number of function calls committed.
system.cpu0.commit.int_insts               1076243587                       # Number of committed integer instructions.
system.cpu0.commit.loads                    353893788                       # Number of loads committed
system.cpu0.commit.membars                     399032                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       400043      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671215175     51.80%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169438805     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37225431      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12422576      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.96%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12422963      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197121421     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        716026      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    156973645     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25420754      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1295750141                       # Class of committed instruction
system.cpu0.commit.refs                     380231846                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1295548826                       # Number of Instructions Simulated
system.cpu0.committedOps                   1295750141                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.297218                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.297218                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           6354364805                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13438                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           183931097                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1642344229                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                92280026                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                276411215                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13755388                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                19323                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            109173246                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  249143240                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48477415                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6778575957                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               389001                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          497                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1890955718                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  48                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27537580                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.036303                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53639348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213677117                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.275537                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6845984680                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.276257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.806565                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5671549329     82.84%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               889774219     13.00%     95.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41714534      0.61%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177368635      2.59%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9779946      0.14%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  742021      0.01%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42292872      0.62%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12750254      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   12870      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6845984680                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457450765                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               409943903                       # number of floating regfile writes
system.cpu0.idleCycles                       16820058                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13572944                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188791977                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.356498                       # Inst execution rate
system.cpu0.iew.exec_refs                  1470722384                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26787008                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2911358060                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415944737                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            291133                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         10960296                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31117871                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1523460341                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1443935376                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11646049                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2446576322                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              22395359                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1960263431                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13755388                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           2008072853                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    106085049                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          396412                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          239                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1022666                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62050949                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4779813                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1022666                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4041189                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9531755                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1179598886                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1369451290                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.826872                       # average fanout of values written-back
system.cpu0.iew.wb_producers                975376985                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.199547                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1371588938                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2559377185                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746495497                       # number of integer regfile writes
system.cpu0.ipc                              0.188778                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.188778                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           402921      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            731953200     29.78%     29.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13357      0.00%     29.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1997      0.00%     29.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171345977      6.97%     36.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1000      0.00%     36.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41362079      1.68%     38.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12943483      0.53%     38.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.48% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12784217      0.52%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     40.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           884167597     35.97%     75.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             724728      0.03%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      564250942     22.95%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25893223      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2458222370                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              969075962                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1810817588                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    435605070                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         588134959                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  338335584                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.137634                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10940597      3.23%      3.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7738      0.00%      3.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                55768      0.02%      3.25% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               65914      0.02%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.27% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             59340108     17.54%     20.81% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               38844      0.01%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             199267854     58.90%     79.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9740      0.00%     79.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         68609019     20.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1827079071                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10297022692                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    933846220                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1164057359                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1522613093                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2458222370                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             847248                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      227710203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7075275                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        236524                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    215940962                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6845984680                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.359075                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.127508                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5976327497     87.30%     87.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          294480548      4.30%     91.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143431918      2.10%     93.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           88520532      1.29%     94.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          192361995      2.81%     97.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          103178233      1.51%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22153636      0.32%     99.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11187139      0.16%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14343182      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6845984680                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.358195                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16965587                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10915824                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415944737                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31117871                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459278422                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             243888418                       # number of misc regfile writes
system.cpu0.numCycles                      6862804738                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      514023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             5173219964                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1097690052                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             312002458                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139792903                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            1028141553                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7487219                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2244766019                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1577075204                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1339466962                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                312633293                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1868138                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13755388                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1206112204                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               241776915                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572816329                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1671949690                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        470928                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10869                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                700556385                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10871                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8296519424                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3090405621                       # The number of ROB writes
system.cpu0.timesIdled                         161092                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2871                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.837109                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213478342                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           225100009                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12751225                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        247817792                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            298779                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         303109                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4330                       # Number of indirect misses.
system.cpu1.branchPred.lookups              248740733                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3585                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198484                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12746064                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172169888                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38431855                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         606315                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      228447707                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1297207761                       # Number of instructions committed
system.cpu1.commit.committedOps            1297408902                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6804869348                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.190659                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.037620                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6470992646     95.09%     95.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    132149985      1.94%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25610676      0.38%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9458604      0.14%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8093131      0.12%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7361130      0.11%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     80370508      1.18%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     32400813      0.48%     99.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38431855      0.56%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6804869348                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426808310                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              619111                       # Number of function calls committed.
system.cpu1.commit.int_insts               1077787071                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354557689                       # Number of loads committed
system.cpu1.commit.membars                     398208                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       398208      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672534444     51.84%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169838971     13.09%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37043808      2.86%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12332624      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12332624      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197203554     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        462738      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157552619     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25330064      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1297408902                       # Class of committed instruction
system.cpu1.commit.refs                     380548975                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1297207761                       # Number of Instructions Simulated
system.cpu1.committedOps                   1297408902                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.276804                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.276804                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           6354402796                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5171                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           184186949                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1640810700                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                89124818                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                275346097                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13628198                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                10057                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            109274232                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  248740733                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47779261                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6777938553                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               361683                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1887931075                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27266718                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.036338                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50204229                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         213777121                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.275807                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6841776141                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.275985                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.804925                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5667526580     82.84%     82.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               890064305     13.01%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41522473      0.61%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               177803775      2.60%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9661271      0.14%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  730110      0.01%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41865369      0.61%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12598616      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3642      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6841776141                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                457566005                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410393696                       # number of floating regfile writes
system.cpu1.idleCycles                        3335070                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13453091                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188796256                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.356923                       # Inst execution rate
system.cpu1.iew.exec_refs                  1466760736                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26429213                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2916170075                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            415993728                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            285968                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10898021                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30695644                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1522790488                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1440331523                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11523308                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2443177054                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              22584673                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1956681705                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13628198                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           2004715934                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    105761503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          386180                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1006301                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     61436039                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4704358                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1006301                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3997356                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9455735                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1180156416                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1370051422                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.827780                       # average fanout of values written-back
system.cpu1.iew.wb_producers                976909969                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.200150                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1372152151                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2556419225                       # number of integer regfile reads
system.cpu1.int_regfile_writes              746925697                       # number of integer regfile writes
system.cpu1.ipc                              0.189509                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.189509                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           400390      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            732543972     29.84%     29.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 980      0.00%     29.86% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171707429      7.00%     36.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41109821      1.67%     38.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12839961      0.52%     39.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     39.05% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12684830      0.52%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     40.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           881339246     35.90%     75.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             468630      0.02%     76.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      563435775     22.95%     98.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25791056      1.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2454700362                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              967944091                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1808677477                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    435953974                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         586917482                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  337518039                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.137499                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               11034068      3.27%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 7165      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                62063      0.02%      3.29% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               63909      0.02%      3.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             59365227     17.59%     20.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               39791      0.01%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             198485821     58.81%     79.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  531      0.00%     79.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         68459464     20.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1823873920                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10287055050                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    934097448                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1162259763                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1521952345                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2454700362                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             838143                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      225381586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7037623                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        231828                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    214119915                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6841776141                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.358781                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.127252                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5973309939     87.31%     87.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          294118982      4.30%     91.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143308162      2.09%     93.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           88662925      1.30%     95.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          191837512      2.80%     97.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          102713257      1.50%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22151089      0.32%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11240786      0.16%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14433489      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6841776141                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.358606                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16795820                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10817863                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           415993728                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30695644                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459447138                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243925627                       # number of misc regfile writes
system.cpu1.numCycles                      6845111211                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    18081424                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             5173677147                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1099462446                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             311502113                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136606460                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            1027709784                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7489362                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2243338695                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1575957317                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1338904015                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                311725579                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1893328                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13628198                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1205747907                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               239441569                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        571771241                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1671567454                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        390850                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11068                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                700894577                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11058                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8292243168                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3088661278                       # The number of ROB writes
system.cpu1.timesIdled                          33574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        203408880                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2399308                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           216722530                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             683064590                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    388930738                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     772480024                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10379846                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4993338                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252697080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    219689308                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505272757                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      224682646                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          386424827                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5027184                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2266                       # Transaction distribution
system.membus.trans_dist::CleanEvict        378523399                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           281416                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4977                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2215954                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2212197                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     386424828                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   1161117048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             1161117048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  25194654336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             25194654336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           227123                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         388927175                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               388927175    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           388927175                       # Request fanout histogram
system.membus.respLayer1.occupancy       1998556740153                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             58.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        897260282001                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              26.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1196                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          598                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    430285.117057                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   238632.691326                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          598    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        17500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1268500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            598                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3431402011000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    257310500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48318158                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48318158                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48318158                       # number of overall hits
system.cpu0.icache.overall_hits::total       48318158                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       159256                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        159256                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       159256                       # number of overall misses
system.cpu0.icache.overall_misses::total       159256                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12238436997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12238436997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12238436997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12238436997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48477414                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48477414                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48477414                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48477414                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003285                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003285                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003285                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003285                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76847.572443                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76847.572443                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76847.572443                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76847.572443                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4098                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               72                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.916667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       147050                       # number of writebacks
system.cpu0.icache.writebacks::total           147050                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12206                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12206                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12206                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12206                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       147050                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       147050                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       147050                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       147050                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11331131997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11331131997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11331131997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11331131997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003033                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77056.320959                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77056.320959                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77056.320959                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77056.320959                       # average overall mshr miss latency
system.cpu0.icache.replacements                147050                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48318158                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48318158                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       159256                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       159256                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12238436997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12238436997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48477414                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48477414                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003285                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76847.572443                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76847.572443                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12206                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12206                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       147050                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       147050                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11331131997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11331131997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77056.320959                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77056.320959                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48465403                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           147082                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           329.512809                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         97101878                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        97101878                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    180188478                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       180188478                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    180188478                       # number of overall hits
system.cpu0.dcache.overall_hits::total      180188478                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    224200348                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     224200348                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    224200348                       # number of overall misses
system.cpu0.dcache.overall_misses::total    224200348                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 18613352823354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 18613352823354                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 18613352823354                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 18613352823354                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404388826                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404388826                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404388826                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404388826                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.554418                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.554418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.554418                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.554418                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83021.070170                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83021.070170                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83021.070170                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83021.070170                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   5311184712                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       685232                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        107301083                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11849                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.497960                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.830365                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126072089                       # number of writebacks
system.cpu0.dcache.writebacks::total        126072089                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     97965627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     97965627                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     97965627                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     97965627                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126234721                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126234721                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126234721                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126234721                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 12281980734807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 12281980734807                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 12281980734807                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 12281980734807                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312162                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312162                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312162                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312162                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 97294.790510                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 97294.790510                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 97294.790510                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 97294.790510                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126071971                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    162294950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      162294950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    215963628                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    215963628                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 18203794840000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 18203794840000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378258578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378258578                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.570942                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.570942                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84291.021634                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84291.021634                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     91329779                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     91329779                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124633849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124633849                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 12179025955500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 12179025955500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329494                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329494                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 97718.445296                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 97718.445296                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     17893528                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      17893528                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8236720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8236720                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 409557983354                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 409557983354                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26130248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26130248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.315218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.315218                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 49723.431579                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 49723.431579                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6635848                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6635848                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1600872                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1600872                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102954779307                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102954779307                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061265                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 64311.687197                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64311.687197                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5431                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5431                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1723                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1723                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     71653000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     71653000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7154                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.240844                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.240844                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 41586.186883                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41586.186883                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1660                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1660                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           63                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       849500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       849500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008806                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008806                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 13484.126984                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13484.126984                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4181                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2333                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2333                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10065000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10065000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6514                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6514                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.358152                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.358152                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4314.187741                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4314.187741                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2333                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2333                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7732000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7732000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.358152                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.358152                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3314.187741                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3314.187741                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         4923                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           4923                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196355                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196355                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6636434000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6636434000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201278                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.975541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.975541                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 33798.141122                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 33798.141122                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196355                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196355                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   6440079000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   6440079000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.975541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.975541                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 32798.141122                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 32798.141122                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977389                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          306717790                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126304525                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.428399                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977389                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999293                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999293                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935512037                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935512037                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9533                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12780587                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4213                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            12905856                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25700189                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9533                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12780587                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4213                       # number of overall hits
system.l2.overall_hits::.cpu1.data           12905856                       # number of overall hits
system.l2.overall_hits::total                25700189                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            137518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         113291034                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             29796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         113025805                       # number of demand (read+write) misses
system.l2.demand_misses::total              226484153                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           137518                       # number of overall misses
system.l2.overall_misses::.cpu0.data        113291034                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            29796                       # number of overall misses
system.l2.overall_misses::.cpu1.data        113025805                       # number of overall misses
system.l2.overall_misses::total             226484153                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10989638998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 11890184231217                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2445515996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 11859390882037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     23763010268248                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10989638998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 11890184231217                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2445515996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 11859390882037                       # number of overall miss cycles
system.l2.overall_miss_latency::total    23763010268248                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          147051                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126071621                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125931661                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252184342                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         147051                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126071621                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125931661                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252184342                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.935172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.898624                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.876121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.897517                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.898090                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.935172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.898624                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.876121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.897517                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.898090                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79914.185765                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104952.561658                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 82075.311988                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104926.400498                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104921.293404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79914.185765                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104952.561658                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 82075.311988                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104926.400498                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104921.293404                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           16001545                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    584986                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.353723                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 165139033                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5027176                       # number of writebacks
system.l2.writebacks::total                   5027176                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            232                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        4418968                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            518                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        4496846                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             8916564                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           232                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       4418968                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           518                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       4496846                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            8916564                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       137286                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    108872066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    108528959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         217567589                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       137286                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    108872066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    108528959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    176651533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        394219122                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9603821557                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 10542445792871                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2135713999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 10510795741279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 21064981069706                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9603821557                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 10542445792871                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2135713999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 10510795741279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 15091444301110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 36156425370816                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.933594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.863573                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.860890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.861808                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.862732                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.933594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.863573                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.860890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.861808                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.563218                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69954.850145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 96833.340086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 72946.034531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 96847.844466                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96820.400348                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69954.850145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 96833.340086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 72946.034531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 96847.844466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 85430.587807                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91716.569169                       # average overall mshr miss latency
system.l2.replacements                      602567335                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6718917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6718917                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            8                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              8                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6718925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6718925                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235463361                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235463361                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         2266                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           2266                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235465627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235465627                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         2266                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         2266                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    176651533                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      176651533                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 15091444301110                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 15091444301110                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 85430.587807                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 85430.587807                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           10381                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           10294                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                20675                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         32425                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         30769                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              63194                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    230123000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    264302500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    494425500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        42806                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        41063                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            83869                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.757487                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.749312                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.753485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7097.085582                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8589.895674                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7823.931069                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2437                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         2878                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5315                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        29988                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        27891                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         57879                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    705436663                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    675050155                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1380486818                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.700556                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.679225                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.690112                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23523.965019                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24203.153526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23851.255516                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          169                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              186                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       161000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          176                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            198                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.960227                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.939394                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  7676.470588                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data   180.473373                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   865.591398                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          169                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          185                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       324500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3339500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3664000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.960227                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.934343                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20281.250000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19760.355030                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19805.405405                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           454547                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           459316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                913863                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1126884                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1101527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2228411                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  97887331456                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  96318634487                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  194205965943                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1581431                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1560843                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3142274                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.712572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.705726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.709171                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86865.490553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87441.010967                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87149.976348                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         8275                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         8468                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            16743                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1118609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1093059                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2211668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  86086396459                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  84760980488                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 170847376947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.707340                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.700300                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.703843                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76958.433607                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 77544.744143                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77248.202238                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9533                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4213                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       137518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        29796                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           167314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10989638998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2445515996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13435154994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       147051                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34009                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         181060                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.935172                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.876121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.924080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79914.185765                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 82075.311988                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80299.048460                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          232                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          518                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           750                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       137286                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29278                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       166564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9603821557                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2135713999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11739535556                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.933594                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.860890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.919938                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69954.850145                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 72946.034531                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70480.629404                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12326040                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     12446540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24772580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    112164150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    111924278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       224088428                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 11792296899761                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 11763072247550                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 23555369147311                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124490190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124370818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248861008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.900988                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.899924                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.900456                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 105134.277751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105098.486743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 105116.401403                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      4410693                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      4488378                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      8899071                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    107753457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    107435900                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    215189357                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 10456359396412                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 10426034760791                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 20882394157203                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.865558                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.863835                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.864697                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97039.665246                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97044.235314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97041.946908                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   656545837                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 602567399                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.089581                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.705302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.022288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.884786                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.883843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.497131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.386020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.138825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.138810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.335893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4558240935                       # Number of tag accesses
system.l2.tags.data_accesses               4558240935                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8786304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    6969887296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1873792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    6948006976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  10944215168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        24872769536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8786304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1873792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10660096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321739776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321739776                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         137286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      108904489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29278                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      108562609                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    171003362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           388637024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5027184                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5027184                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2560366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2031054555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           546031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2024678537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3189190459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7248029949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2560366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       546031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3106397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93756328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93756328                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93756328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2560366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2031054555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          546031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2024678537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3189190459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7341786276                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3331181.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    137287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 108015323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29278.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 107684906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 168895872.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003508988750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       207690                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       207690                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           567526910                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3140765                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   388637025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5029450                       # Number of write requests accepted
system.mem_ctrls.readBursts                 388637025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5029450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                3874359                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1698269                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15631938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          12706846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          12497142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          10533700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11087778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9810503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9288245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          34949620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          47154880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          50729858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         34116654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         38913988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         34498226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         24653527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         20461655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         17728106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            169139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            169097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            215059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            259844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           264325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168613                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14456619888172                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1923813330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            21670919875672                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     37572.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                56322.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                321411382                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3055885                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             388637025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5029450                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10077207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                21131551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                32336574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                38862242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                40597614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                40160038                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                37766471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                33955996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                29216738                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                24799335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               22794885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               22436532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               12129975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                7480779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                5132916                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                3316446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1892166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 621643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  46071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 126420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 173846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 197720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 209617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 215367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 218362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 219674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 220768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 221910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 226592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 216763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 214895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 213732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 212620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 211751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     63626579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    390.371546                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   227.999664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.854994                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     20731007     32.58%     32.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     11321091     17.79%     50.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      6885458     10.82%     61.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4377392      6.88%     68.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2996528      4.71%     72.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      2272483      3.57%     76.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1787049      2.81%     79.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1469506      2.31%     81.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     11786065     18.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     63626579                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       207690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1852.581265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    333.656689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4398.013100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       168986     81.36%     81.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        13565      6.53%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143         6338      3.05%     90.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         4285      2.06%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3081      1.48%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         2905      1.40%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         2281      1.10%     96.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1791      0.86%     97.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          999      0.48%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479          743      0.36%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          666      0.32%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          557      0.27%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          309      0.15%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          277      0.13%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          166      0.08%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          182      0.09%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          148      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          100      0.05%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          126      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          113      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           58      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055           12      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        207690                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       207690                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.039188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.036587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.305613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203385     97.93%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1752      0.84%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1715      0.83%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              558      0.27%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              174      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               60      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               35      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               11      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        207690                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            24624810624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               247958976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               213195456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             24872769600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321884800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7175.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        62.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7248.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        56.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    56.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.49                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3431659367500                       # Total gap between requests
system.mem_ctrls.avgGap                       8717.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8786368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   6912980672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1873792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   6891833984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  10809335808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    213195456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2560384.693478087429                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2014471724.710217475891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 546030.891895455890                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2008309490.636598348618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3149886045.003782749176                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 62126055.073208987713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       137287                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    108904489                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29278                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    108562609                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    171003362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5029450                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3929657751                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 6009173683194                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    921155274                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5991603303640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 9665292075813                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 85204320867418                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28623.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     55178.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     31462.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     55190.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56521.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16941081.21                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         294317018940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         156433213035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1915354223160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8786700720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     270892131120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1557196586520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6433738080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       4209413611575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1226.640880                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3815313452                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 114590580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3313253428048                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         159976740840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          85029654270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        831851204940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8602053660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     270892131120.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1542143658300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19109888160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2917605331290                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        850.202499                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36446040304                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 114590580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3280622701196                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2402                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1202                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7574306.572379                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9298934.972939                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1202    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67189500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1202                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3422555005000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   9104316500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47742639                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47742639                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47742639                       # number of overall hits
system.cpu1.icache.overall_hits::total       47742639                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        36622                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         36622                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        36622                       # number of overall misses
system.cpu1.icache.overall_misses::total        36622                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2727676500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2727676500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2727676500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2727676500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47779261                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47779261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47779261                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47779261                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000766                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000766                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000766                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000766                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74481.909781                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74481.909781                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74481.909781                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74481.909781                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           40                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34009                       # number of writebacks
system.cpu1.icache.writebacks::total            34009                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2613                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2613                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2613                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2613                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34009                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34009                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34009                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34009                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2546810500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2546810500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2546810500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2546810500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000712                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000712                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000712                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000712                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74886.368314                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74886.368314                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74886.368314                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74886.368314                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34009                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47742639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47742639                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        36622                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        36622                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2727676500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2727676500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47779261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47779261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000766                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000766                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74481.909781                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74481.909781                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2613                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2613                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34009                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34009                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2546810500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2546810500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000712                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74886.368314                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74886.368314                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48138477                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34041                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1414.132282                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         95592531                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        95592531                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    178612803                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       178612803                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    178612803                       # number of overall hits
system.cpu1.dcache.overall_hits::total      178612803                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    225719201                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     225719201                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    225719201                       # number of overall misses
system.cpu1.dcache.overall_misses::total    225719201                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 18680784557507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 18680784557507                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 18680784557507                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 18680784557507                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    404332004                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    404332004                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    404332004                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    404332004                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.558252                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.558252                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.558252                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.558252                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82761.167303                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82761.167303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82761.167303                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82761.167303                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   5292410628                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       694471                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        106984754                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          12186                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.468830                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.989250                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125922864                       # number of writebacks
system.cpu1.dcache.writebacks::total        125922864                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     99623164                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     99623164                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     99623164                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     99623164                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126096037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126096037                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126096037                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126096037                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 12251964473206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 12251964473206                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 12251964473206                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 12251964473206                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.311863                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.311863                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.311863                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.311863                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 97163.755219                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 97163.755219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 97163.755219                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 97163.755219                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125922796                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    161116206                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      161116206                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    217430437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    217430437                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 18269526911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 18269526911000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378546643                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378546643                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.574382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.574382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84024.698488                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84024.698488                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     92909617                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     92909617                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124520820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124520820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 12150775207000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 12150775207000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.328944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.328944                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97580.269765                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97580.269765                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     17496597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      17496597                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8288764                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8288764                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 411257646507                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 411257646507                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25785361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25785361                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.321452                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.321452                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 49616.281331                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 49616.281331                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6713547                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6713547                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1575217                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1575217                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 101189266206                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 101189266206                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64238.302536                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64238.302536                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6879                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6879                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1586                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1586                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     80773500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     80773500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.187360                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.187360                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 50929.066835                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 50929.066835                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1488                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1488                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           98                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           98                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1249500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.011577                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011577                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        12750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12750                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4717                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4717                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2659                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2659                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15511500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15511500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7376                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.360493                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.360493                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5833.584054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5833.584054                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2657                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2657                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12854500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12854500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.360222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.360222                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4837.975160                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4837.975160                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         4009                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           4009                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194475                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194475                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   6644470500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   6644470500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198484                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198484                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.979802                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.979802                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34166.193598                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34166.193598                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194475                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194475                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   6449995500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   6449995500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.979802                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.979802                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33166.193598                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33166.193598                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.964371                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          305005797                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126162632                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.417561                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.964371                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998887                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998887                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        935255262                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       935255262                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3431659321500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249335482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11746101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245456741                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       597540450                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        296698151                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             233                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          302443                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4990                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         307433                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3312860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3312860                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        181060                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249154423                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       441151                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378643294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       102027                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378213611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757400083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18822400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16137193216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4353152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16118686592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32279055360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       899953377                       # Total snoops (count)
system.tol2bus.snoopTraffic                 351450240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       1152247384                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.208680                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.416893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              916789590     79.57%     79.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1              230464456     20.00%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4993338      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         1152247384                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       504890439935                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189749156991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         220720702                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189537354660                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          51296932                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           349677                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
