
*** Running vivado
    with args -log PartitionCheckII_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PartitionCheckII_wrapper.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source PartitionCheckII_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/vivadoHLS/PartitionCheckII'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2020.1/data/ip'.
Command: link_design -top PartitionCheckII_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_PartitionCheckII_0_4/PartitionCheckII_PartitionCheckII_0_4.dcp' for cell 'PartitionCheckII_i/PartitionCheckII_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_processing_system7_0_0/PartitionCheckII_processing_system7_0_0.dcp' for cell 'PartitionCheckII_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_rst_ps7_0_50M_4/PartitionCheckII_rst_ps7_0_50M_4.dcp' for cell 'PartitionCheckII_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_auto_pc_7/PartitionCheckII_auto_pc_7.dcp' for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_auto_us_3/PartitionCheckII_auto_us_3.dcp' for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_auto_pc_6/PartitionCheckII_auto_pc_6.dcp' for cell 'PartitionCheckII_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1028.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_processing_system7_0_0/PartitionCheckII_processing_system7_0_0.xdc] for cell 'PartitionCheckII_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_processing_system7_0_0/PartitionCheckII_processing_system7_0_0.xdc] for cell 'PartitionCheckII_i/processing_system7_0/inst'
Parsing XDC File [d:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_rst_ps7_0_50M_4/PartitionCheckII_rst_ps7_0_50M_4_board.xdc] for cell 'PartitionCheckII_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_rst_ps7_0_50M_4/PartitionCheckII_rst_ps7_0_50M_4_board.xdc] for cell 'PartitionCheckII_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_rst_ps7_0_50M_4/PartitionCheckII_rst_ps7_0_50M_4.xdc] for cell 'PartitionCheckII_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_rst_ps7_0_50M_4/PartitionCheckII_rst_ps7_0_50M_4.xdc] for cell 'PartitionCheckII_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_auto_us_3/PartitionCheckII_auto_us_3_clocks.xdc] for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/Vivado/PartitionCheckII/PartitionCheckII.srcs/sources_1/bd/PartitionCheckII/ip/PartitionCheckII_auto_us_3/PartitionCheckII_auto_us_3_clocks.xdc] for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Sourcing Tcl File [D:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1028.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1028.520 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1028.520 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b84a76ea

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1409.559 ; gain = 381.039

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18b349d6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 1616.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 108 cells and removed 161 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 8 load pin(s).
Phase 2 Constant propagation | Checksum: 19802feda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1616.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 142 cells and removed 1030 cells
INFO: [Opt 31-1021] In phase Constant propagation, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1fca7fd0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1616.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 497 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1fca7fd0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1616.500 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fca7fd0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1616.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1fca7fd0d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1616.500 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             108  |             161  |                                             24  |
|  Constant propagation         |             142  |            1030  |                                             26  |
|  Sweep                        |               0  |             497  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             34  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1616.500 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1953fe04c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1616.500 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1953fe04c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1729.445 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1953fe04c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1729.445 ; gain = 112.945

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1953fe04c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1729.445 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1729.445 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1953fe04c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1729.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1729.445 ; gain = 700.926
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1729.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/PartitionCheckII/PartitionCheckII.runs/impl_1/PartitionCheckII_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PartitionCheckII_wrapper_drc_opted.rpt -pb PartitionCheckII_wrapper_drc_opted.pb -rpx PartitionCheckII_wrapper_drc_opted.rpx
Command: report_drc -file PartitionCheckII_wrapper_drc_opted.rpt -pb PartitionCheckII_wrapper_drc_opted.pb -rpx PartitionCheckII_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado/PartitionCheckII/PartitionCheckII.runs/impl_1/PartitionCheckII_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/m_axi_output_r_RVALID) which is driven by a register (PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/m_axi_output_r_RVALID) which is driven by a register (PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/m_axi_output_r_RVALID) which is driven by a register (PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/m_axi_output_r_RVALID) which is driven by a register (PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1729.445 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 186a8e25d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.262 . Memory (MB): peak = 1729.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: afda5805

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13f1c28aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13f1c28aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1729.445 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13f1c28aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 11925440c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 130 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 53 nets or cells. Created 0 new cell, deleted 53 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1729.445 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             53  |                    53  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             53  |                    53  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 136dabbef

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.445 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1c3c34bb0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.445 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c3c34bb0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2233c5fbf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1394a37b0

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c21d72a2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 173bbe883

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 19f06489d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25d2295b2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 23a802b93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.445 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23a802b93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1da3eed76

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=12.967 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10bd1b752

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1729.445 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d4039822

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.198 . Memory (MB): peak = 1729.445 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1da3eed76

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.445 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=12.967. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2b3fcaf47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.445 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2b3fcaf47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2b3fcaf47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2b3fcaf47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.445 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1729.445 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 29b8bd93a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.445 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 29b8bd93a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.445 ; gain = 0.000
Ending Placer Task | Checksum: 1acfbc426

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1729.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1729.445 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.326 . Memory (MB): peak = 1729.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/PartitionCheckII/PartitionCheckII.runs/impl_1/PartitionCheckII_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PartitionCheckII_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1729.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file PartitionCheckII_wrapper_utilization_placed.rpt -pb PartitionCheckII_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PartitionCheckII_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1729.445 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.374 . Memory (MB): peak = 1729.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/PartitionCheckII/PartitionCheckII.runs/impl_1/PartitionCheckII_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: dd043413 ConstDB: 0 ShapeSum: cff79013 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: a56dc3ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1783.887 ; gain = 54.441
Post Restoration Checksum: NetGraph: 4b0ad37d NumContArr: 5a62f04d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: a56dc3ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1783.887 ; gain = 54.441

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: a56dc3ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1790.102 ; gain = 60.656

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: a56dc3ca

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1790.102 ; gain = 60.656
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: beb21113

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1814.438 ; gain = 84.992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=13.036 | TNS=0.000  | WHS=-0.185 | THS=-53.190|

Phase 2 Router Initialization | Checksum: ce5b14d6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1814.438 ; gain = 84.992

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3287
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3287
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a08df73d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1814.438 ; gain = 84.992

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.695 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21754236d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1814.438 ; gain = 84.992

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.695 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fc27d10e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992
Phase 4 Rip-up And Reroute | Checksum: fc27d10e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: fc27d10e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: fc27d10e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992
Phase 5 Delay and Skew Optimization | Checksum: fc27d10e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 3b125c10

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992
INFO: [Route 35-416] Intermediate Timing Summary | WNS=12.815 | TNS=0.000  | WHS=0.035  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 62f6d908

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992
Phase 6 Post Hold Fix | Checksum: 62f6d908

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.501243 %
  Global Horizontal Routing Utilization  = 0.615788 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 62f6d908

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 62f6d908

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d359145f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=12.815 | TNS=0.000  | WHS=0.035  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d359145f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:35 ; elapsed = 00:00:27 . Memory (MB): peak = 1814.438 ; gain = 84.992

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1814.438 ; gain = 84.992
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.399 . Memory (MB): peak = 1818.664 ; gain = 4.227
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/PartitionCheckII/PartitionCheckII.runs/impl_1/PartitionCheckII_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PartitionCheckII_wrapper_drc_routed.rpt -pb PartitionCheckII_wrapper_drc_routed.pb -rpx PartitionCheckII_wrapper_drc_routed.rpx
Command: report_drc -file PartitionCheckII_wrapper_drc_routed.rpt -pb PartitionCheckII_wrapper_drc_routed.pb -rpx PartitionCheckII_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado/PartitionCheckII/PartitionCheckII.runs/impl_1/PartitionCheckII_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PartitionCheckII_wrapper_methodology_drc_routed.rpt -pb PartitionCheckII_wrapper_methodology_drc_routed.pb -rpx PartitionCheckII_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file PartitionCheckII_wrapper_methodology_drc_routed.rpt -pb PartitionCheckII_wrapper_methodology_drc_routed.pb -rpx PartitionCheckII_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vivado/PartitionCheckII/PartitionCheckII.runs/impl_1/PartitionCheckII_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file PartitionCheckII_wrapper_power_routed.rpt -pb PartitionCheckII_wrapper_power_summary_routed.pb -rpx PartitionCheckII_wrapper_power_routed.rpx
Command: report_power -file PartitionCheckII_wrapper_power_routed.rpt -pb PartitionCheckII_wrapper_power_summary_routed.pb -rpx PartitionCheckII_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
112 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file PartitionCheckII_wrapper_route_status.rpt -pb PartitionCheckII_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PartitionCheckII_wrapper_timing_summary_routed.rpt -pb PartitionCheckII_wrapper_timing_summary_routed.pb -rpx PartitionCheckII_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file PartitionCheckII_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file PartitionCheckII_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PartitionCheckII_wrapper_bus_skew_routed.rpt -pb PartitionCheckII_wrapper_bus_skew_routed.pb -rpx PartitionCheckII_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force PartitionCheckII_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/m_axi_output_r_RVALID) which is driven by a register (PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/m_axi_output_r_RVALID) which is driven by a register (PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/m_axi_output_r_RVALID) which is driven by a register (PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: PartitionCheckII_i/PartitionCheckII_0/inst/PartitionCheckII_output_r_m_axi_U/bus_read/buff_rdata/m_axi_output_r_RVALID) which is driven by a register (PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 34 net(s) have no routable loads. The problem bus(es) and/or net(s) are PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], PartitionCheckII_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 22 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PartitionCheckII_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/Vivado/PartitionCheckII/PartitionCheckII.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Nov 23 01:32:00 2020. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
132 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2281.578 ; gain = 438.180
INFO: [Common 17-206] Exiting Vivado at Mon Nov 23 01:32:00 2020...
