AR comparator_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl33 1475146371
EN pwm_v2_muser_pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl40 1475146388
AR cb4ce_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl07 1471460304
EN pwm_v2 NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_V2.vhf" sub00/vhpl50 1475146398
EN comparator_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl32 1475146370
AR main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl15 1476895081
EN pwm NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl22 1471460321
AR deadtime behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/DEADTIME.vhf" sub00/vhpl25 1476895073
AR pwm_v2 behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_V2.vhf" sub00/vhpl51 1475146399
EN commutation NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/Commutation.vhf" sub00/vhpl16 1476895082
AR deadtime_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl01 1475133510
AR ftce_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl05 1471460302
EN pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl44 1475146392
EN m2_1_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl10 1476895078
AR pwm_v2_muser_comparator behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/Comparator.vhf" sub00/vhpl47 1475146395
EN deadtime_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl00 1475133509
AR pwm_v2_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl31 1475146369
EN cb4re_mxilinx_pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl38 1475146386
EN pwm_v2_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl30 1475146368
EN main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl14 1476895080
AR commutation_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl13 1476895077
AR cb4re_mxilinx_pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl39 1475146387
AR pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl45 1475146393
AR commutation behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/Commutation.vhf" sub00/vhpl17 1476895083
EN ftrse_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl26 1475146364
EN ftrse_mxilinx_pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl36 1475146384
EN cb4ce_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl06 1471460303
AR cb4ce_mxilinx_pwm behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl21 1471460320
AR pwm_vnb_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl35 1475146373
AR pwm behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl23 1471460322
EN cb4ce_mxilinx_pwm NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl20 1471460319
AR ftrse_mxilinx_pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl37 1475146385
MO PWM_Verilog NULL PWM_Verilog.v vlg27/_p_w_m___verilog.bin 1476895072
AR pwm_muser_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl09 1471460306
EN deadtime NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/DEADTIME.vhf" sub00/vhpl24 1476895072
MO CLK_Divider NULL CLK_Divider.v vlg70/_c_l_k___divider.bin 1475399586
EN pwm_vnb_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl34 1475146372
EN commutation_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl12 1476895076
EN ftce_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl04 1471460301
AR cb4re_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl29 1475146367
EN pwm_muser_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl08 1471460305
EN ftce_mxilinx_pwm NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl18 1471460317
AR comparator_muser_pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl43 1475146391
AR or6_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl03 1476895075
AR pwm_v2_muser_pwm_vnb behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl41 1475146389
EN comparator NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/Comparator.vhf" sub00/vhpl48 1475146396
EN comparator_muser_pwm_vnb NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM_VNB.vhf" sub00/vhpl42 1475146390
EN cb4re_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl28 1475146366
AR m2_1_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl11 1476895079
AR comparator behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/Comparator.vhf" sub00/vhpl49 1475146397
EN pwm_v2_muser_comparator NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/Comparator.vhf" sub00/vhpl46 1475146394
AR ftce_mxilinx_pwm behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/PWM.vhf" sub00/vhpl19 1471460318
AR ftrse_mxilinx_main behavioral "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl27 1475146365
EN or6_mxilinx_main NULL "C:/Users/Chaitanya Paikara/Documents/GitHub/Xilinx_FPGA/BLDC_Controller/MAIN.vhf" sub00/vhpl02 1476895074
