
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003738                       # Number of seconds simulated
sim_ticks                                  3737729043                       # Number of ticks simulated
final_tick                               533302108980                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 297027                       # Simulator instruction rate (inst/s)
host_op_rate                                   384520                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 280166                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929376                       # Number of bytes of host memory used
host_seconds                                 13341.10                       # Real time elapsed on the host
sim_insts                                  3962672110                       # Number of instructions simulated
sim_ops                                    5129914733                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       300160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       238592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        82048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       158720                       # Number of bytes read from this memory
system.physmem.bytes_read::total               786560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       262656                       # Number of bytes written to this memory
system.physmem.bytes_written::total            262656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2345                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          641                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1240                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6145                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2052                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2052                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       376699                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     80305447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       513681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     63833413                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       547926                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     21951297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       445190                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     42464287                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               210437940                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       376699                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       513681                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       547926                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       445190                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1883497                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          70271546                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               70271546                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          70271546                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       376699                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     80305447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       513681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     63833413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       547926                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     21951297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       445190                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     42464287                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              280709486                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3113322                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2555852                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203270                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1258452                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1202823                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314168                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8844                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3203654                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17084592                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3113322                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1516991                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3664965                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1087191                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        882367                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565533                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79748                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8631805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.432308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.320309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4966840     57.54%     57.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366870      4.25%     61.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318892      3.69%     65.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342892      3.97%     69.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297820      3.45%     72.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154600      1.79%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101549      1.18%     75.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270434      3.13%     79.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1811908     20.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8631805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.347338                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.906043                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3372673                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       839149                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3484112                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55887                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        879975                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       507834                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         1005                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20253788                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6337                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        879975                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3541951                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         461830                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        99437                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3366654                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       281950                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19558974                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          677                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177039                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77021                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27168272                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91176486                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91176486                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10361288                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3341                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1740                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           747349                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1938856                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1008381                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25966                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       315894                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18433970                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3334                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14778374                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29245                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6154768                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18819927                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          138                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8631805                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.712084                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904304                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3207300     37.16%     37.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1789463     20.73%     57.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1195862     13.85%     71.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765064      8.86%     80.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752917      8.72%     89.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442093      5.12%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       339238      3.93%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74510      0.86%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65358      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8631805                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108067     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.13% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21742     13.91%     83.03% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26525     16.97%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12147121     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200858      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578788     10.68%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850010      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14778374                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.648750                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156339                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010579                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38374135                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24592200                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14363571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14934713                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26207                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       709653                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          131                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       228481                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        879975                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         383315                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16786                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18437304                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1938856                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1008381                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1736                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          743                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          131                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122648                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115666                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238314                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14519746                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1485386                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258626                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2310998                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2058370                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825612                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.619896                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14377882                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14363571                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9365254                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26145304                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.602473                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358200                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6198390                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205438                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7751830                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.578895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159176                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3225719     41.61%     41.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2042093     26.34%     67.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837107     10.80%     78.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428566      5.53%     84.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       367298      4.74%     89.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       178999      2.31%     91.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       201125      2.59%     93.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       100999      1.30%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369924      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7751830                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369924                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25819623                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37756380                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 331575                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.896338                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.896338                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.115651                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.115651                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65564668                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19692077                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19009730                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3143466                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2743944                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200608                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1566759                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1502823                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          227870                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6472                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3686473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17472182                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3143466                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1730693                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3605084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         985645                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        466402                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1817251                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        79937                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8541875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.359696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.171954                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4936791     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          180324      2.11%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          331474      3.88%     63.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          310849      3.64%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          497793      5.83%     73.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          514748      6.03%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124692      1.46%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94290      1.10%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1550914     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8541875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350701                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.949285                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3805972                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       452150                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3486544                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14090                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        783118                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       346666                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          779                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19576965                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1325                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        783118                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3969348                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         177363                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        50344                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3335788                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       225913                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19050915                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            8                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77020                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        91756                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25336726                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86769644                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86769644                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16434854                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8901821                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2271                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1110                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           604198                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2901676                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       642921                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10452                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       212920                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18027466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2218                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15180467                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20740                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5444485                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     15016114                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8541875                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777182                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.841113                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2985361     34.95%     34.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1594080     18.66%     53.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1378508     16.14%     69.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       845627      9.90%     79.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       883213     10.34%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       517904      6.06%     96.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       232743      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61852      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42587      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8541875                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60768     66.48%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19274     21.09%     87.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11360     12.43%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11926758     78.57%     78.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121241      0.80%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1110      0.01%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2584962     17.03%     96.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       546396      3.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15180467                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.693610                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              91402                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006021                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39014950                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23474220                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14688915                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15271869                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37328                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       839982                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           52                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       157577                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        783118                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         110271                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6571                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18029688                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21910                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2901676                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       642921                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1110                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           52                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107290                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225287                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14898922                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2483297                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281544                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3016138                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2248646                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            532841                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.662199                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14705119                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14688915                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9031612                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22153108                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.638770                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407691                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10996313                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12518852                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5510889                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2216                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200951                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7758757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.613513                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.311363                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3579031     46.13%     46.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1648774     21.25%     67.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       913446     11.77%     79.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       313062      4.03%     83.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       300814      3.88%     87.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125408      1.62%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       328112      4.23%     92.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95848      1.24%     94.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       454262      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7758757                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10996313                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12518852                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2547035                       # Number of memory references committed
system.switch_cpus1.commit.loads              2061691                       # Number of loads committed
system.switch_cpus1.commit.membars               1108                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1956689                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10936602                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       171305                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       454262                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25334236                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36843269                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 421505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10996313                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12518852                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10996313                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.815126                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.815126                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.226804                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.226804                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68866178                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19285560                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20121850                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3319041                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2708655                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       222770                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1408418                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1305867                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          342926                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9880                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3440554                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18033682                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3319041                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1648793                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3909814                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1160007                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        648066                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1675142                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        86206                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8933853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.496995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.327286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5024039     56.24%     56.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          321358      3.60%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          477973      5.35%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          333030      3.73%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          233373      2.61%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          227517      2.55%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          139015      1.56%     75.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          294163      3.29%     78.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1883385     21.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8933853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.370289                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.011929                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3537806                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       673451                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3732607                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        54744                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        935239                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       558086                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21603182                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        935239                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3737190                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51882                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       336256                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3583974                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       289307                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20954077                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        119817                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        98818                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29389063                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     97547401                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     97547401                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18057811                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11331242                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3764                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1799                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           864192                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1924504                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       981602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11707                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       317772                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19521616                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15584252                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30933                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6529052                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19983847                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8933853                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.744404                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.912982                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3290502     36.83%     36.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1747499     19.56%     56.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1283707     14.37%     70.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       846014      9.47%     80.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       844893      9.46%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       408963      4.58%     94.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       361801      4.05%     98.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        67688      0.76%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        82786      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8933853                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          84889     71.23%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16785     14.08%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17502     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13034574     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       196517      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1794      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1534255      9.84%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       817112      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15584252                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.738658                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119176                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007647                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40252466                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26054303                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15149844                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15703428                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        48910                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       750964                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          699                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       235322                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        935239                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          26988                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5122                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19525211                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        67739                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1924504                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       981602                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1799                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4277                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       135403                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       120976                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       256379                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15295784                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1432131                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       288468                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2229463                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2172533                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            797332                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.706475                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15156625                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15149844                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9814492                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27892193                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690193                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351872                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10499372                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12942207                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6583032                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3588                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       224397                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7998614                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.618056                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.165248                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3154609     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2246136     28.08%     67.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       849067     10.62%     78.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       474442      5.93%     84.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       403637      5.05%     89.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       180792      2.26%     91.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       172656      2.16%     93.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       118033      1.48%     95.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       399242      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7998614                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10499372                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12942207                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1919818                       # Number of memory references committed
system.switch_cpus2.commit.loads              1173538                       # Number of loads committed
system.switch_cpus2.commit.membars               1794                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1877809                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11651315                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       267690                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       399242                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27124611                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39986317                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  29527                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10499372                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12942207                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10499372                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.853706                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.853706                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.171363                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.171363                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68698197                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21075057                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19849072                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3588                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8963380                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3172068                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2583501                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213221                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1350987                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1246994                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          325914                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9546                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3504391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17330220                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3172068                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1572908                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3639551                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1091945                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        622990                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1712999                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8642109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.470089                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.294349                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5002558     57.89%     57.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          196181      2.27%     60.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          255840      2.96%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384761      4.45%     67.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          373007      4.32%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          284691      3.29%     75.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          168935      1.95%     77.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          253545      2.93%     80.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1722591     19.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8642109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.353892                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.933447                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3620335                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       611651                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3507530                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27622                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        874970                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       535049                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          193                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20729392                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1061                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        874970                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3813699                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114486                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       217714                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3337240                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       283994                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20120380                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          120                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        122037                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89685                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28043674                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93696558                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93696558                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17389040                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10654566                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4172                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2320                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           807671                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1864791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       985159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19155                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       298441                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18691695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3963                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15041229                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28862                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6100336                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18550640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          567                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8642109                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.740458                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.897215                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3061468     35.43%     35.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1879341     21.75%     57.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1206827     13.96%     71.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       831245      9.62%     80.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       777496      9.00%     89.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413578      4.79%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       304636      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        91335      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        76183      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8642109                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73604     69.16%     69.16% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15043     14.14%     83.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17771     16.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12515172     83.21%     83.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212419      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1698      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1485151      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       826789      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15041229                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.678076                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106419                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007075                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38859845                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24796079                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14616590                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15147648                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50871                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       717088                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          181                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           89                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       249560                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        874970                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          70268                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10142                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18695663                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       129795                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1864791                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       985159                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2265                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           89                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       130199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250783                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14751707                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1398224                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       289519                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2206186                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2065015                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            807962                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.645775                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14620597                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14616590                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9388375                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26365125                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.630701                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356091                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10183828                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12517182                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6178477                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216476                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7767139                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.611556                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.149097                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3048139     39.24%     39.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2206249     28.40%     67.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       813556     10.47%     78.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466298      6.00%     84.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       386998      4.98%     89.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       188072      2.42%     91.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       192168      2.47%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81705      1.05%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       383954      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7767139                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10183828                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12517182                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1883302                       # Number of memory references committed
system.switch_cpus3.commit.loads              1147703                       # Number of loads committed
system.switch_cpus3.commit.membars               1698                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1795459                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11282471                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255457                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       383954                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26078844                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38266803                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 321271                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10183828                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12517182                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10183828                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.880158                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.880158                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136159                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136159                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66385580                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20189421                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19145854                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3396                       # number of misc regfile writes
system.l20.replacements                          2356                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          471735                       # Total number of references to valid blocks.
system.l20.sampled_refs                          6452                       # Sample count of references to valid blocks.
system.l20.avg_refs                         73.114538                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.712149                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    10.884934                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1186.937874                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2892.465044                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001395                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002657                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.289780                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.706168                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         7528                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   7528                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1578                       # number of Writeback hits
system.l20.Writeback_hits::total                 1578                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         7528                       # number of demand (read+write) hits
system.l20.demand_hits::total                    7528                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         7528                       # number of overall hits
system.l20.overall_hits::total                   7528                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2345                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2356                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2345                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2356                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2345                       # number of overall misses
system.l20.overall_misses::total                 2356                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1511207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    388049430                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      389560637                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1511207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    388049430                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       389560637                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1511207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    388049430                       # number of overall miss cycles
system.l20.overall_miss_latency::total      389560637                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9873                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9884                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1578                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1578                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9873                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9884                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9873                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9884                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.237516                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.238365                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.237516                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.238365                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.237516                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.238365                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 165479.501066                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165348.317912                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 165479.501066                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165348.317912                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 137382.454545                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 165479.501066                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165348.317912                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 552                       # number of writebacks
system.l20.writebacks::total                      552                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2345                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2356                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2345                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2356                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2345                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2356                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    361375928                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    362762505                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    361375928                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    362762505                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1386577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    361375928                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    362762505                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.237516                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.238365                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.237516                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.238365                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.237516                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.238365                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 154104.873348                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 153973.898557                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 154104.873348                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 153973.898557                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 126052.454545                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 154104.873348                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 153973.898557                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1879                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          114703                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5975                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.197155                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  70                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.938080                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   985.009605                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3026.052316                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.017090                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003647                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.240481                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.738782                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3550                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3550                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             940                       # number of Writeback hits
system.l21.Writeback_hits::total                  940                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3550                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3550                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3550                       # number of overall hits
system.l21.overall_hits::total                   3550                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1864                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1879                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1864                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1879                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1864                       # number of overall misses
system.l21.overall_misses::total                 1879                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2287996                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    258154437                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      260442433                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2287996                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    258154437                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       260442433                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2287996                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    258154437                       # number of overall miss cycles
system.l21.overall_miss_latency::total      260442433                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5414                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5429                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          940                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              940                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5414                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5429                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5414                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5429                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.344293                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.346104                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.344293                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.346104                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.344293                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.346104                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 138494.869635                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 138606.936136                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 138494.869635                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 138606.936136                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 152533.066667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 138494.869635                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 138606.936136                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 299                       # number of writebacks
system.l21.writebacks::total                      299                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1864                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1879                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1864                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1879                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1864                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1879                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    236022234                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    238133530                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    236022234                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    238133530                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2111296                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    236022234                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    238133530                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.344293                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.346104                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.344293                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.346104                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.344293                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.346104                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 126621.370172                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 126734.183076                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 126621.370172                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 126734.183076                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 140753.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 126621.370172                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 126734.183076                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           657                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          238605                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4753                       # Sample count of references to valid blocks.
system.l22.avg_refs                         50.200926                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.962579                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   326.609071                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3641.428350                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003897                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.079739                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.889021                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2898                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2898                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             970                       # number of Writeback hits
system.l22.Writeback_hits::total                  970                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2898                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2898                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2898                       # number of overall hits
system.l22.overall_hits::total                   2898                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          641                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  657                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          641                       # number of demand (read+write) misses
system.l22.demand_misses::total                   657                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          641                       # number of overall misses
system.l22.overall_misses::total                  657                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4253176                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    101197952                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      105451128                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4253176                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    101197952                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       105451128                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4253176                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    101197952                       # number of overall miss cycles
system.l22.overall_miss_latency::total      105451128                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3539                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3555                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          970                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              970                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3539                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3555                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3539                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3555                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.181125                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.184810                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.181125                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.184810                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.181125                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.184810                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 265823.500000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 157875.120125                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total       160504                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 265823.500000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 157875.120125                       # average overall miss latency
system.l22.demand_avg_miss_latency::total       160504                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 265823.500000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 157875.120125                       # average overall miss latency
system.l22.overall_avg_miss_latency::total       160504                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 388                       # number of writebacks
system.l22.writebacks::total                      388                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          641                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             657                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          641                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              657                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          641                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             657                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4069664                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     93891427                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     97961091                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4069664                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     93891427                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     97961091                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4069664                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     93891427                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     97961091                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.181125                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.184810                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.181125                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.184810                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.181125                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.184810                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       254354                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146476.485179                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 149103.639269                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       254354                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 146476.485179                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 149103.639269                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       254354                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 146476.485179                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 149103.639269                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1254                       # number of replacements
system.l23.tagsinuse                      4095.962430                       # Cycle average of tags in use
system.l23.total_refs                          335032                       # Total number of references to valid blocks.
system.l23.sampled_refs                          5350                       # Sample count of references to valid blocks.
system.l23.avg_refs                         62.622804                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          155.738724                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.968917                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   654.354843                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3272.899946                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.038022                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003166                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.159755                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.799048                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999991                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3953                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3953                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2336                       # number of Writeback hits
system.l23.Writeback_hits::total                 2336                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3953                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3953                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3953                       # number of overall hits
system.l23.overall_hits::total                   3953                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1240                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1253                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1240                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1253                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1240                       # number of overall misses
system.l23.overall_misses::total                 1253                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3243249                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    183540627                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      186783876                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3243249                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    183540627                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       186783876                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3243249                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    183540627                       # number of overall miss cycles
system.l23.overall_miss_latency::total      186783876                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5193                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5206                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2336                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2336                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5193                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5206                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5193                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5206                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.238783                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.240684                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.238783                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.240684                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.238783                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.240684                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148016.634677                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 149069.334397                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148016.634677                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 149069.334397                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 249480.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148016.634677                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 149069.334397                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 813                       # number of writebacks
system.l23.writebacks::total                      813                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1240                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1253                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1240                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1253                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1240                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1253                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    169388147                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    172482863                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    169388147                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    172482863                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3094716                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    169388147                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    172482863                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.238783                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.240684                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.238783                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.240684                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.238783                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.240684                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136603.344355                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 137655.916201                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136603.344355                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 137655.916201                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 238055.076923                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136603.344355                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 137655.916201                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964522                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001573183                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817737.174229                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964522                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882956                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565522                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565522                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565522                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565522                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565522                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565522                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1562577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1562577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1562577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1562577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1562577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1562577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565533                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565533                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565533                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565533                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 142052.454545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 142052.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 142052.454545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 142052.454545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1522207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1522207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1522207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1522207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 138382.454545                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 138382.454545                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9873                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174468853                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10129                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17224.686840                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.845388                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.154612                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.897834                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.102166                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1167104                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1167104                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1652                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1943781                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1943781                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1943781                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1943781                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38411                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38411                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38426                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38426                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38426                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38426                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2090181420                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2090181420                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2389303                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2389303                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2092570723                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2092570723                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2092570723                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2092570723                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1205515                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1205515                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1652                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1982207                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1982207                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1982207                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1982207                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031863                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019385                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019385                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019385                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019385                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54416.219833                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54416.219833                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 159286.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 159286.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54457.157211                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54457.157211                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54457.157211                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54457.157211                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1578                       # number of writebacks
system.cpu0.dcache.writebacks::total             1578                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28538                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28538                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28553                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28553                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28553                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28553                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9873                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9873                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9873                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9873                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9873                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    449027901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    449027901                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    449027901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    449027901                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    449027901                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    449027901                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008190                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004981                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004981                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004981                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004981                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45480.391067                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45480.391067                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45480.391067                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45480.391067                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45480.391067                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45480.391067                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.938027                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913283225                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685024.400369                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.938027                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023939                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868490                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1817235                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1817235                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1817235                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1817235                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1817235                       # number of overall hits
system.cpu1.icache.overall_hits::total        1817235                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2461511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2461511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2461511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2461511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1817251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1817251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1817251                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1817251                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1817251                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1817251                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 153844.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 153844.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 153844.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2323010                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2323010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2323010                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 154867.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 154867.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5414                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207703284                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5670                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36631.972487                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.877588                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.122412                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.780772                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.219228                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2248740                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2248740                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       483123                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        483123                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1109                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1109                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2731863                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2731863                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2731863                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2731863                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17908                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17908                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17908                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17908                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17908                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17908                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1605305887                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1605305887                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1605305887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1605305887                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1605305887                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1605305887                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2266648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2266648                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       483123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       483123                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1109                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2749771                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2749771                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2749771                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2749771                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007901                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007901                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006513                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006513                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006513                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006513                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 89641.829741                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89641.829741                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 89641.829741                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 89641.829741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 89641.829741                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 89641.829741                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          940                       # number of writebacks
system.cpu1.dcache.writebacks::total              940                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        12494                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        12494                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        12494                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        12494                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        12494                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        12494                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5414                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5414                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5414                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5414                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5414                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    284749750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    284749750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    284749750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    284749750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    284749750                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    284749750                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002389                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001969                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001969                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001969                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001969                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 52595.077577                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 52595.077577                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 52595.077577                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 52595.077577                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 52595.077577                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 52595.077577                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.962530                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008025689                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181873.785714                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.962530                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025581                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1675124                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1675124                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1675124                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1675124                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1675124                       # number of overall hits
system.cpu2.icache.overall_hits::total        1675124                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4616340                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4616340                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4616340                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4616340                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4616340                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4616340                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1675142                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1675142                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1675142                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1675142                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1675142                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1675142                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 256463.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 256463.333333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 256463.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 256463.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 256463.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 256463.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4269497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4269497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4269497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4269497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4269497                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4269497                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 266843.562500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 266843.562500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 266843.562500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 266843.562500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 266843.562500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 266843.562500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3539                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148977349                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3795                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              39256.218445                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   214.937675                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    41.062325                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.839600                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.160400                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1090365                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1090365                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       742692                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        742692                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1796                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1796                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1794                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1794                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1833057                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1833057                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1833057                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1833057                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7164                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7164                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7164                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7164                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7164                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7164                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    330031474                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    330031474                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    330031474                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    330031474                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    330031474                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    330031474                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1097529                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1097529                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       742692                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       742692                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1794                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1794                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1840221                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1840221                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1840221                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1840221                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006527                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006527                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003893                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003893                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003893                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003893                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 46068.044947                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 46068.044947                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 46068.044947                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 46068.044947                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 46068.044947                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 46068.044947                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          970                       # number of writebacks
system.cpu2.dcache.writebacks::total              970                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3625                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3625                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3625                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3625                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3625                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3625                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3539                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3539                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3539                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3539                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3539                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3539                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    123942850                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    123942850                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    123942850                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    123942850                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    123942850                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    123942850                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003225                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001923                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001923                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001923                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001923                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 35021.997739                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 35021.997739                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 35021.997739                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 35021.997739                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 35021.997739                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 35021.997739                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.968876                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004936403                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026081.457661                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.968876                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020783                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794822                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1712982                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1712982                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1712982                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1712982                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1712982                       # number of overall hits
system.cpu3.icache.overall_hits::total        1712982                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4589248                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4589248                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4589248                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4589248                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1712999                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1712999                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1712999                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1712999                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1712999                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1712999                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 269955.764706                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 269955.764706                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 269955.764706                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3264395                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3264395                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3264395                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 251107.307692                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 251107.307692                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5193                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158268901                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5449                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29045.494770                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.343331                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.656669                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884154                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115846                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1064504                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1064504                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731762                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731762                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1776                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1776                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1698                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1698                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1796266                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1796266                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1796266                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1796266                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13094                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13094                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          337                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          337                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13431                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13431                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13431                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13431                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    866995469                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    866995469                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     46528757                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     46528757                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    913524226                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    913524226                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    913524226                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    913524226                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1077598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1077598                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       732099                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       732099                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1809697                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1809697                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1809697                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1809697                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012151                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012151                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000460                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000460                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007422                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007422                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007422                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007422                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 66213.186879                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 66213.186879                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 138067.528190                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 138067.528190                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 68016.099025                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 68016.099025                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 68016.099025                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 68016.099025                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       402261                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       134087                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2336                       # number of writebacks
system.cpu3.dcache.writebacks::total             2336                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7901                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7901                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          337                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          337                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8238                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8238                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8238                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8238                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5193                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5193                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5193                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5193                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5193                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    216626793                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    216626793                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    216626793                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    216626793                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    216626793                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    216626793                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 41715.153668                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41715.153668                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 41715.153668                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 41715.153668                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 41715.153668                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 41715.153668                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
