// Copyright (C) 1991-2014 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 32-bit"
// VERSION "Version 13.1.4 Build 182 03/12/2014 SJ Full Version"

// DATE "10/01/2018 18:12:04"

// 
// Device: Altera EP3SE80F1152C2 Package FBGA1152
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module mp2 (
	clk,
	pmem_resp,
	pmem_rdata,
	pmem_read,
	pmem_write,
	pmem_address,
	pmem_wdata);
input 	reg clk ;
input 	reg pmem_resp ;
input 	logic [255:0] pmem_rdata ;
output 	reg pmem_read ;
output 	reg pmem_write ;
output 	logic [31:0] pmem_address ;
output 	logic [255:0] pmem_wdata ;

// Design Ports Information
// pmem_rdata[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[1]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[2]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[4]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[5]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[6]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[8]	=>  Location: PIN_AH1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[9]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[10]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[11]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[12]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[13]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[14]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[15]	=>  Location: PIN_AP26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[16]	=>  Location: PIN_AP31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[17]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[18]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[19]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[20]	=>  Location: PIN_V34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[21]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[22]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[23]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[24]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[25]	=>  Location: PIN_J33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[26]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[27]	=>  Location: PIN_AE1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[28]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[29]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[30]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[31]	=>  Location: PIN_AL29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[32]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[33]	=>  Location: PIN_AC31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[34]	=>  Location: PIN_AM4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[35]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[36]	=>  Location: PIN_U31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[37]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[38]	=>  Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[39]	=>  Location: PIN_AP22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[40]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[41]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[42]	=>  Location: PIN_AP28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[43]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[44]	=>  Location: PIN_N34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[45]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[46]	=>  Location: PIN_Y32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[47]	=>  Location: PIN_J34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[48]	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[49]	=>  Location: PIN_AL18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[50]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[51]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[52]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[53]	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[54]	=>  Location: PIN_T32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[55]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[56]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[57]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[58]	=>  Location: PIN_B31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[59]	=>  Location: PIN_L14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[60]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[61]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[62]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[63]	=>  Location: PIN_C33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[64]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[65]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[66]	=>  Location: PIN_AN18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[67]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[68]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[69]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[70]	=>  Location: PIN_AG29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[71]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[72]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[73]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[74]	=>  Location: PIN_R34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[75]	=>  Location: PIN_F29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[76]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[77]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[78]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[79]	=>  Location: PIN_W30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[80]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[81]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[82]	=>  Location: PIN_N31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[83]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[84]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[85]	=>  Location: PIN_AN7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[86]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[87]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[88]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[89]	=>  Location: PIN_M10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[90]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[91]	=>  Location: PIN_AM9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[92]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[93]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[94]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[95]	=>  Location: PIN_AN4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[96]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[97]	=>  Location: PIN_Y31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[98]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[99]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[100]	=>  Location: PIN_AN9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[101]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[102]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[103]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[104]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[105]	=>  Location: PIN_AD34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[106]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[107]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[108]	=>  Location: PIN_AP18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[109]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[110]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[111]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[112]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[113]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[114]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[115]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[116]	=>  Location: PIN_AL27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[117]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[118]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[119]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[120]	=>  Location: PIN_V31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[121]	=>  Location: PIN_AL20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[122]	=>  Location: PIN_R30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[123]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[124]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[125]	=>  Location: PIN_A30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[126]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[127]	=>  Location: PIN_K33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[128]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[129]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[130]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[131]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[132]	=>  Location: PIN_AM28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[133]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[134]	=>  Location: PIN_AP32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[135]	=>  Location: PIN_C31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[136]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[137]	=>  Location: PIN_AP19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[138]	=>  Location: PIN_AL2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[139]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[140]	=>  Location: PIN_L29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[141]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[142]	=>  Location: PIN_AP13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[143]	=>  Location: PIN_A33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[144]	=>  Location: PIN_AK32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[145]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[146]	=>  Location: PIN_AL32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[147]	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[148]	=>  Location: PIN_AC34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[149]	=>  Location: PIN_AP27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[150]	=>  Location: PIN_P34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[151]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[152]	=>  Location: PIN_V33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[153]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[154]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[155]	=>  Location: PIN_K11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[156]	=>  Location: PIN_AP30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[157]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[158]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[159]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[160]	=>  Location: PIN_A24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[161]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[162]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[163]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[164]	=>  Location: PIN_AD31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[165]	=>  Location: PIN_AL33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[166]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[167]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[168]	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[169]	=>  Location: PIN_H32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[170]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[171]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[172]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[173]	=>  Location: PIN_AJ34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[174]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[175]	=>  Location: PIN_AN22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[176]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[177]	=>  Location: PIN_H34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[178]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[179]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[180]	=>  Location: PIN_AL5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[181]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[182]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[183]	=>  Location: PIN_AG4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[184]	=>  Location: PIN_J32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[185]	=>  Location: PIN_AL4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[186]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[187]	=>  Location: PIN_P29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[188]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[189]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[190]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[191]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[192]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[193]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[194]	=>  Location: PIN_AJ28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[195]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[196]	=>  Location: PIN_W31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[197]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[198]	=>  Location: PIN_N10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[199]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[200]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[201]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[202]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[203]	=>  Location: PIN_AL1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[204]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[205]	=>  Location: PIN_C34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[206]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[207]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[208]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[209]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[210]	=>  Location: PIN_AD33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[211]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[212]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[213]	=>  Location: PIN_AL11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[214]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[215]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[216]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[217]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[218]	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[219]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[220]	=>  Location: PIN_AM14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[221]	=>  Location: PIN_N33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[222]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[223]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[224]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[225]	=>  Location: PIN_T34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[226]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[227]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[228]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[229]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[230]	=>  Location: PIN_AK33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[231]	=>  Location: PIN_AM16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[232]	=>  Location: PIN_AM18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[233]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[234]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[235]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[236]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[237]	=>  Location: PIN_N32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[238]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[239]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[240]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[241]	=>  Location: PIN_U32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[242]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[243]	=>  Location: PIN_K31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[244]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[245]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[246]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[247]	=>  Location: PIN_AK34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[248]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[249]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[250]	=>  Location: PIN_AP8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[251]	=>  Location: PIN_AL8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[252]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[253]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[254]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_rdata[255]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_read	=>  Location: PIN_V32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_write	=>  Location: PIN_G34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[0]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[1]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[2]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[3]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[4]	=>  Location: PIN_L31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[5]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[6]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[7]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[8]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[9]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[10]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[11]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[12]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[13]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[14]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[15]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[16]	=>  Location: PIN_AN19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[17]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[18]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[19]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[20]	=>  Location: PIN_W33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[21]	=>  Location: PIN_V29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[22]	=>  Location: PIN_W34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[23]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[24]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[25]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[26]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[27]	=>  Location: PIN_Y34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[28]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[29]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[30]	=>  Location: PIN_T29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_address[31]	=>  Location: PIN_AA33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[0]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[1]	=>  Location: PIN_AM8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[3]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[4]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[5]	=>  Location: PIN_AP7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[6]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[8]	=>  Location: PIN_AF31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[9]	=>  Location: PIN_AJ13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[10]	=>  Location: PIN_D34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[11]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[12]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[13]	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[14]	=>  Location: PIN_AG34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[15]	=>  Location: PIN_AL10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[16]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[17]	=>  Location: PIN_AN3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[18]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[19]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[20]	=>  Location: PIN_AE34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[21]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[22]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[23]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[24]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[25]	=>  Location: PIN_AL21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[26]	=>  Location: PIN_AM19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[27]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[28]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[29]	=>  Location: PIN_B32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[30]	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[31]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[32]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[33]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[34]	=>  Location: PIN_AM22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[35]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[36]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[37]	=>  Location: PIN_AM7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[38]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[39]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[40]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[41]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[42]	=>  Location: PIN_AA32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[43]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[44]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[45]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[46]	=>  Location: PIN_AN13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[47]	=>  Location: PIN_AN28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[48]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[49]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[50]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[51]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[52]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[53]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[54]	=>  Location: PIN_AM23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[55]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[56]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[57]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[58]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[59]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[60]	=>  Location: PIN_F32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[61]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[62]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[63]	=>  Location: PIN_AJ3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[64]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[65]	=>  Location: PIN_E34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[66]	=>  Location: PIN_AC32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[67]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[68]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[69]	=>  Location: PIN_AL26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[70]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[71]	=>  Location: PIN_E29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[72]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[73]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[74]	=>  Location: PIN_AG32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[75]	=>  Location: PIN_AN30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[76]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[77]	=>  Location: PIN_AM2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[78]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[79]	=>  Location: PIN_AF32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[80]	=>  Location: PIN_P31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[81]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[82]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[83]	=>  Location: PIN_AG33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[84]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[85]	=>  Location: PIN_AJ31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[86]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[87]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[88]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[89]	=>  Location: PIN_G33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[90]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[91]	=>  Location: PIN_R32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[92]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[93]	=>  Location: PIN_AM5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[94]	=>  Location: PIN_AL7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[95]	=>  Location: PIN_AL34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[96]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[97]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[98]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[99]	=>  Location: PIN_AN27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[100]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[101]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[102]	=>  Location: PIN_AB33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[103]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[104]	=>  Location: PIN_AJ15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[105]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[106]	=>  Location: PIN_AK15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[107]	=>  Location: PIN_AN24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[108]	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[109]	=>  Location: PIN_P32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[110]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[111]	=>  Location: PIN_K34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[112]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[113]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[114]	=>  Location: PIN_M34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[115]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[116]	=>  Location: PIN_L34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[117]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[118]	=>  Location: PIN_AL17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[119]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[120]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[121]	=>  Location: PIN_AN15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[122]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[123]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[124]	=>  Location: PIN_AP12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[125]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[126]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[127]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[128]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[129]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[130]	=>  Location: PIN_K15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[131]	=>  Location: PIN_AL28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[132]	=>  Location: PIN_AL16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[133]	=>  Location: PIN_M31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[134]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[135]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[136]	=>  Location: PIN_AE31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[137]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[138]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[139]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[140]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[141]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[142]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[143]	=>  Location: PIN_AN21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[144]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[145]	=>  Location: PIN_AN31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[146]	=>  Location: PIN_AM26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[147]	=>  Location: PIN_E23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[148]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[149]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[150]	=>  Location: PIN_AP4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[151]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[152]	=>  Location: PIN_D33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[153]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[154]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[155]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[156]	=>  Location: PIN_K13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[157]	=>  Location: PIN_AP20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[158]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[159]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[160]	=>  Location: PIN_AP29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[161]	=>  Location: PIN_AA31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[162]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[163]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[164]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[165]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[166]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[167]	=>  Location: PIN_AK1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[168]	=>  Location: PIN_AE32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[169]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[170]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[171]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[172]	=>  Location: PIN_AM15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[173]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[174]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[175]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[176]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[177]	=>  Location: PIN_AM21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[178]	=>  Location: PIN_Y28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[179]	=>  Location: PIN_AP15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[180]	=>  Location: PIN_AL14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[181]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[182]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[183]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[184]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[185]	=>  Location: PIN_R31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[186]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[187]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[188]	=>  Location: PIN_AF3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[189]	=>  Location: PIN_AB29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[190]	=>  Location: PIN_A16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[191]	=>  Location: PIN_AL9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[192]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[193]	=>  Location: PIN_AN33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[194]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[195]	=>  Location: PIN_K16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[196]	=>  Location: PIN_AN10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[197]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[198]	=>  Location: PIN_AP11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[199]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[200]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[201]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[202]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[203]	=>  Location: PIN_AJ23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[204]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[205]	=>  Location: PIN_E31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[206]	=>  Location: PIN_F34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[207]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[208]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[209]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[210]	=>  Location: PIN_AH33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[211]	=>  Location: PIN_AF34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[212]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[213]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[214]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[215]	=>  Location: PIN_AP23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[216]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[217]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[218]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[219]	=>  Location: PIN_AM12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[220]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[221]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[222]	=>  Location: PIN_R29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[223]	=>  Location: PIN_E32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[224]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[225]	=>  Location: PIN_AP16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[226]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[227]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[228]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[229]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[230]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[231]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[232]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[233]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[234]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[235]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[236]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[237]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[238]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[239]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[240]	=>  Location: PIN_AL19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[241]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[242]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[243]	=>  Location: PIN_G31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[244]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[245]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[246]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[247]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[248]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[249]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[250]	=>  Location: PIN_AA34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[251]	=>  Location: PIN_AP24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[252]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[253]	=>  Location: PIN_AF1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[254]	=>  Location: PIN_M33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_wdata[255]	=>  Location: PIN_K12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pmem_resp	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_T33,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mp2_2_1100mv_85c_v_slow.sdo");
// synopsys translate_on

wire \pmem_rdata[0]~input_o ;
wire \pmem_rdata[1]~input_o ;
wire \pmem_rdata[2]~input_o ;
wire \pmem_rdata[3]~input_o ;
wire \pmem_rdata[4]~input_o ;
wire \pmem_rdata[5]~input_o ;
wire \pmem_rdata[6]~input_o ;
wire \pmem_rdata[7]~input_o ;
wire \pmem_rdata[8]~input_o ;
wire \pmem_rdata[9]~input_o ;
wire \pmem_rdata[10]~input_o ;
wire \pmem_rdata[11]~input_o ;
wire \pmem_rdata[12]~input_o ;
wire \pmem_rdata[13]~input_o ;
wire \pmem_rdata[14]~input_o ;
wire \pmem_rdata[15]~input_o ;
wire \pmem_rdata[16]~input_o ;
wire \pmem_rdata[17]~input_o ;
wire \pmem_rdata[18]~input_o ;
wire \pmem_rdata[19]~input_o ;
wire \pmem_rdata[20]~input_o ;
wire \pmem_rdata[21]~input_o ;
wire \pmem_rdata[22]~input_o ;
wire \pmem_rdata[23]~input_o ;
wire \pmem_rdata[24]~input_o ;
wire \pmem_rdata[25]~input_o ;
wire \pmem_rdata[26]~input_o ;
wire \pmem_rdata[27]~input_o ;
wire \pmem_rdata[28]~input_o ;
wire \pmem_rdata[29]~input_o ;
wire \pmem_rdata[30]~input_o ;
wire \pmem_rdata[31]~input_o ;
wire \pmem_rdata[32]~input_o ;
wire \pmem_rdata[33]~input_o ;
wire \pmem_rdata[34]~input_o ;
wire \pmem_rdata[35]~input_o ;
wire \pmem_rdata[36]~input_o ;
wire \pmem_rdata[37]~input_o ;
wire \pmem_rdata[38]~input_o ;
wire \pmem_rdata[39]~input_o ;
wire \pmem_rdata[40]~input_o ;
wire \pmem_rdata[41]~input_o ;
wire \pmem_rdata[42]~input_o ;
wire \pmem_rdata[43]~input_o ;
wire \pmem_rdata[44]~input_o ;
wire \pmem_rdata[45]~input_o ;
wire \pmem_rdata[46]~input_o ;
wire \pmem_rdata[47]~input_o ;
wire \pmem_rdata[48]~input_o ;
wire \pmem_rdata[49]~input_o ;
wire \pmem_rdata[50]~input_o ;
wire \pmem_rdata[51]~input_o ;
wire \pmem_rdata[52]~input_o ;
wire \pmem_rdata[53]~input_o ;
wire \pmem_rdata[54]~input_o ;
wire \pmem_rdata[55]~input_o ;
wire \pmem_rdata[56]~input_o ;
wire \pmem_rdata[57]~input_o ;
wire \pmem_rdata[58]~input_o ;
wire \pmem_rdata[59]~input_o ;
wire \pmem_rdata[60]~input_o ;
wire \pmem_rdata[61]~input_o ;
wire \pmem_rdata[62]~input_o ;
wire \pmem_rdata[63]~input_o ;
wire \pmem_rdata[64]~input_o ;
wire \pmem_rdata[65]~input_o ;
wire \pmem_rdata[66]~input_o ;
wire \pmem_rdata[67]~input_o ;
wire \pmem_rdata[68]~input_o ;
wire \pmem_rdata[69]~input_o ;
wire \pmem_rdata[70]~input_o ;
wire \pmem_rdata[71]~input_o ;
wire \pmem_rdata[72]~input_o ;
wire \pmem_rdata[73]~input_o ;
wire \pmem_rdata[74]~input_o ;
wire \pmem_rdata[75]~input_o ;
wire \pmem_rdata[76]~input_o ;
wire \pmem_rdata[77]~input_o ;
wire \pmem_rdata[78]~input_o ;
wire \pmem_rdata[79]~input_o ;
wire \pmem_rdata[80]~input_o ;
wire \pmem_rdata[81]~input_o ;
wire \pmem_rdata[82]~input_o ;
wire \pmem_rdata[83]~input_o ;
wire \pmem_rdata[84]~input_o ;
wire \pmem_rdata[85]~input_o ;
wire \pmem_rdata[86]~input_o ;
wire \pmem_rdata[87]~input_o ;
wire \pmem_rdata[88]~input_o ;
wire \pmem_rdata[89]~input_o ;
wire \pmem_rdata[90]~input_o ;
wire \pmem_rdata[91]~input_o ;
wire \pmem_rdata[92]~input_o ;
wire \pmem_rdata[93]~input_o ;
wire \pmem_rdata[94]~input_o ;
wire \pmem_rdata[95]~input_o ;
wire \pmem_rdata[96]~input_o ;
wire \pmem_rdata[97]~input_o ;
wire \pmem_rdata[98]~input_o ;
wire \pmem_rdata[99]~input_o ;
wire \pmem_rdata[100]~input_o ;
wire \pmem_rdata[101]~input_o ;
wire \pmem_rdata[102]~input_o ;
wire \pmem_rdata[103]~input_o ;
wire \pmem_rdata[104]~input_o ;
wire \pmem_rdata[105]~input_o ;
wire \pmem_rdata[106]~input_o ;
wire \pmem_rdata[107]~input_o ;
wire \pmem_rdata[108]~input_o ;
wire \pmem_rdata[109]~input_o ;
wire \pmem_rdata[110]~input_o ;
wire \pmem_rdata[111]~input_o ;
wire \pmem_rdata[112]~input_o ;
wire \pmem_rdata[113]~input_o ;
wire \pmem_rdata[114]~input_o ;
wire \pmem_rdata[115]~input_o ;
wire \pmem_rdata[116]~input_o ;
wire \pmem_rdata[117]~input_o ;
wire \pmem_rdata[118]~input_o ;
wire \pmem_rdata[119]~input_o ;
wire \pmem_rdata[120]~input_o ;
wire \pmem_rdata[121]~input_o ;
wire \pmem_rdata[122]~input_o ;
wire \pmem_rdata[123]~input_o ;
wire \pmem_rdata[124]~input_o ;
wire \pmem_rdata[125]~input_o ;
wire \pmem_rdata[126]~input_o ;
wire \pmem_rdata[127]~input_o ;
wire \pmem_rdata[128]~input_o ;
wire \pmem_rdata[129]~input_o ;
wire \pmem_rdata[130]~input_o ;
wire \pmem_rdata[131]~input_o ;
wire \pmem_rdata[132]~input_o ;
wire \pmem_rdata[133]~input_o ;
wire \pmem_rdata[134]~input_o ;
wire \pmem_rdata[135]~input_o ;
wire \pmem_rdata[136]~input_o ;
wire \pmem_rdata[137]~input_o ;
wire \pmem_rdata[138]~input_o ;
wire \pmem_rdata[139]~input_o ;
wire \pmem_rdata[140]~input_o ;
wire \pmem_rdata[141]~input_o ;
wire \pmem_rdata[142]~input_o ;
wire \pmem_rdata[143]~input_o ;
wire \pmem_rdata[144]~input_o ;
wire \pmem_rdata[145]~input_o ;
wire \pmem_rdata[146]~input_o ;
wire \pmem_rdata[147]~input_o ;
wire \pmem_rdata[148]~input_o ;
wire \pmem_rdata[149]~input_o ;
wire \pmem_rdata[150]~input_o ;
wire \pmem_rdata[151]~input_o ;
wire \pmem_rdata[152]~input_o ;
wire \pmem_rdata[153]~input_o ;
wire \pmem_rdata[154]~input_o ;
wire \pmem_rdata[155]~input_o ;
wire \pmem_rdata[156]~input_o ;
wire \pmem_rdata[157]~input_o ;
wire \pmem_rdata[158]~input_o ;
wire \pmem_rdata[159]~input_o ;
wire \pmem_rdata[160]~input_o ;
wire \pmem_rdata[161]~input_o ;
wire \pmem_rdata[162]~input_o ;
wire \pmem_rdata[163]~input_o ;
wire \pmem_rdata[164]~input_o ;
wire \pmem_rdata[165]~input_o ;
wire \pmem_rdata[166]~input_o ;
wire \pmem_rdata[167]~input_o ;
wire \pmem_rdata[168]~input_o ;
wire \pmem_rdata[169]~input_o ;
wire \pmem_rdata[170]~input_o ;
wire \pmem_rdata[171]~input_o ;
wire \pmem_rdata[172]~input_o ;
wire \pmem_rdata[173]~input_o ;
wire \pmem_rdata[174]~input_o ;
wire \pmem_rdata[175]~input_o ;
wire \pmem_rdata[176]~input_o ;
wire \pmem_rdata[177]~input_o ;
wire \pmem_rdata[178]~input_o ;
wire \pmem_rdata[179]~input_o ;
wire \pmem_rdata[180]~input_o ;
wire \pmem_rdata[181]~input_o ;
wire \pmem_rdata[182]~input_o ;
wire \pmem_rdata[183]~input_o ;
wire \pmem_rdata[184]~input_o ;
wire \pmem_rdata[185]~input_o ;
wire \pmem_rdata[186]~input_o ;
wire \pmem_rdata[187]~input_o ;
wire \pmem_rdata[188]~input_o ;
wire \pmem_rdata[189]~input_o ;
wire \pmem_rdata[190]~input_o ;
wire \pmem_rdata[191]~input_o ;
wire \pmem_rdata[192]~input_o ;
wire \pmem_rdata[193]~input_o ;
wire \pmem_rdata[194]~input_o ;
wire \pmem_rdata[195]~input_o ;
wire \pmem_rdata[196]~input_o ;
wire \pmem_rdata[197]~input_o ;
wire \pmem_rdata[198]~input_o ;
wire \pmem_rdata[199]~input_o ;
wire \pmem_rdata[200]~input_o ;
wire \pmem_rdata[201]~input_o ;
wire \pmem_rdata[202]~input_o ;
wire \pmem_rdata[203]~input_o ;
wire \pmem_rdata[204]~input_o ;
wire \pmem_rdata[205]~input_o ;
wire \pmem_rdata[206]~input_o ;
wire \pmem_rdata[207]~input_o ;
wire \pmem_rdata[208]~input_o ;
wire \pmem_rdata[209]~input_o ;
wire \pmem_rdata[210]~input_o ;
wire \pmem_rdata[211]~input_o ;
wire \pmem_rdata[212]~input_o ;
wire \pmem_rdata[213]~input_o ;
wire \pmem_rdata[214]~input_o ;
wire \pmem_rdata[215]~input_o ;
wire \pmem_rdata[216]~input_o ;
wire \pmem_rdata[217]~input_o ;
wire \pmem_rdata[218]~input_o ;
wire \pmem_rdata[219]~input_o ;
wire \pmem_rdata[220]~input_o ;
wire \pmem_rdata[221]~input_o ;
wire \pmem_rdata[222]~input_o ;
wire \pmem_rdata[223]~input_o ;
wire \pmem_rdata[224]~input_o ;
wire \pmem_rdata[225]~input_o ;
wire \pmem_rdata[226]~input_o ;
wire \pmem_rdata[227]~input_o ;
wire \pmem_rdata[228]~input_o ;
wire \pmem_rdata[229]~input_o ;
wire \pmem_rdata[230]~input_o ;
wire \pmem_rdata[231]~input_o ;
wire \pmem_rdata[232]~input_o ;
wire \pmem_rdata[233]~input_o ;
wire \pmem_rdata[234]~input_o ;
wire \pmem_rdata[235]~input_o ;
wire \pmem_rdata[236]~input_o ;
wire \pmem_rdata[237]~input_o ;
wire \pmem_rdata[238]~input_o ;
wire \pmem_rdata[239]~input_o ;
wire \pmem_rdata[240]~input_o ;
wire \pmem_rdata[241]~input_o ;
wire \pmem_rdata[242]~input_o ;
wire \pmem_rdata[243]~input_o ;
wire \pmem_rdata[244]~input_o ;
wire \pmem_rdata[245]~input_o ;
wire \pmem_rdata[246]~input_o ;
wire \pmem_rdata[247]~input_o ;
wire \pmem_rdata[248]~input_o ;
wire \pmem_rdata[249]~input_o ;
wire \pmem_rdata[250]~input_o ;
wire \pmem_rdata[251]~input_o ;
wire \pmem_rdata[252]~input_o ;
wire \pmem_rdata[253]~input_o ;
wire \pmem_rdata[254]~input_o ;
wire \pmem_rdata[255]~input_o ;
wire \pmem_read~output_o ;
wire \pmem_write~output_o ;
wire \pmem_address[0]~output_o ;
wire \pmem_address[1]~output_o ;
wire \pmem_address[2]~output_o ;
wire \pmem_address[3]~output_o ;
wire \pmem_address[4]~output_o ;
wire \pmem_address[5]~output_o ;
wire \pmem_address[6]~output_o ;
wire \pmem_address[7]~output_o ;
wire \pmem_address[8]~output_o ;
wire \pmem_address[9]~output_o ;
wire \pmem_address[10]~output_o ;
wire \pmem_address[11]~output_o ;
wire \pmem_address[12]~output_o ;
wire \pmem_address[13]~output_o ;
wire \pmem_address[14]~output_o ;
wire \pmem_address[15]~output_o ;
wire \pmem_address[16]~output_o ;
wire \pmem_address[17]~output_o ;
wire \pmem_address[18]~output_o ;
wire \pmem_address[19]~output_o ;
wire \pmem_address[20]~output_o ;
wire \pmem_address[21]~output_o ;
wire \pmem_address[22]~output_o ;
wire \pmem_address[23]~output_o ;
wire \pmem_address[24]~output_o ;
wire \pmem_address[25]~output_o ;
wire \pmem_address[26]~output_o ;
wire \pmem_address[27]~output_o ;
wire \pmem_address[28]~output_o ;
wire \pmem_address[29]~output_o ;
wire \pmem_address[30]~output_o ;
wire \pmem_address[31]~output_o ;
wire \pmem_wdata[0]~output_o ;
wire \pmem_wdata[1]~output_o ;
wire \pmem_wdata[2]~output_o ;
wire \pmem_wdata[3]~output_o ;
wire \pmem_wdata[4]~output_o ;
wire \pmem_wdata[5]~output_o ;
wire \pmem_wdata[6]~output_o ;
wire \pmem_wdata[7]~output_o ;
wire \pmem_wdata[8]~output_o ;
wire \pmem_wdata[9]~output_o ;
wire \pmem_wdata[10]~output_o ;
wire \pmem_wdata[11]~output_o ;
wire \pmem_wdata[12]~output_o ;
wire \pmem_wdata[13]~output_o ;
wire \pmem_wdata[14]~output_o ;
wire \pmem_wdata[15]~output_o ;
wire \pmem_wdata[16]~output_o ;
wire \pmem_wdata[17]~output_o ;
wire \pmem_wdata[18]~output_o ;
wire \pmem_wdata[19]~output_o ;
wire \pmem_wdata[20]~output_o ;
wire \pmem_wdata[21]~output_o ;
wire \pmem_wdata[22]~output_o ;
wire \pmem_wdata[23]~output_o ;
wire \pmem_wdata[24]~output_o ;
wire \pmem_wdata[25]~output_o ;
wire \pmem_wdata[26]~output_o ;
wire \pmem_wdata[27]~output_o ;
wire \pmem_wdata[28]~output_o ;
wire \pmem_wdata[29]~output_o ;
wire \pmem_wdata[30]~output_o ;
wire \pmem_wdata[31]~output_o ;
wire \pmem_wdata[32]~output_o ;
wire \pmem_wdata[33]~output_o ;
wire \pmem_wdata[34]~output_o ;
wire \pmem_wdata[35]~output_o ;
wire \pmem_wdata[36]~output_o ;
wire \pmem_wdata[37]~output_o ;
wire \pmem_wdata[38]~output_o ;
wire \pmem_wdata[39]~output_o ;
wire \pmem_wdata[40]~output_o ;
wire \pmem_wdata[41]~output_o ;
wire \pmem_wdata[42]~output_o ;
wire \pmem_wdata[43]~output_o ;
wire \pmem_wdata[44]~output_o ;
wire \pmem_wdata[45]~output_o ;
wire \pmem_wdata[46]~output_o ;
wire \pmem_wdata[47]~output_o ;
wire \pmem_wdata[48]~output_o ;
wire \pmem_wdata[49]~output_o ;
wire \pmem_wdata[50]~output_o ;
wire \pmem_wdata[51]~output_o ;
wire \pmem_wdata[52]~output_o ;
wire \pmem_wdata[53]~output_o ;
wire \pmem_wdata[54]~output_o ;
wire \pmem_wdata[55]~output_o ;
wire \pmem_wdata[56]~output_o ;
wire \pmem_wdata[57]~output_o ;
wire \pmem_wdata[58]~output_o ;
wire \pmem_wdata[59]~output_o ;
wire \pmem_wdata[60]~output_o ;
wire \pmem_wdata[61]~output_o ;
wire \pmem_wdata[62]~output_o ;
wire \pmem_wdata[63]~output_o ;
wire \pmem_wdata[64]~output_o ;
wire \pmem_wdata[65]~output_o ;
wire \pmem_wdata[66]~output_o ;
wire \pmem_wdata[67]~output_o ;
wire \pmem_wdata[68]~output_o ;
wire \pmem_wdata[69]~output_o ;
wire \pmem_wdata[70]~output_o ;
wire \pmem_wdata[71]~output_o ;
wire \pmem_wdata[72]~output_o ;
wire \pmem_wdata[73]~output_o ;
wire \pmem_wdata[74]~output_o ;
wire \pmem_wdata[75]~output_o ;
wire \pmem_wdata[76]~output_o ;
wire \pmem_wdata[77]~output_o ;
wire \pmem_wdata[78]~output_o ;
wire \pmem_wdata[79]~output_o ;
wire \pmem_wdata[80]~output_o ;
wire \pmem_wdata[81]~output_o ;
wire \pmem_wdata[82]~output_o ;
wire \pmem_wdata[83]~output_o ;
wire \pmem_wdata[84]~output_o ;
wire \pmem_wdata[85]~output_o ;
wire \pmem_wdata[86]~output_o ;
wire \pmem_wdata[87]~output_o ;
wire \pmem_wdata[88]~output_o ;
wire \pmem_wdata[89]~output_o ;
wire \pmem_wdata[90]~output_o ;
wire \pmem_wdata[91]~output_o ;
wire \pmem_wdata[92]~output_o ;
wire \pmem_wdata[93]~output_o ;
wire \pmem_wdata[94]~output_o ;
wire \pmem_wdata[95]~output_o ;
wire \pmem_wdata[96]~output_o ;
wire \pmem_wdata[97]~output_o ;
wire \pmem_wdata[98]~output_o ;
wire \pmem_wdata[99]~output_o ;
wire \pmem_wdata[100]~output_o ;
wire \pmem_wdata[101]~output_o ;
wire \pmem_wdata[102]~output_o ;
wire \pmem_wdata[103]~output_o ;
wire \pmem_wdata[104]~output_o ;
wire \pmem_wdata[105]~output_o ;
wire \pmem_wdata[106]~output_o ;
wire \pmem_wdata[107]~output_o ;
wire \pmem_wdata[108]~output_o ;
wire \pmem_wdata[109]~output_o ;
wire \pmem_wdata[110]~output_o ;
wire \pmem_wdata[111]~output_o ;
wire \pmem_wdata[112]~output_o ;
wire \pmem_wdata[113]~output_o ;
wire \pmem_wdata[114]~output_o ;
wire \pmem_wdata[115]~output_o ;
wire \pmem_wdata[116]~output_o ;
wire \pmem_wdata[117]~output_o ;
wire \pmem_wdata[118]~output_o ;
wire \pmem_wdata[119]~output_o ;
wire \pmem_wdata[120]~output_o ;
wire \pmem_wdata[121]~output_o ;
wire \pmem_wdata[122]~output_o ;
wire \pmem_wdata[123]~output_o ;
wire \pmem_wdata[124]~output_o ;
wire \pmem_wdata[125]~output_o ;
wire \pmem_wdata[126]~output_o ;
wire \pmem_wdata[127]~output_o ;
wire \pmem_wdata[128]~output_o ;
wire \pmem_wdata[129]~output_o ;
wire \pmem_wdata[130]~output_o ;
wire \pmem_wdata[131]~output_o ;
wire \pmem_wdata[132]~output_o ;
wire \pmem_wdata[133]~output_o ;
wire \pmem_wdata[134]~output_o ;
wire \pmem_wdata[135]~output_o ;
wire \pmem_wdata[136]~output_o ;
wire \pmem_wdata[137]~output_o ;
wire \pmem_wdata[138]~output_o ;
wire \pmem_wdata[139]~output_o ;
wire \pmem_wdata[140]~output_o ;
wire \pmem_wdata[141]~output_o ;
wire \pmem_wdata[142]~output_o ;
wire \pmem_wdata[143]~output_o ;
wire \pmem_wdata[144]~output_o ;
wire \pmem_wdata[145]~output_o ;
wire \pmem_wdata[146]~output_o ;
wire \pmem_wdata[147]~output_o ;
wire \pmem_wdata[148]~output_o ;
wire \pmem_wdata[149]~output_o ;
wire \pmem_wdata[150]~output_o ;
wire \pmem_wdata[151]~output_o ;
wire \pmem_wdata[152]~output_o ;
wire \pmem_wdata[153]~output_o ;
wire \pmem_wdata[154]~output_o ;
wire \pmem_wdata[155]~output_o ;
wire \pmem_wdata[156]~output_o ;
wire \pmem_wdata[157]~output_o ;
wire \pmem_wdata[158]~output_o ;
wire \pmem_wdata[159]~output_o ;
wire \pmem_wdata[160]~output_o ;
wire \pmem_wdata[161]~output_o ;
wire \pmem_wdata[162]~output_o ;
wire \pmem_wdata[163]~output_o ;
wire \pmem_wdata[164]~output_o ;
wire \pmem_wdata[165]~output_o ;
wire \pmem_wdata[166]~output_o ;
wire \pmem_wdata[167]~output_o ;
wire \pmem_wdata[168]~output_o ;
wire \pmem_wdata[169]~output_o ;
wire \pmem_wdata[170]~output_o ;
wire \pmem_wdata[171]~output_o ;
wire \pmem_wdata[172]~output_o ;
wire \pmem_wdata[173]~output_o ;
wire \pmem_wdata[174]~output_o ;
wire \pmem_wdata[175]~output_o ;
wire \pmem_wdata[176]~output_o ;
wire \pmem_wdata[177]~output_o ;
wire \pmem_wdata[178]~output_o ;
wire \pmem_wdata[179]~output_o ;
wire \pmem_wdata[180]~output_o ;
wire \pmem_wdata[181]~output_o ;
wire \pmem_wdata[182]~output_o ;
wire \pmem_wdata[183]~output_o ;
wire \pmem_wdata[184]~output_o ;
wire \pmem_wdata[185]~output_o ;
wire \pmem_wdata[186]~output_o ;
wire \pmem_wdata[187]~output_o ;
wire \pmem_wdata[188]~output_o ;
wire \pmem_wdata[189]~output_o ;
wire \pmem_wdata[190]~output_o ;
wire \pmem_wdata[191]~output_o ;
wire \pmem_wdata[192]~output_o ;
wire \pmem_wdata[193]~output_o ;
wire \pmem_wdata[194]~output_o ;
wire \pmem_wdata[195]~output_o ;
wire \pmem_wdata[196]~output_o ;
wire \pmem_wdata[197]~output_o ;
wire \pmem_wdata[198]~output_o ;
wire \pmem_wdata[199]~output_o ;
wire \pmem_wdata[200]~output_o ;
wire \pmem_wdata[201]~output_o ;
wire \pmem_wdata[202]~output_o ;
wire \pmem_wdata[203]~output_o ;
wire \pmem_wdata[204]~output_o ;
wire \pmem_wdata[205]~output_o ;
wire \pmem_wdata[206]~output_o ;
wire \pmem_wdata[207]~output_o ;
wire \pmem_wdata[208]~output_o ;
wire \pmem_wdata[209]~output_o ;
wire \pmem_wdata[210]~output_o ;
wire \pmem_wdata[211]~output_o ;
wire \pmem_wdata[212]~output_o ;
wire \pmem_wdata[213]~output_o ;
wire \pmem_wdata[214]~output_o ;
wire \pmem_wdata[215]~output_o ;
wire \pmem_wdata[216]~output_o ;
wire \pmem_wdata[217]~output_o ;
wire \pmem_wdata[218]~output_o ;
wire \pmem_wdata[219]~output_o ;
wire \pmem_wdata[220]~output_o ;
wire \pmem_wdata[221]~output_o ;
wire \pmem_wdata[222]~output_o ;
wire \pmem_wdata[223]~output_o ;
wire \pmem_wdata[224]~output_o ;
wire \pmem_wdata[225]~output_o ;
wire \pmem_wdata[226]~output_o ;
wire \pmem_wdata[227]~output_o ;
wire \pmem_wdata[228]~output_o ;
wire \pmem_wdata[229]~output_o ;
wire \pmem_wdata[230]~output_o ;
wire \pmem_wdata[231]~output_o ;
wire \pmem_wdata[232]~output_o ;
wire \pmem_wdata[233]~output_o ;
wire \pmem_wdata[234]~output_o ;
wire \pmem_wdata[235]~output_o ;
wire \pmem_wdata[236]~output_o ;
wire \pmem_wdata[237]~output_o ;
wire \pmem_wdata[238]~output_o ;
wire \pmem_wdata[239]~output_o ;
wire \pmem_wdata[240]~output_o ;
wire \pmem_wdata[241]~output_o ;
wire \pmem_wdata[242]~output_o ;
wire \pmem_wdata[243]~output_o ;
wire \pmem_wdata[244]~output_o ;
wire \pmem_wdata[245]~output_o ;
wire \pmem_wdata[246]~output_o ;
wire \pmem_wdata[247]~output_o ;
wire \pmem_wdata[248]~output_o ;
wire \pmem_wdata[249]~output_o ;
wire \pmem_wdata[250]~output_o ;
wire \pmem_wdata[251]~output_o ;
wire \pmem_wdata[252]~output_o ;
wire \pmem_wdata[253]~output_o ;
wire \pmem_wdata[254]~output_o ;
wire \pmem_wdata[255]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \cpu|datapath|Add0~1_sumout ;
wire \cpu|datapath|Add0~14 ;
wire \cpu|datapath|Add0~17_sumout ;
wire \cpu|datapath|pc|data[6]~1_combout ;
wire \cpu|datapath|Add0~18 ;
wire \cpu|datapath|Add0~21_sumout ;
wire \cpu|control|state.fetch1~feeder_combout ;
wire \cpu|control|state.fetch1~q ;
wire \cpu|datapath|Add0~22 ;
wire \cpu|datapath|Add0~25_sumout ;
wire \cpu|datapath|Add0~26 ;
wire \cpu|datapath|Add0~29_sumout ;
wire \cpu|datapath|Add0~30 ;
wire \cpu|datapath|Add0~33_sumout ;
wire \cpu|datapath|Add0~34 ;
wire \cpu|datapath|Add0~37_sumout ;
wire \cpu|datapath|Add0~38 ;
wire \cpu|datapath|Add0~41_sumout ;
wire \cpu|datapath|Add0~42 ;
wire \cpu|datapath|Add0~45_sumout ;
wire \cpu|datapath|Add0~46 ;
wire \cpu|datapath|Add0~49_sumout ;
wire \cpu|datapath|Add0~50 ;
wire \cpu|datapath|Add0~53_sumout ;
wire \cpu|datapath|Add0~54 ;
wire \cpu|datapath|Add0~57_sumout ;
wire \cpu|datapath|Add0~58 ;
wire \cpu|datapath|Add0~61_sumout ;
wire \cpu|datapath|Add0~62 ;
wire \cpu|datapath|Add0~65_sumout ;
wire \cpu|datapath|Add0~66 ;
wire \cpu|datapath|Add0~69_sumout ;
wire \cpu|datapath|Add0~70 ;
wire \cpu|datapath|Add0~73_sumout ;
wire \cpu|datapath|Add0~74 ;
wire \cpu|datapath|Add0~77_sumout ;
wire \cpu|datapath|Add0~78 ;
wire \cpu|datapath|Add0~81_sumout ;
wire \cpu|datapath|Add0~82 ;
wire \cpu|datapath|Add0~85_sumout ;
wire \cpu|datapath|Add0~86 ;
wire \cpu|datapath|Add0~89_sumout ;
wire \cpu|datapath|Add0~90 ;
wire \cpu|datapath|Add0~93_sumout ;
wire \cpu|datapath|Add0~94 ;
wire \cpu|datapath|Add0~97_sumout ;
wire \cpu|datapath|Add0~98 ;
wire \cpu|datapath|Add0~101_sumout ;
wire \cpu|datapath|Add0~102 ;
wire \cpu|datapath|Add0~105_sumout ;
wire \cpu|datapath|Add0~106 ;
wire \cpu|datapath|Add0~109_sumout ;
wire \cpu|datapath|Add0~110 ;
wire \cpu|datapath|Add0~113_sumout ;
wire \cache|datapath|tag_array1|data~142feeder_combout ;
wire \cpu|datapath|marreg|data[6]~1_combout ;
wire \cache|datapath|valid_array0|data~16_combout ;
wire \cache|datapath|valid_array1|data~16_combout ;
wire \cache|datapath|tag_array1|data~142_q ;
wire \cache|datapath|valid_array0|data~17_combout ;
wire \cache|datapath|valid_array1|data~23_combout ;
wire \cache|datapath|tag_array1|data~166_q ;
wire \cache|datapath|valid_array1|data~17_combout ;
wire \cache|datapath|tag_array1|data~190_q ;
wire \cache|datapath|tag_array1|data~94feeder_combout ;
wire \cache|datapath|valid_array0|data~19_combout ;
wire \cache|datapath|valid_array1|data~20_combout ;
wire \cache|datapath|tag_array1|data~94_q ;
wire \cache|datapath|valid_array1|data~22_combout ;
wire \cache|datapath|tag_array1|data~70_q ;
wire \cache|datapath|valid_array0|data~18_combout ;
wire \cache|datapath|valid_array1|data~19_combout ;
wire \cache|datapath|tag_array1|data~46_q ;
wire \cache|datapath|valid_array1|data~21_combout ;
wire \cache|datapath|tag_array1|data~22_q ;
wire \cache|datapath|tag_array1|data~328_combout ;
wire \cache|datapath|valid_array1|data~18_combout ;
wire \cache|datapath|tag_array1|data~118_q ;
wire \cache|datapath|tag_array1|data~332_combout ;
wire \cache|datapath|tag_array1|data~186_q ;
wire \cache|datapath|tag_array1|data~66_q ;
wire \cache|datapath|tag_array1|data~42feeder_combout ;
wire \cache|datapath|tag_array1|data~42_q ;
wire \cache|datapath|tag_array1|data~90_q ;
wire \cache|datapath|tag_array1|data~18feeder_combout ;
wire \cache|datapath|tag_array1|data~18_q ;
wire \cache|datapath|tag_array1|data~352_combout ;
wire \cache|datapath|tag_array1|data~162_q ;
wire \cache|datapath|tag_array1|data~138feeder_combout ;
wire \cache|datapath|tag_array1|data~138_q ;
wire \cache|datapath|tag_array1|data~114_q ;
wire \cache|datapath|tag_array1|data~356_combout ;
wire \cache|datapath|tag_array1|data~91feeder_combout ;
wire \cache|datapath|tag_array1|data~91_q ;
wire \cache|datapath|tag_array1|data~67_q ;
wire \cache|datapath|tag_array1|data~43_q ;
wire \cache|datapath|tag_array1|data~19_q ;
wire \cache|datapath|tag_array1|data~360_combout ;
wire \cache|datapath|tag_array1|data~163_q ;
wire \cache|datapath|tag_array1|data~139_q ;
wire \cache|datapath|tag_array1|data~187feeder_combout ;
wire \cache|datapath|tag_array1|data~187_q ;
wire \cache|datapath|tag_array1|data~115_q ;
wire \cache|datapath|tag_array1|data~364_combout ;
wire \cache|datapath|tag_array1|data~185feeder_combout ;
wire \cache|datapath|tag_array1|data~185_q ;
wire \cache|datapath|tag_array1|data~161_q ;
wire \cache|datapath|tag_array1|data~89feeder_combout ;
wire \cache|datapath|tag_array1|data~89_q ;
wire \cache|datapath|tag_array1|data~65_q ;
wire \cache|datapath|tag_array1|data~41_q ;
wire \cache|datapath|tag_array1|data~17_q ;
wire \cache|datapath|tag_array1|data~344_combout ;
wire \cache|datapath|tag_array1|data~137feeder_combout ;
wire \cache|datapath|tag_array1|data~137_q ;
wire \cache|datapath|tag_array1|data~113feeder_combout ;
wire \cache|datapath|tag_array1|data~113_q ;
wire \cache|datapath|tag_array1|data~348_combout ;
wire \cache|datapath|compare_1|equal~7_combout ;
wire \cache|datapath|tag_array1|data~93_q ;
wire \cache|datapath|tag_array1|data~69_q ;
wire \cache|datapath|tag_array1|data~45feeder_combout ;
wire \cache|datapath|tag_array1|data~45_q ;
wire \cache|datapath|tag_array1|data~21_q ;
wire \cache|datapath|tag_array1|data~376_combout ;
wire \cache|datapath|tag_array1|data~165_q ;
wire \cache|datapath|tag_array1|data~189feeder_combout ;
wire \cache|datapath|tag_array1|data~189_q ;
wire \cache|datapath|tag_array1|data~141feeder_combout ;
wire \cache|datapath|tag_array1|data~141_q ;
wire \cache|datapath|tag_array1|data~117feeder_combout ;
wire \cache|datapath|tag_array1|data~117_q ;
wire \cache|datapath|tag_array1|data~380_combout ;
wire \cache|datapath|tag_array1|data~44feeder_combout ;
wire \cache|datapath|tag_array1|data~44_q ;
wire \cache|datapath|tag_array1|data~68_q ;
wire \cache|datapath|tag_array1|data~92feeder_combout ;
wire \cache|datapath|tag_array1|data~92_q ;
wire \cache|datapath|tag_array1|data~20_q ;
wire \cache|datapath|tag_array1|data~368_combout ;
wire \cache|datapath|tag_array1|data~188_q ;
wire \cache|datapath|tag_array1|data~164_q ;
wire \cache|datapath|tag_array1|data~140_q ;
wire \cache|datapath|tag_array1|data~116_q ;
wire \cache|datapath|tag_array1|data~372_combout ;
wire \cache|datapath|compare_1|equal~8_combout ;
wire \cpu|datapath|Add0~114 ;
wire \cpu|datapath|Add0~117_sumout ;
wire \cache|datapath|tag_array1|data~191feeder_combout ;
wire \cache|datapath|tag_array1|data~191_q ;
wire \cache|datapath|tag_array1|data~167_q ;
wire \cache|datapath|tag_array1|data~47_q ;
wire \cache|datapath|tag_array1|data~71_q ;
wire \cache|datapath|tag_array1|data~95_q ;
wire \cache|datapath|tag_array1|data~23_q ;
wire \cache|datapath|tag_array1|data~336_combout ;
wire \cache|datapath|tag_array1|data~143feeder_combout ;
wire \cache|datapath|tag_array1|data~143_q ;
wire \cache|datapath|tag_array1|data~119feeder_combout ;
wire \cache|datapath|tag_array1|data~119_q ;
wire \cache|datapath|tag_array1|data~340_combout ;
wire \cache|datapath|compare_1|equal~9_combout ;
wire \cache|datapath|tag_array1|data~130_q ;
wire \cache|datapath|tag_array1|data~178_q ;
wire \cache|datapath|tag_array1|data~154_q ;
wire \cache|datapath|tag_array1|data~34_q ;
wire \cache|datapath|tag_array1|data~58_q ;
wire \cache|datapath|tag_array1|data~82feeder_combout ;
wire \cache|datapath|tag_array1|data~82_q ;
wire \cache|datapath|tag_array1|data~10_q ;
wire \cache|datapath|tag_array1|data~256_combout ;
wire \cache|datapath|tag_array1|data~106_q ;
wire \cache|datapath|tag_array1|data~260_combout ;
wire \cache|datapath|tag_array1|data~177_q ;
wire \cache|datapath|tag_array1|data~153_q ;
wire \cache|datapath|tag_array1|data~33_q ;
wire \cache|datapath|tag_array1|data~57_q ;
wire \cache|datapath|tag_array1|data~81_q ;
wire \cache|datapath|tag_array1|data~9_q ;
wire \cache|datapath|tag_array1|data~248_combout ;
wire \cache|datapath|tag_array1|data~129feeder_combout ;
wire \cache|datapath|tag_array1|data~129_q ;
wire \cache|datapath|tag_array1|data~105feeder_combout ;
wire \cache|datapath|tag_array1|data~105_q ;
wire \cache|datapath|tag_array1|data~252_combout ;
wire \cache|datapath|tag_array1|data~128_q ;
wire \cache|datapath|tag_array1|data~152_q ;
wire \cache|datapath|tag_array1|data~32_q ;
wire \cache|datapath|tag_array1|data~56_q ;
wire \cache|datapath|tag_array1|data~80feeder_combout ;
wire \cache|datapath|tag_array1|data~80_q ;
wire \cache|datapath|tag_array1|data~8feeder_combout ;
wire \cache|datapath|tag_array1|data~8_q ;
wire \cache|datapath|tag_array1|data~240_combout ;
wire \cache|datapath|tag_array1|data~176feeder_combout ;
wire \cache|datapath|tag_array1|data~176_q ;
wire \cache|datapath|tag_array1|data~104_q ;
wire \cache|datapath|tag_array1|data~244_combout ;
wire \cache|datapath|compare_1|equal~2_combout ;
wire \cache|datapath|tag_array1|data~131feeder_combout ;
wire \cache|datapath|tag_array1|data~131_q ;
wire \cache|datapath|tag_array1|data~35feeder_combout ;
wire \cache|datapath|tag_array1|data~35_q ;
wire \cache|datapath|tag_array1|data~59_q ;
wire \cache|datapath|tag_array1|data~83feeder_combout ;
wire \cache|datapath|tag_array1|data~83_q ;
wire \cache|datapath|tag_array1|data~11feeder_combout ;
wire \cache|datapath|tag_array1|data~11_q ;
wire \cache|datapath|tag_array1|data~216_combout ;
wire \cache|datapath|tag_array1|data~155_q ;
wire \cache|datapath|tag_array1|data~179_q ;
wire \cache|datapath|tag_array1|data~107_q ;
wire \cache|datapath|tag_array1|data~220_combout ;
wire \cache|datapath|tag_array1|data~84_q ;
wire \cache|datapath|tag_array1|data~60_q ;
wire \cache|datapath|tag_array1|data~36feeder_combout ;
wire \cache|datapath|tag_array1|data~36_q ;
wire \cache|datapath|tag_array1|data~12_q ;
wire \cache|datapath|tag_array1|data~224_combout ;
wire \cache|datapath|tag_array1|data~132feeder_combout ;
wire \cache|datapath|tag_array1|data~132_q ;
wire \cache|datapath|tag_array1|data~156_q ;
wire \cache|datapath|tag_array1|data~180_q ;
wire \cache|datapath|tag_array1|data~108_q ;
wire \cache|datapath|tag_array1|data~228_combout ;
wire \cache|datapath|tag_array1|data~37feeder_combout ;
wire \cache|datapath|tag_array1|data~37_q ;
wire \cache|datapath|tag_array1|data~61_q ;
wire \cache|datapath|tag_array1|data~85feeder_combout ;
wire \cache|datapath|tag_array1|data~85_q ;
wire \cache|datapath|tag_array1|data~13_q ;
wire \cache|datapath|tag_array1|data~232_combout ;
wire \cache|datapath|tag_array1|data~181_q ;
wire \cache|datapath|tag_array1|data~157_q ;
wire \cache|datapath|tag_array1|data~133_q ;
wire \cache|datapath|tag_array1|data~109_q ;
wire \cache|datapath|tag_array1|data~236_combout ;
wire \cache|datapath|compare_1|equal~1_combout ;
wire \cache|datapath|tag_array1|data~136feeder_combout ;
wire \cache|datapath|tag_array1|data~136_q ;
wire \cache|datapath|tag_array1|data~160_q ;
wire \cache|datapath|tag_array1|data~184feeder_combout ;
wire \cache|datapath|tag_array1|data~184_q ;
wire \cache|datapath|tag_array1|data~40feeder_combout ;
wire \cache|datapath|tag_array1|data~40_q ;
wire \cache|datapath|tag_array1|data~88_q ;
wire \cache|datapath|tag_array1|data~64_q ;
wire \cache|datapath|tag_array1|data~16_q ;
wire \cache|datapath|tag_array1|data~208_combout ;
wire \cache|datapath|tag_array1|data~112_q ;
wire \cache|datapath|tag_array1|data~212_combout ;
wire \cache|datapath|tag_array1|data~39_q ;
wire \cache|datapath|tag_array1|data~63_q ;
wire \cache|datapath|tag_array1|data~87feeder_combout ;
wire \cache|datapath|tag_array1|data~87_q ;
wire \cache|datapath|tag_array1|data~15feeder_combout ;
wire \cache|datapath|tag_array1|data~15_q ;
wire \cache|datapath|tag_array1|data~200_combout ;
wire \cache|datapath|tag_array1|data~135feeder_combout ;
wire \cache|datapath|tag_array1|data~135_q ;
wire \cache|datapath|tag_array1|data~159_q ;
wire \cache|datapath|tag_array1|data~183feeder_combout ;
wire \cache|datapath|tag_array1|data~183_q ;
wire \cache|datapath|tag_array1|data~111feeder_combout ;
wire \cache|datapath|tag_array1|data~111_q ;
wire \cache|datapath|tag_array1|data~204_combout ;
wire \cache|datapath|tag_array1|data~86_q ;
wire \cache|datapath|tag_array1|data~38_q ;
wire \cache|datapath|tag_array1|data~62_q ;
wire \cache|datapath|tag_array1|data~14_q ;
wire \cache|datapath|tag_array1|data~192_combout ;
wire \cache|datapath|tag_array1|data~182feeder_combout ;
wire \cache|datapath|tag_array1|data~182_q ;
wire \cache|datapath|tag_array1|data~158_q ;
wire \cache|datapath|tag_array1|data~134_q ;
wire \cache|datapath|tag_array1|data~110feeder_combout ;
wire \cache|datapath|tag_array1|data~110_q ;
wire \cache|datapath|tag_array1|data~196_combout ;
wire \cache|datapath|compare_1|equal~0_combout ;
wire \cache|datapath|tag_array1|data~77_q ;
wire \cache|datapath|tag_array1|data~53_q ;
wire \cache|datapath|tag_array1|data~29_q ;
wire \cache|datapath|tag_array1|data~5_q ;
wire \cache|datapath|tag_array1|data~264_combout ;
wire \cache|datapath|tag_array1|data~125feeder_combout ;
wire \cache|datapath|tag_array1|data~125_q ;
wire \cache|datapath|tag_array1|data~149_q ;
wire \cache|datapath|tag_array1|data~173feeder_combout ;
wire \cache|datapath|tag_array1|data~173_q ;
wire \cache|datapath|tag_array1|data~101feeder_combout ;
wire \cache|datapath|tag_array1|data~101_q ;
wire \cache|datapath|tag_array1|data~268_combout ;
wire \cache|datapath|tag_array1|data~78feeder_combout ;
wire \cache|datapath|tag_array1|data~78_q ;
wire \cache|datapath|tag_array1|data~54_q ;
wire \cache|datapath|tag_array1|data~30_q ;
wire \cache|datapath|tag_array1|data~6feeder_combout ;
wire \cache|datapath|tag_array1|data~6_q ;
wire \cache|datapath|tag_array1|data~272_combout ;
wire \cache|datapath|tag_array1|data~126feeder_combout ;
wire \cache|datapath|tag_array1|data~126_q ;
wire \cache|datapath|tag_array1|data~150_q ;
wire \cache|datapath|tag_array1|data~174feeder_combout ;
wire \cache|datapath|tag_array1|data~174_q ;
wire \cache|datapath|tag_array1|data~102feeder_combout ;
wire \cache|datapath|tag_array1|data~102_q ;
wire \cache|datapath|tag_array1|data~276_combout ;
wire \cache|datapath|tag_array1|data~127_q ;
wire \cache|datapath|tag_array1|data~151_q ;
wire \cache|datapath|tag_array1|data~55_q ;
wire \cache|datapath|tag_array1|data~31_q ;
wire \cache|datapath|tag_array1|data~79feeder_combout ;
wire \cache|datapath|tag_array1|data~79_q ;
wire \cache|datapath|tag_array1|data~7feeder_combout ;
wire \cache|datapath|tag_array1|data~7_q ;
wire \cache|datapath|tag_array1|data~280_combout ;
wire \cache|datapath|tag_array1|data~175feeder_combout ;
wire \cache|datapath|tag_array1|data~175_q ;
wire \cache|datapath|tag_array1|data~103feeder_combout ;
wire \cache|datapath|tag_array1|data~103_q ;
wire \cache|datapath|tag_array1|data~284_combout ;
wire \cache|datapath|compare_1|equal~3_combout ;
wire \cache|datapath|tag_array1|data~28_q ;
wire \cache|datapath|tag_array1|data~52_q ;
wire \cache|datapath|tag_array1|data~76feeder_combout ;
wire \cache|datapath|tag_array1|data~76_q ;
wire \cache|datapath|tag_array1|data~4_q ;
wire \cache|datapath|tag_array1|data~320_combout ;
wire \cache|datapath|tag_array1|data~172feeder_combout ;
wire \cache|datapath|tag_array1|data~172_q ;
wire \cache|datapath|tag_array1|data~148_q ;
wire \cache|datapath|tag_array1|data~124feeder_combout ;
wire \cache|datapath|tag_array1|data~124_q ;
wire \cache|datapath|tag_array1|data~100_q ;
wire \cache|datapath|tag_array1|data~324_combout ;
wire \cache|datapath|tag_array1|data~51_q ;
wire \cache|datapath|tag_array1|data~27_q ;
wire \cache|datapath|tag_array1|data~75feeder_combout ;
wire \cache|datapath|tag_array1|data~75_q ;
wire \cache|datapath|tag_array1|data~3_q ;
wire \cache|datapath|tag_array1|data~312_combout ;
wire \cache|datapath|tag_array1|data~147_q ;
wire \cache|datapath|tag_array1|data~123feeder_combout ;
wire \cache|datapath|tag_array1|data~123_q ;
wire \cache|datapath|tag_array1|data~171feeder_combout ;
wire \cache|datapath|tag_array1|data~171_q ;
wire \cache|datapath|tag_array1|data~99feeder_combout ;
wire \cache|datapath|tag_array1|data~99_q ;
wire \cache|datapath|tag_array1|data~316_combout ;
wire \cache|datapath|tag_array1|data~26_q ;
wire \cache|datapath|tag_array1|data~50_q ;
wire \cache|datapath|tag_array1|data~74feeder_combout ;
wire \cache|datapath|tag_array1|data~74_q ;
wire \cache|datapath|tag_array1|data~2_q ;
wire \cache|datapath|tag_array1|data~304_combout ;
wire \cache|datapath|tag_array1|data~146_q ;
wire \cache|datapath|tag_array1|data~122feeder_combout ;
wire \cache|datapath|tag_array1|data~122_q ;
wire \cache|datapath|tag_array1|data~170feeder_combout ;
wire \cache|datapath|tag_array1|data~170_q ;
wire \cache|datapath|tag_array1|data~98feeder_combout ;
wire \cache|datapath|tag_array1|data~98_q ;
wire \cache|datapath|tag_array1|data~308_combout ;
wire \cache|datapath|compare_1|equal~5_combout ;
wire \cache|datapath|tag_array1|data~169_q ;
wire \cache|datapath|tag_array1|data~145_q ;
wire \cache|datapath|tag_array1|data~73feeder_combout ;
wire \cache|datapath|tag_array1|data~73_q ;
wire \cache|datapath|tag_array1|data~49_q ;
wire \cache|datapath|tag_array1|data~25feeder_combout ;
wire \cache|datapath|tag_array1|data~25_q ;
wire \cache|datapath|tag_array1|data~1_q ;
wire \cache|datapath|tag_array1|data~296_combout ;
wire \cache|datapath|tag_array1|data~121_q ;
wire \cache|datapath|tag_array1|data~97_q ;
wire \cache|datapath|tag_array1|data~300_combout ;
wire \cache|datapath|tag_array1|data~72_q ;
wire \cache|datapath|tag_array1|data~48_q ;
wire \cache|datapath|tag_array1|data~24feeder_combout ;
wire \cache|datapath|tag_array1|data~24_q ;
wire \cache|datapath|tag_array1|data~0_q ;
wire \cache|datapath|tag_array1|data~288_combout ;
wire \cache|datapath|tag_array1|data~168_q ;
wire \cache|datapath|tag_array1|data~144_q ;
wire \cache|datapath|tag_array1|data~120feeder_combout ;
wire \cache|datapath|tag_array1|data~120_q ;
wire \cache|datapath|tag_array1|data~96_q ;
wire \cache|datapath|tag_array1|data~292_combout ;
wire \cache|datapath|valid_array1|data~5feeder_combout ;
wire \cache|datapath|valid_array1|data~5_q ;
wire \cache|datapath|valid_array1|data~7feeder_combout ;
wire \cache|datapath|valid_array1|data~7_q ;
wire \cache|datapath|valid_array1|data~6_q ;
wire \cache|datapath|valid_array1|data~1_q ;
wire \cache|datapath|valid_array1|data~2_q ;
wire \cache|datapath|valid_array1|data~3feeder_combout ;
wire \cache|datapath|valid_array1|data~3_q ;
wire \cache|datapath|valid_array1|data~0feeder_combout ;
wire \cache|datapath|valid_array1|data~0_q ;
wire \cache|datapath|valid_array1|data~8_combout ;
wire \cache|datapath|valid_array1|data~4feeder_combout ;
wire \cache|datapath|valid_array1|data~4_q ;
wire \cache|datapath|valid_array1|data~12_combout ;
wire \cache|datapath|compare_1|equal~4_combout ;
wire \cache|datapath|compare_1|equal~6_combout ;
wire \cache|datapath|tag_array0|data~179_q ;
wire \cache|datapath|valid_array0|data~27_combout ;
wire \cache|datapath|tag_array0|data~155_q ;
wire \cache|datapath|tag_array0|data~35feeder_combout ;
wire \cache|datapath|valid_array0|data~23_combout ;
wire \cache|datapath|tag_array0|data~35_q ;
wire \cache|datapath|tag_array0|data~83feeder_combout ;
wire \cache|datapath|valid_array0|data~24_combout ;
wire \cache|datapath|tag_array0|data~83_q ;
wire \cache|datapath|valid_array0|data~26_combout ;
wire \cache|datapath|tag_array0|data~59_q ;
wire \cache|datapath|tag_array0|data~11feeder_combout ;
wire \cache|datapath|valid_array0|data~25_combout ;
wire \cache|datapath|tag_array0|data~11_q ;
wire \cache|datapath|tag_array0|data~216_combout ;
wire \cache|datapath|valid_array0|data~20_combout ;
wire \cache|datapath|tag_array0|data~131_q ;
wire \cache|datapath|valid_array0|data~22_combout ;
wire \cache|datapath|tag_array0|data~107_q ;
wire \cache|datapath|tag_array0|data~220_combout ;
wire \cache|datapath|tag_array0|data~132feeder_combout ;
wire \cache|datapath|tag_array0|data~132_q ;
wire \cache|datapath|tag_array0|data~156_q ;
wire \cache|datapath|tag_array0|data~84_q ;
wire \cache|datapath|tag_array0|data~36feeder_combout ;
wire \cache|datapath|tag_array0|data~36_q ;
wire \cache|datapath|tag_array0|data~60_q ;
wire \cache|datapath|tag_array0|data~12feeder_combout ;
wire \cache|datapath|tag_array0|data~12_q ;
wire \cache|datapath|tag_array0|data~224_combout ;
wire \cache|datapath|tag_array0|data~180feeder_combout ;
wire \cache|datapath|tag_array0|data~180_q ;
wire \cache|datapath|tag_array0|data~108_q ;
wire \cache|datapath|tag_array0|data~228_combout ;
wire \cache|datapath|tag_array0|data~37feeder_combout ;
wire \cache|datapath|tag_array0|data~37_q ;
wire \cache|datapath|tag_array0|data~61_q ;
wire \cache|datapath|tag_array0|data~85feeder_combout ;
wire \cache|datapath|tag_array0|data~85_q ;
wire \cache|datapath|tag_array0|data~13_q ;
wire \cache|datapath|tag_array0|data~232_combout ;
wire \cache|datapath|tag_array0|data~133feeder_combout ;
wire \cache|datapath|tag_array0|data~133_q ;
wire \cache|datapath|tag_array0|data~157_q ;
wire \cache|datapath|tag_array0|data~181feeder_combout ;
wire \cache|datapath|tag_array0|data~181_q ;
wire \cache|datapath|tag_array0|data~109_q ;
wire \cache|datapath|tag_array0|data~236_combout ;
wire \cache|datapath|compare_0|equal~1_combout ;
wire \cache|datapath|tag_array0|data~120_q ;
wire \cache|datapath|tag_array0|data~168feeder_combout ;
wire \cache|datapath|tag_array0|data~168_q ;
wire \cache|datapath|tag_array0|data~144_q ;
wire \cache|datapath|tag_array0|data~24_q ;
wire \cache|datapath|tag_array0|data~48_q ;
wire \cache|datapath|tag_array0|data~72feeder_combout ;
wire \cache|datapath|tag_array0|data~72_q ;
wire \cache|datapath|tag_array0|data~0_q ;
wire \cache|datapath|tag_array0|data~288_combout ;
wire \cache|datapath|tag_array0|data~96feeder_combout ;
wire \cache|datapath|tag_array0|data~96_q ;
wire \cache|datapath|tag_array0|data~292_combout ;
wire \cache|datapath|tag_array0|data~121_q ;
wire \cache|datapath|tag_array0|data~73feeder_combout ;
wire \cache|datapath|tag_array0|data~73_q ;
wire \cache|datapath|tag_array0|data~25feeder_combout ;
wire \cache|datapath|tag_array0|data~25_q ;
wire \cache|datapath|tag_array0|data~49_q ;
wire \cache|datapath|tag_array0|data~1feeder_combout ;
wire \cache|datapath|tag_array0|data~1_q ;
wire \cache|datapath|tag_array0|data~296_combout ;
wire \cache|datapath|tag_array0|data~145_q ;
wire \cache|datapath|tag_array0|data~169feeder_combout ;
wire \cache|datapath|tag_array0|data~169_q ;
wire \cache|datapath|tag_array0|data~97feeder_combout ;
wire \cache|datapath|tag_array0|data~97_q ;
wire \cache|datapath|tag_array0|data~300_combout ;
wire \cache|datapath|compare_0|equal~4_combout ;
wire \cache|datapath|tag_array0|data~176feeder_combout ;
wire \cache|datapath|tag_array0|data~176_q ;
wire \cache|datapath|tag_array0|data~128feeder_combout ;
wire \cache|datapath|tag_array0|data~128_q ;
wire \cache|datapath|tag_array0|data~152_q ;
wire \cache|datapath|tag_array0|data~80feeder_combout ;
wire \cache|datapath|tag_array0|data~80_q ;
wire \cache|datapath|tag_array0|data~32_q ;
wire \cache|datapath|tag_array0|data~56_q ;
wire \cache|datapath|tag_array0|data~8_q ;
wire \cache|datapath|tag_array0|data~240_combout ;
wire \cache|datapath|tag_array0|data~104feeder_combout ;
wire \cache|datapath|tag_array0|data~104_q ;
wire \cache|datapath|tag_array0|data~244_combout ;
wire \cache|datapath|tag_array0|data~177feeder_combout ;
wire \cache|datapath|tag_array0|data~177_q ;
wire \cache|datapath|tag_array0|data~153_q ;
wire \cache|datapath|tag_array0|data~129_q ;
wire \cache|datapath|tag_array0|data~33_q ;
wire \cache|datapath|tag_array0|data~57_q ;
wire \cache|datapath|tag_array0|data~81feeder_combout ;
wire \cache|datapath|tag_array0|data~81_q ;
wire \cache|datapath|tag_array0|data~9_q ;
wire \cache|datapath|tag_array0|data~248_combout ;
wire \cache|datapath|tag_array0|data~105_q ;
wire \cache|datapath|tag_array0|data~252_combout ;
wire \cache|datapath|tag_array0|data~82feeder_combout ;
wire \cache|datapath|tag_array0|data~82_q ;
wire \cache|datapath|tag_array0|data~58_q ;
wire \cache|datapath|tag_array0|data~34_q ;
wire \cache|datapath|tag_array0|data~10_q ;
wire \cache|datapath|tag_array0|data~256_combout ;
wire \cache|datapath|tag_array0|data~130feeder_combout ;
wire \cache|datapath|tag_array0|data~130_q ;
wire \cache|datapath|tag_array0|data~154_q ;
wire \cache|datapath|tag_array0|data~178feeder_combout ;
wire \cache|datapath|tag_array0|data~178_q ;
wire \cache|datapath|tag_array0|data~106feeder_combout ;
wire \cache|datapath|tag_array0|data~106_q ;
wire \cache|datapath|tag_array0|data~260_combout ;
wire \cache|datapath|compare_0|equal~2_combout ;
wire \cache|datapath|tag_array0|data~183feeder_combout ;
wire \cache|datapath|tag_array0|data~183_q ;
wire \cache|datapath|tag_array0|data~135feeder_combout ;
wire \cache|datapath|tag_array0|data~135_q ;
wire \cache|datapath|tag_array0|data~159_q ;
wire \cache|datapath|tag_array0|data~87feeder_combout ;
wire \cache|datapath|tag_array0|data~87_q ;
wire \cache|datapath|tag_array0|data~39feeder_combout ;
wire \cache|datapath|tag_array0|data~39_q ;
wire \cache|datapath|tag_array0|data~63_q ;
wire \cache|datapath|tag_array0|data~15feeder_combout ;
wire \cache|datapath|tag_array0|data~15_q ;
wire \cache|datapath|tag_array0|data~200_combout ;
wire \cache|datapath|tag_array0|data~111feeder_combout ;
wire \cache|datapath|tag_array0|data~111_q ;
wire \cache|datapath|tag_array0|data~204_combout ;
wire \cache|datapath|tag_array0|data~182_q ;
wire \cache|datapath|tag_array0|data~134_q ;
wire \cache|datapath|tag_array0|data~158_q ;
wire \cache|datapath|tag_array0|data~38feeder_combout ;
wire \cache|datapath|tag_array0|data~38_q ;
wire \cache|datapath|tag_array0|data~86feeder_combout ;
wire \cache|datapath|tag_array0|data~86_q ;
wire \cache|datapath|tag_array0|data~62_q ;
wire \cache|datapath|tag_array0|data~14feeder_combout ;
wire \cache|datapath|tag_array0|data~14_q ;
wire \cache|datapath|tag_array0|data~192_combout ;
wire \cache|datapath|tag_array0|data~110_q ;
wire \cache|datapath|tag_array0|data~196_combout ;
wire \cache|datapath|tag_array0|data~184_q ;
wire \cache|datapath|tag_array0|data~160_q ;
wire \cache|datapath|tag_array0|data~136feeder_combout ;
wire \cache|datapath|tag_array0|data~136_q ;
wire \cache|datapath|tag_array0|data~40_q ;
wire \cache|datapath|tag_array0|data~64_q ;
wire \cache|datapath|tag_array0|data~88feeder_combout ;
wire \cache|datapath|tag_array0|data~88_q ;
wire \cache|datapath|tag_array0|data~16feeder_combout ;
wire \cache|datapath|tag_array0|data~16_q ;
wire \cache|datapath|tag_array0|data~208_combout ;
wire \cache|datapath|tag_array0|data~112feeder_combout ;
wire \cache|datapath|tag_array0|data~112_q ;
wire \cache|datapath|tag_array0|data~212_combout ;
wire \cache|datapath|compare_0|equal~0_combout ;
wire \cache|datapath|tag_array0|data~125feeder_combout ;
wire \cache|datapath|tag_array0|data~125_q ;
wire \cache|datapath|tag_array0|data~149_q ;
wire \cache|datapath|tag_array0|data~77feeder_combout ;
wire \cache|datapath|tag_array0|data~77_q ;
wire \cache|datapath|tag_array0|data~29feeder_combout ;
wire \cache|datapath|tag_array0|data~29_q ;
wire \cache|datapath|tag_array0|data~53_q ;
wire \cache|datapath|tag_array0|data~5feeder_combout ;
wire \cache|datapath|tag_array0|data~5_q ;
wire \cache|datapath|tag_array0|data~264_combout ;
wire \cache|datapath|tag_array0|data~173_q ;
wire \cache|datapath|tag_array0|data~101_q ;
wire \cache|datapath|tag_array0|data~268_combout ;
wire \cache|datapath|tag_array0|data~79_q ;
wire \cache|datapath|tag_array0|data~55_q ;
wire \cache|datapath|tag_array0|data~31feeder_combout ;
wire \cache|datapath|tag_array0|data~31_q ;
wire \cache|datapath|tag_array0|data~7_q ;
wire \cache|datapath|tag_array0|data~280_combout ;
wire \cache|datapath|tag_array0|data~151_q ;
wire \cache|datapath|tag_array0|data~127feeder_combout ;
wire \cache|datapath|tag_array0|data~127_q ;
wire \cache|datapath|tag_array0|data~175_q ;
wire \cache|datapath|tag_array0|data~103_q ;
wire \cache|datapath|tag_array0|data~284_combout ;
wire \cache|datapath|tag_array0|data~126feeder_combout ;
wire \cache|datapath|tag_array0|data~126_q ;
wire \cache|datapath|tag_array0|data~150_q ;
wire \cache|datapath|tag_array0|data~30feeder_combout ;
wire \cache|datapath|tag_array0|data~30_q ;
wire \cache|datapath|tag_array0|data~78_q ;
wire \cache|datapath|tag_array0|data~54_q ;
wire \cache|datapath|tag_array0|data~6feeder_combout ;
wire \cache|datapath|tag_array0|data~6_q ;
wire \cache|datapath|tag_array0|data~272_combout ;
wire \cache|datapath|tag_array0|data~174feeder_combout ;
wire \cache|datapath|tag_array0|data~174_q ;
wire \cache|datapath|tag_array0|data~102_q ;
wire \cache|datapath|tag_array0|data~276_combout ;
wire \cache|datapath|compare_0|equal~3_combout ;
wire \cache|datapath|tag_array0|data~171_q ;
wire \cache|datapath|tag_array0|data~75feeder_combout ;
wire \cache|datapath|tag_array0|data~75_q ;
wire \cache|datapath|tag_array0|data~51_q ;
wire \cache|datapath|tag_array0|data~27feeder_combout ;
wire \cache|datapath|tag_array0|data~27_q ;
wire \cache|datapath|tag_array0|data~3_q ;
wire \cache|datapath|tag_array0|data~312_combout ;
wire \cache|datapath|tag_array0|data~147_q ;
wire \cache|datapath|tag_array0|data~123feeder_combout ;
wire \cache|datapath|tag_array0|data~123_q ;
wire \cache|datapath|tag_array0|data~99feeder_combout ;
wire \cache|datapath|tag_array0|data~99_q ;
wire \cache|datapath|tag_array0|data~316_combout ;
wire \cache|datapath|tag_array0|data~170_q ;
wire \cache|datapath|tag_array0|data~26_q ;
wire \cache|datapath|tag_array0|data~74feeder_combout ;
wire \cache|datapath|tag_array0|data~74_q ;
wire \cache|datapath|tag_array0|data~50_q ;
wire \cache|datapath|tag_array0|data~2_q ;
wire \cache|datapath|tag_array0|data~304_combout ;
wire \cache|datapath|tag_array0|data~146_q ;
wire \cache|datapath|tag_array0|data~122feeder_combout ;
wire \cache|datapath|tag_array0|data~122_q ;
wire \cache|datapath|tag_array0|data~98_q ;
wire \cache|datapath|tag_array0|data~308_combout ;
wire \cache|datapath|tag_array0|data~28_q ;
wire \cache|datapath|tag_array0|data~52_q ;
wire \cache|datapath|tag_array0|data~76feeder_combout ;
wire \cache|datapath|tag_array0|data~76_q ;
wire \cache|datapath|tag_array0|data~4feeder_combout ;
wire \cache|datapath|tag_array0|data~4_q ;
wire \cache|datapath|tag_array0|data~320_combout ;
wire \cache|datapath|tag_array0|data~148_q ;
wire \cache|datapath|tag_array0|data~124feeder_combout ;
wire \cache|datapath|tag_array0|data~124_q ;
wire \cache|datapath|tag_array0|data~172feeder_combout ;
wire \cache|datapath|tag_array0|data~172_q ;
wire \cache|datapath|tag_array0|data~100feeder_combout ;
wire \cache|datapath|tag_array0|data~100_q ;
wire \cache|datapath|tag_array0|data~324_combout ;
wire \cache|datapath|compare_0|equal~5_combout ;
wire \cache|datapath|compare_0|equal~6_combout ;
wire \cpu|control|Selector25~0_combout ;
wire \cpu|control|state.fetch2~q ;
wire \cache|datapath|tag_array0|data~143_q ;
wire \cache|datapath|tag_array0|data~191_q ;
wire \cache|datapath|tag_array0|data~167_q ;
wire \cache|datapath|tag_array0|data~95feeder_combout ;
wire \cache|datapath|tag_array0|data~95_q ;
wire \cache|datapath|tag_array0|data~47feeder_combout ;
wire \cache|datapath|tag_array0|data~47_q ;
wire \cache|datapath|tag_array0|data~71_q ;
wire \cache|datapath|tag_array0|data~23feeder_combout ;
wire \cache|datapath|tag_array0|data~23_q ;
wire \cache|datapath|tag_array0|data~336_combout ;
wire \cache|datapath|tag_array0|data~119feeder_combout ;
wire \cache|datapath|tag_array0|data~119_q ;
wire \cache|datapath|tag_array0|data~340_combout ;
wire \cache|datapath|tag_array0|data~142feeder_combout ;
wire \cache|datapath|tag_array0|data~142_q ;
wire \cache|datapath|tag_array0|data~190_q ;
wire \cache|datapath|tag_array0|data~166_q ;
wire \cache|datapath|tag_array0|data~46feeder_combout ;
wire \cache|datapath|tag_array0|data~46_q ;
wire \cache|datapath|tag_array0|data~94_q ;
wire \cache|datapath|tag_array0|data~70_q ;
wire \cache|datapath|tag_array0|data~22feeder_combout ;
wire \cache|datapath|tag_array0|data~22_q ;
wire \cache|datapath|tag_array0|data~328_combout ;
wire \cache|datapath|tag_array0|data~118_q ;
wire \cache|datapath|tag_array0|data~332_combout ;
wire \cache|datapath|tag_array0|data~185feeder_combout ;
wire \cache|datapath|tag_array0|data~185_q ;
wire \cache|datapath|tag_array0|data~137feeder_combout ;
wire \cache|datapath|tag_array0|data~137_q ;
wire \cache|datapath|tag_array0|data~161_q ;
wire \cache|datapath|tag_array0|data~89_q ;
wire \cache|datapath|tag_array0|data~65_q ;
wire \cache|datapath|tag_array0|data~41feeder_combout ;
wire \cache|datapath|tag_array0|data~41_q ;
wire \cache|datapath|tag_array0|data~17_q ;
wire \cache|datapath|tag_array0|data~344_combout ;
wire \cache|datapath|tag_array0|data~113feeder_combout ;
wire \cache|datapath|tag_array0|data~113_q ;
wire \cache|datapath|tag_array0|data~348_combout ;
wire \cache|datapath|tag_array0|data~138feeder_combout ;
wire \cache|datapath|tag_array0|data~138_q ;
wire \cache|datapath|tag_array0|data~186feeder_combout ;
wire \cache|datapath|tag_array0|data~186_q ;
wire \cache|datapath|tag_array0|data~162_q ;
wire \cache|datapath|tag_array0|data~42feeder_combout ;
wire \cache|datapath|tag_array0|data~42_q ;
wire \cache|datapath|tag_array0|data~66_q ;
wire \cache|datapath|tag_array0|data~90feeder_combout ;
wire \cache|datapath|tag_array0|data~90_q ;
wire \cache|datapath|tag_array0|data~18_q ;
wire \cache|datapath|tag_array0|data~352_combout ;
wire \cache|datapath|tag_array0|data~114_q ;
wire \cache|datapath|tag_array0|data~356_combout ;
wire \cache|datapath|tag_array0|data~187feeder_combout ;
wire \cache|datapath|tag_array0|data~187_q ;
wire \cache|datapath|tag_array0|data~139feeder_combout ;
wire \cache|datapath|tag_array0|data~139_q ;
wire \cache|datapath|tag_array0|data~163_q ;
wire \cache|datapath|tag_array0|data~43feeder_combout ;
wire \cache|datapath|tag_array0|data~43_q ;
wire \cache|datapath|tag_array0|data~67_q ;
wire \cache|datapath|tag_array0|data~91_q ;
wire \cache|datapath|tag_array0|data~19_q ;
wire \cache|datapath|tag_array0|data~360_combout ;
wire \cache|datapath|tag_array0|data~115_q ;
wire \cache|datapath|tag_array0|data~364_combout ;
wire \cache|datapath|compare_0|equal~7_combout ;
wire \cache|datapath|tag_array0|data~45feeder_combout ;
wire \cache|datapath|tag_array0|data~45_q ;
wire \cache|datapath|tag_array0|data~93_q ;
wire \cache|datapath|tag_array0|data~69_q ;
wire \cache|datapath|tag_array0|data~21_q ;
wire \cache|datapath|tag_array0|data~376_combout ;
wire \cache|datapath|tag_array0|data~189feeder_combout ;
wire \cache|datapath|tag_array0|data~189_q ;
wire \cache|datapath|tag_array0|data~165_q ;
wire \cache|datapath|tag_array0|data~141feeder_combout ;
wire \cache|datapath|tag_array0|data~141_q ;
wire \cache|datapath|tag_array0|data~117feeder_combout ;
wire \cache|datapath|tag_array0|data~117_q ;
wire \cache|datapath|tag_array0|data~380_combout ;
wire \cache|datapath|tag_array0|data~188feeder_combout ;
wire \cache|datapath|tag_array0|data~188_q ;
wire \cache|datapath|tag_array0|data~140feeder_combout ;
wire \cache|datapath|tag_array0|data~140_q ;
wire \cache|datapath|tag_array0|data~164_q ;
wire \cache|datapath|tag_array0|data~92_q ;
wire \cache|datapath|tag_array0|data~44feeder_combout ;
wire \cache|datapath|tag_array0|data~44_q ;
wire \cache|datapath|tag_array0|data~68_q ;
wire \cache|datapath|tag_array0|data~20_q ;
wire \cache|datapath|tag_array0|data~368_combout ;
wire \cache|datapath|tag_array0|data~116_q ;
wire \cache|datapath|tag_array0|data~372_combout ;
wire \cache|datapath|compare_0|equal~8_combout ;
wire \cache|datapath|compare_0|equal~9_combout ;
wire \cache|control|always1~0_combout ;
wire \pmem_resp~input_o ;
wire \cache|control|Selector1~1_combout ;
wire \cache|control|state.read_write~q ;
wire \cache|control|Selector0~0_combout ;
wire \cache|control|Selector0~1_combout ;
wire \cache|control|state.idle~q ;
wire \cache|control|mem_resp~0_combout ;
wire \cpu|control|state.fetch3~q ;
wire \cpu|control|state.decode~q ;
wire \cpu|control|WideOr8~0_combout ;
wire \cpu|control|WideOr8~combout ;
wire \cpu|datapath|Add0~2 ;
wire \cpu|datapath|Add0~5_sumout ;
wire \cpu|datapath|Add0~6 ;
wire \cpu|datapath|Add0~9_sumout ;
wire \cpu|datapath|Add0~10 ;
wire \cpu|datapath|Add0~13_sumout ;
wire \cpu|datapath|pc|data[5]~0_combout ;
wire \cpu|datapath|marreg|data[5]~0_combout ;
wire \cache|control|lru_in~0_combout ;
wire \cache|datapath|lru_module|data~20_combout ;
wire \cache|datapath|lru_module|data~3_q ;
wire \cache|datapath|lru_module|data~22_combout ;
wire \cache|datapath|lru_module|data~2_q ;
wire \cache|datapath|lru_module|data~19_combout ;
wire \cache|datapath|lru_module|data~1_q ;
wire \cache|datapath|lru_module|data~21_combout ;
wire \cache|datapath|lru_module|data~0_q ;
wire \cache|datapath|lru_module|data~8_combout ;
wire \cache|datapath|lru_module|data~16_combout ;
wire \cache|datapath|lru_module|data~5_q ;
wire \cache|datapath|lru_module|data~23_combout ;
wire \cache|datapath|lru_module|data~6_q ;
wire \cache|datapath|lru_module|data~17_combout ;
wire \cache|datapath|lru_module|data~7_q ;
wire \cache|datapath|lru_module|data~18_combout ;
wire \cache|datapath|lru_module|data~4_q ;
wire \cache|datapath|lru_module|data~12_combout ;
wire \cache|datapath|valid_array0|data~21_combout ;
wire \cache|datapath|valid_array0|data~7_q ;
wire \cache|datapath|valid_array0|data~1feeder_combout ;
wire \cache|datapath|valid_array0|data~1_q ;
wire \cache|datapath|valid_array0|data~2_q ;
wire \cache|datapath|valid_array0|data~3feeder_combout ;
wire \cache|datapath|valid_array0|data~3_q ;
wire \cache|datapath|valid_array0|data~0feeder_combout ;
wire \cache|datapath|valid_array0|data~0_q ;
wire \cache|datapath|valid_array0|data~8_combout ;
wire \cache|datapath|valid_array0|data~6_q ;
wire \cache|datapath|valid_array0|data~5_q ;
wire \cache|datapath|valid_array0|data~4_q ;
wire \cache|datapath|valid_array0|data~12_combout ;
wire \cache|control|Selector1~0_combout ;
wire \cache|control|Selector2~0_combout ;
wire \cache|control|state.access_pmem~q ;
wire [31:0] \cpu|datapath|marreg|data ;
wire [31:0] \cpu|datapath|pc|data ;


// Location: IOOBUF_X0_Y39_N95
stratixiii_io_obuf \pmem_read~output (
	.i(\cache|control|state.access_pmem~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_read~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_read~output .bus_hold = "false";
defparam \pmem_read~output .open_drain_output = "false";
defparam \pmem_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N113
stratixiii_io_obuf \pmem_write~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_write~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_write~output .bus_hold = "false";
defparam \pmem_write~output .open_drain_output = "false";
defparam \pmem_write~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y72_N20
stratixiii_io_obuf \pmem_address[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[0]~output .bus_hold = "false";
defparam \pmem_address[0]~output .open_drain_output = "false";
defparam \pmem_address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y72_N113
stratixiii_io_obuf \pmem_address[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[1]~output .bus_hold = "false";
defparam \pmem_address[1]~output .open_drain_output = "false";
defparam \pmem_address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y23_N20
stratixiii_io_obuf \pmem_address[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[2]~output .bus_hold = "false";
defparam \pmem_address[2]~output .open_drain_output = "false";
defparam \pmem_address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y72_N2
stratixiii_io_obuf \pmem_address[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[3]~output .bus_hold = "false";
defparam \pmem_address[3]~output .open_drain_output = "false";
defparam \pmem_address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N51
stratixiii_io_obuf \pmem_address[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[4]~output .bus_hold = "false";
defparam \pmem_address[4]~output .open_drain_output = "false";
defparam \pmem_address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y31_N95
stratixiii_io_obuf \pmem_address[5]~output (
	.i(\cpu|datapath|marreg|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[5]~output .bus_hold = "false";
defparam \pmem_address[5]~output .open_drain_output = "false";
defparam \pmem_address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y31_N64
stratixiii_io_obuf \pmem_address[6]~output (
	.i(\cpu|datapath|marreg|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[6]~output .bus_hold = "false";
defparam \pmem_address[6]~output .open_drain_output = "false";
defparam \pmem_address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y39_N95
stratixiii_io_obuf \pmem_address[7]~output (
	.i(\cpu|datapath|marreg|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[7]~output .bus_hold = "false";
defparam \pmem_address[7]~output .open_drain_output = "false";
defparam \pmem_address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y39_N64
stratixiii_io_obuf \pmem_address[8]~output (
	.i(\cpu|datapath|marreg|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[8]~output .bus_hold = "false";
defparam \pmem_address[8]~output .open_drain_output = "false";
defparam \pmem_address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y31_N33
stratixiii_io_obuf \pmem_address[9]~output (
	.i(\cpu|datapath|marreg|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[9]~output .bus_hold = "false";
defparam \pmem_address[9]~output .open_drain_output = "false";
defparam \pmem_address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y30_N113
stratixiii_io_obuf \pmem_address[10]~output (
	.i(\cpu|datapath|marreg|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[10]~output .bus_hold = "false";
defparam \pmem_address[10]~output .open_drain_output = "false";
defparam \pmem_address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y31_N2
stratixiii_io_obuf \pmem_address[11]~output (
	.i(\cpu|datapath|marreg|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[11]~output .bus_hold = "false";
defparam \pmem_address[11]~output .open_drain_output = "false";
defparam \pmem_address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N33
stratixiii_io_obuf \pmem_address[12]~output (
	.i(\cpu|datapath|marreg|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[12]~output .bus_hold = "false";
defparam \pmem_address[12]~output .open_drain_output = "false";
defparam \pmem_address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y30_N20
stratixiii_io_obuf \pmem_address[13]~output (
	.i(\cpu|datapath|marreg|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[13]~output .bus_hold = "false";
defparam \pmem_address[13]~output .open_drain_output = "false";
defparam \pmem_address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N64
stratixiii_io_obuf \pmem_address[14]~output (
	.i(\cpu|datapath|marreg|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[14]~output .bus_hold = "false";
defparam \pmem_address[14]~output .open_drain_output = "false";
defparam \pmem_address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y39_N2
stratixiii_io_obuf \pmem_address[15]~output (
	.i(\cpu|datapath|marreg|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[15]~output .bus_hold = "false";
defparam \pmem_address[15]~output .open_drain_output = "false";
defparam \pmem_address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N33
stratixiii_io_obuf \pmem_address[16]~output (
	.i(\cpu|datapath|marreg|data [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[16]~output .bus_hold = "false";
defparam \pmem_address[16]~output .open_drain_output = "false";
defparam \pmem_address[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N51
stratixiii_io_obuf \pmem_address[17]~output (
	.i(\cpu|datapath|marreg|data [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[17]~output .bus_hold = "false";
defparam \pmem_address[17]~output .open_drain_output = "false";
defparam \pmem_address[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y30_N82
stratixiii_io_obuf \pmem_address[18]~output (
	.i(\cpu|datapath|marreg|data [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[18]~output .bus_hold = "false";
defparam \pmem_address[18]~output .open_drain_output = "false";
defparam \pmem_address[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N82
stratixiii_io_obuf \pmem_address[19]~output (
	.i(\cpu|datapath|marreg|data [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[19]~output .bus_hold = "false";
defparam \pmem_address[19]~output .open_drain_output = "false";
defparam \pmem_address[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N2
stratixiii_io_obuf \pmem_address[20]~output (
	.i(\cpu|datapath|marreg|data [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[20]~output .bus_hold = "false";
defparam \pmem_address[20]~output .open_drain_output = "false";
defparam \pmem_address[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N64
stratixiii_io_obuf \pmem_address[21]~output (
	.i(\cpu|datapath|marreg|data [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[21]~output .bus_hold = "false";
defparam \pmem_address[21]~output .open_drain_output = "false";
defparam \pmem_address[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N95
stratixiii_io_obuf \pmem_address[22]~output (
	.i(\cpu|datapath|marreg|data [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[22]~output .bus_hold = "false";
defparam \pmem_address[22]~output .open_drain_output = "false";
defparam \pmem_address[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N51
stratixiii_io_obuf \pmem_address[23]~output (
	.i(\cpu|datapath|marreg|data [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[23]~output .bus_hold = "false";
defparam \pmem_address[23]~output .open_drain_output = "false";
defparam \pmem_address[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N82
stratixiii_io_obuf \pmem_address[24]~output (
	.i(\cpu|datapath|marreg|data [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[24]~output .bus_hold = "false";
defparam \pmem_address[24]~output .open_drain_output = "false";
defparam \pmem_address[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N33
stratixiii_io_obuf \pmem_address[25]~output (
	.i(\cpu|datapath|marreg|data [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[25]~output .bus_hold = "false";
defparam \pmem_address[25]~output .open_drain_output = "false";
defparam \pmem_address[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y30_N51
stratixiii_io_obuf \pmem_address[26]~output (
	.i(\cpu|datapath|marreg|data [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[26]~output .bus_hold = "false";
defparam \pmem_address[26]~output .open_drain_output = "false";
defparam \pmem_address[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N113
stratixiii_io_obuf \pmem_address[27]~output (
	.i(\cpu|datapath|marreg|data [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[27]~output .bus_hold = "false";
defparam \pmem_address[27]~output .open_drain_output = "false";
defparam \pmem_address[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N64
stratixiii_io_obuf \pmem_address[28]~output (
	.i(\cpu|datapath|marreg|data [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[28]~output .bus_hold = "false";
defparam \pmem_address[28]~output .open_drain_output = "false";
defparam \pmem_address[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N95
stratixiii_io_obuf \pmem_address[29]~output (
	.i(\cpu|datapath|marreg|data [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[29]~output .bus_hold = "false";
defparam \pmem_address[29]~output .open_drain_output = "false";
defparam \pmem_address[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N33
stratixiii_io_obuf \pmem_address[30]~output (
	.i(\cpu|datapath|marreg|data [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[30]~output .bus_hold = "false";
defparam \pmem_address[30]~output .open_drain_output = "false";
defparam \pmem_address[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N20
stratixiii_io_obuf \pmem_address[31]~output (
	.i(\cpu|datapath|marreg|data [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_address[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_address[31]~output .bus_hold = "false";
defparam \pmem_address[31]~output .open_drain_output = "false";
defparam \pmem_address[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N82
stratixiii_io_obuf \pmem_wdata[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[0]~output .bus_hold = "false";
defparam \pmem_wdata[0]~output .open_drain_output = "false";
defparam \pmem_wdata[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N51
stratixiii_io_obuf \pmem_wdata[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[1]~output .bus_hold = "false";
defparam \pmem_wdata[1]~output .open_drain_output = "false";
defparam \pmem_wdata[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y72_N51
stratixiii_io_obuf \pmem_wdata[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[2]~output .bus_hold = "false";
defparam \pmem_wdata[2]~output .open_drain_output = "false";
defparam \pmem_wdata[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y57_N51
stratixiii_io_obuf \pmem_wdata[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[3]~output .bus_hold = "false";
defparam \pmem_wdata[3]~output .open_drain_output = "false";
defparam \pmem_wdata[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y72_N20
stratixiii_io_obuf \pmem_wdata[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[4]~output .bus_hold = "false";
defparam \pmem_wdata[4]~output .open_drain_output = "false";
defparam \pmem_wdata[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N113
stratixiii_io_obuf \pmem_wdata[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[5]~output .bus_hold = "false";
defparam \pmem_wdata[5]~output .open_drain_output = "false";
defparam \pmem_wdata[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y72_N113
stratixiii_io_obuf \pmem_wdata[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[6]~output .bus_hold = "false";
defparam \pmem_wdata[6]~output .open_drain_output = "false";
defparam \pmem_wdata[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y16_N51
stratixiii_io_obuf \pmem_wdata[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[7]~output .bus_hold = "false";
defparam \pmem_wdata[7]~output .open_drain_output = "false";
defparam \pmem_wdata[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N20
stratixiii_io_obuf \pmem_wdata[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[8]~output .bus_hold = "false";
defparam \pmem_wdata[8]~output .open_drain_output = "false";
defparam \pmem_wdata[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N82
stratixiii_io_obuf \pmem_wdata[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[9]~output .bus_hold = "false";
defparam \pmem_wdata[9]~output .open_drain_output = "false";
defparam \pmem_wdata[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N113
stratixiii_io_obuf \pmem_wdata[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[10]~output .bus_hold = "false";
defparam \pmem_wdata[10]~output .open_drain_output = "false";
defparam \pmem_wdata[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y72_N51
stratixiii_io_obuf \pmem_wdata[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[11]~output .bus_hold = "false";
defparam \pmem_wdata[11]~output .open_drain_output = "false";
defparam \pmem_wdata[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y7_N82
stratixiii_io_obuf \pmem_wdata[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[12]~output .bus_hold = "false";
defparam \pmem_wdata[12]~output .open_drain_output = "false";
defparam \pmem_wdata[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y72_N51
stratixiii_io_obuf \pmem_wdata[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[13]~output .bus_hold = "false";
defparam \pmem_wdata[13]~output .open_drain_output = "false";
defparam \pmem_wdata[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N113
stratixiii_io_obuf \pmem_wdata[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[14]~output .bus_hold = "false";
defparam \pmem_wdata[14]~output .open_drain_output = "false";
defparam \pmem_wdata[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N20
stratixiii_io_obuf \pmem_wdata[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[15]~output .bus_hold = "false";
defparam \pmem_wdata[15]~output .open_drain_output = "false";
defparam \pmem_wdata[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y72_N113
stratixiii_io_obuf \pmem_wdata[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[16]~output .bus_hold = "false";
defparam \pmem_wdata[16]~output .open_drain_output = "false";
defparam \pmem_wdata[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N20
stratixiii_io_obuf \pmem_wdata[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[17]~output .bus_hold = "false";
defparam \pmem_wdata[17]~output .open_drain_output = "false";
defparam \pmem_wdata[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N82
stratixiii_io_obuf \pmem_wdata[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[18]~output .bus_hold = "false";
defparam \pmem_wdata[18]~output .open_drain_output = "false";
defparam \pmem_wdata[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y72_N113
stratixiii_io_obuf \pmem_wdata[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[19]~output .bus_hold = "false";
defparam \pmem_wdata[19]~output .open_drain_output = "false";
defparam \pmem_wdata[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N113
stratixiii_io_obuf \pmem_wdata[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[20]~output .bus_hold = "false";
defparam \pmem_wdata[20]~output .open_drain_output = "false";
defparam \pmem_wdata[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y72_N82
stratixiii_io_obuf \pmem_wdata[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[21]~output .bus_hold = "false";
defparam \pmem_wdata[21]~output .open_drain_output = "false";
defparam \pmem_wdata[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y22_N82
stratixiii_io_obuf \pmem_wdata[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[22]~output .bus_hold = "false";
defparam \pmem_wdata[22]~output .open_drain_output = "false";
defparam \pmem_wdata[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y41_N113
stratixiii_io_obuf \pmem_wdata[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[23]~output .bus_hold = "false";
defparam \pmem_wdata[23]~output .open_drain_output = "false";
defparam \pmem_wdata[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y72_N51
stratixiii_io_obuf \pmem_wdata[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[24]~output .bus_hold = "false";
defparam \pmem_wdata[24]~output .open_drain_output = "false";
defparam \pmem_wdata[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N113
stratixiii_io_obuf \pmem_wdata[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[25]~output .bus_hold = "false";
defparam \pmem_wdata[25]~output .open_drain_output = "false";
defparam \pmem_wdata[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N113
stratixiii_io_obuf \pmem_wdata[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[26]~output .bus_hold = "false";
defparam \pmem_wdata[26]~output .open_drain_output = "false";
defparam \pmem_wdata[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y48_N113
stratixiii_io_obuf \pmem_wdata[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[27]~output .bus_hold = "false";
defparam \pmem_wdata[27]~output .open_drain_output = "false";
defparam \pmem_wdata[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N82
stratixiii_io_obuf \pmem_wdata[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[28]~output .bus_hold = "false";
defparam \pmem_wdata[28]~output .open_drain_output = "false";
defparam \pmem_wdata[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y72_N20
stratixiii_io_obuf \pmem_wdata[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[29]~output .bus_hold = "false";
defparam \pmem_wdata[29]~output .open_drain_output = "false";
defparam \pmem_wdata[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y25_N82
stratixiii_io_obuf \pmem_wdata[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[30]~output .bus_hold = "false";
defparam \pmem_wdata[30]~output .open_drain_output = "false";
defparam \pmem_wdata[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y22_N20
stratixiii_io_obuf \pmem_wdata[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[31]~output .bus_hold = "false";
defparam \pmem_wdata[31]~output .open_drain_output = "false";
defparam \pmem_wdata[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N51
stratixiii_io_obuf \pmem_wdata[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[32]~output .bus_hold = "false";
defparam \pmem_wdata[32]~output .open_drain_output = "false";
defparam \pmem_wdata[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N33
stratixiii_io_obuf \pmem_wdata[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[33]~output .bus_hold = "false";
defparam \pmem_wdata[33]~output .open_drain_output = "false";
defparam \pmem_wdata[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N51
stratixiii_io_obuf \pmem_wdata[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[34]~output .bus_hold = "false";
defparam \pmem_wdata[34]~output .open_drain_output = "false";
defparam \pmem_wdata[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y72_N51
stratixiii_io_obuf \pmem_wdata[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[35]~output .bus_hold = "false";
defparam \pmem_wdata[35]~output .open_drain_output = "false";
defparam \pmem_wdata[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y18_N51
stratixiii_io_obuf \pmem_wdata[36]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[36]~output .bus_hold = "false";
defparam \pmem_wdata[36]~output .open_drain_output = "false";
defparam \pmem_wdata[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N82
stratixiii_io_obuf \pmem_wdata[37]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[37]~output .bus_hold = "false";
defparam \pmem_wdata[37]~output .open_drain_output = "false";
defparam \pmem_wdata[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y72_N113
stratixiii_io_obuf \pmem_wdata[38]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[38]~output .bus_hold = "false";
defparam \pmem_wdata[38]~output .open_drain_output = "false";
defparam \pmem_wdata[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y8_N82
stratixiii_io_obuf \pmem_wdata[39]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[39]~output .bus_hold = "false";
defparam \pmem_wdata[39]~output .open_drain_output = "false";
defparam \pmem_wdata[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N51
stratixiii_io_obuf \pmem_wdata[40]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[40]~output .bus_hold = "false";
defparam \pmem_wdata[40]~output .open_drain_output = "false";
defparam \pmem_wdata[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N82
stratixiii_io_obuf \pmem_wdata[41]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[41]~output .bus_hold = "false";
defparam \pmem_wdata[41]~output .open_drain_output = "false";
defparam \pmem_wdata[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N113
stratixiii_io_obuf \pmem_wdata[42]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[42]~output .bus_hold = "false";
defparam \pmem_wdata[42]~output .open_drain_output = "false";
defparam \pmem_wdata[42]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N20
stratixiii_io_obuf \pmem_wdata[43]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[43]~output .bus_hold = "false";
defparam \pmem_wdata[43]~output .open_drain_output = "false";
defparam \pmem_wdata[43]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y72_N20
stratixiii_io_obuf \pmem_wdata[44]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[44]~output .bus_hold = "false";
defparam \pmem_wdata[44]~output .open_drain_output = "false";
defparam \pmem_wdata[44]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y17_N82
stratixiii_io_obuf \pmem_wdata[45]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[45]~output .bus_hold = "false";
defparam \pmem_wdata[45]~output .open_drain_output = "false";
defparam \pmem_wdata[45]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N82
stratixiii_io_obuf \pmem_wdata[46]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[46]~output .bus_hold = "false";
defparam \pmem_wdata[46]~output .open_drain_output = "false";
defparam \pmem_wdata[46]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N20
stratixiii_io_obuf \pmem_wdata[47]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[47]~output .bus_hold = "false";
defparam \pmem_wdata[47]~output .open_drain_output = "false";
defparam \pmem_wdata[47]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N51
stratixiii_io_obuf \pmem_wdata[48]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[48]~output .bus_hold = "false";
defparam \pmem_wdata[48]~output .open_drain_output = "false";
defparam \pmem_wdata[48]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y72_N51
stratixiii_io_obuf \pmem_wdata[49]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[49]~output .bus_hold = "false";
defparam \pmem_wdata[49]~output .open_drain_output = "false";
defparam \pmem_wdata[49]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N51
stratixiii_io_obuf \pmem_wdata[50]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[50]~output .bus_hold = "false";
defparam \pmem_wdata[50]~output .open_drain_output = "false";
defparam \pmem_wdata[50]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y6_N33
stratixiii_io_obuf \pmem_wdata[51]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[51]~output .bus_hold = "false";
defparam \pmem_wdata[51]~output .open_drain_output = "false";
defparam \pmem_wdata[51]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
stratixiii_io_obuf \pmem_wdata[52]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[52]~output .bus_hold = "false";
defparam \pmem_wdata[52]~output .open_drain_output = "false";
defparam \pmem_wdata[52]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y72_N51
stratixiii_io_obuf \pmem_wdata[53]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[53]~output .bus_hold = "false";
defparam \pmem_wdata[53]~output .open_drain_output = "false";
defparam \pmem_wdata[53]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N113
stratixiii_io_obuf \pmem_wdata[54]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[54]~output .bus_hold = "false";
defparam \pmem_wdata[54]~output .open_drain_output = "false";
defparam \pmem_wdata[54]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
stratixiii_io_obuf \pmem_wdata[55]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[55]~output .bus_hold = "false";
defparam \pmem_wdata[55]~output .open_drain_output = "false";
defparam \pmem_wdata[55]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N33
stratixiii_io_obuf \pmem_wdata[56]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[56]~output .bus_hold = "false";
defparam \pmem_wdata[56]~output .open_drain_output = "false";
defparam \pmem_wdata[56]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N51
stratixiii_io_obuf \pmem_wdata[57]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[57]~output .bus_hold = "false";
defparam \pmem_wdata[57]~output .open_drain_output = "false";
defparam \pmem_wdata[57]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y72_N20
stratixiii_io_obuf \pmem_wdata[58]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[58]~output .bus_hold = "false";
defparam \pmem_wdata[58]~output .open_drain_output = "false";
defparam \pmem_wdata[58]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N82
stratixiii_io_obuf \pmem_wdata[59]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[59]~output .bus_hold = "false";
defparam \pmem_wdata[59]~output .open_drain_output = "false";
defparam \pmem_wdata[59]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N113
stratixiii_io_obuf \pmem_wdata[60]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[60]~output .bus_hold = "false";
defparam \pmem_wdata[60]~output .open_drain_output = "false";
defparam \pmem_wdata[60]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y63_N113
stratixiii_io_obuf \pmem_wdata[61]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[61]~output .bus_hold = "false";
defparam \pmem_wdata[61]~output .open_drain_output = "false";
defparam \pmem_wdata[61]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y72_N64
stratixiii_io_obuf \pmem_wdata[62]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[62]~output .bus_hold = "false";
defparam \pmem_wdata[62]~output .open_drain_output = "false";
defparam \pmem_wdata[62]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y8_N113
stratixiii_io_obuf \pmem_wdata[63]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[63]~output .bus_hold = "false";
defparam \pmem_wdata[63]~output .open_drain_output = "false";
defparam \pmem_wdata[63]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y62_N82
stratixiii_io_obuf \pmem_wdata[64]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[64]~output .bus_hold = "false";
defparam \pmem_wdata[64]~output .open_drain_output = "false";
defparam \pmem_wdata[64]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N113
stratixiii_io_obuf \pmem_wdata[65]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[65]~output .bus_hold = "false";
defparam \pmem_wdata[65]~output .open_drain_output = "false";
defparam \pmem_wdata[65]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N113
stratixiii_io_obuf \pmem_wdata[66]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[66]~output .bus_hold = "false";
defparam \pmem_wdata[66]~output .open_drain_output = "false";
defparam \pmem_wdata[66]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y10_N51
stratixiii_io_obuf \pmem_wdata[67]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[67]~output .bus_hold = "false";
defparam \pmem_wdata[67]~output .open_drain_output = "false";
defparam \pmem_wdata[67]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y41_N51
stratixiii_io_obuf \pmem_wdata[68]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[68]~output .bus_hold = "false";
defparam \pmem_wdata[68]~output .open_drain_output = "false";
defparam \pmem_wdata[68]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N20
stratixiii_io_obuf \pmem_wdata[69]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[69]~output .bus_hold = "false";
defparam \pmem_wdata[69]~output .open_drain_output = "false";
defparam \pmem_wdata[69]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N20
stratixiii_io_obuf \pmem_wdata[70]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[70]~output .bus_hold = "false";
defparam \pmem_wdata[70]~output .open_drain_output = "false";
defparam \pmem_wdata[70]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y72_N113
stratixiii_io_obuf \pmem_wdata[71]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[71]~output .bus_hold = "false";
defparam \pmem_wdata[71]~output .open_drain_output = "false";
defparam \pmem_wdata[71]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y72_N82
stratixiii_io_obuf \pmem_wdata[72]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[72]~output .bus_hold = "false";
defparam \pmem_wdata[72]~output .open_drain_output = "false";
defparam \pmem_wdata[72]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y72_N82
stratixiii_io_obuf \pmem_wdata[73]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[73]~output .bus_hold = "false";
defparam \pmem_wdata[73]~output .open_drain_output = "false";
defparam \pmem_wdata[73]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N113
stratixiii_io_obuf \pmem_wdata[74]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[74]~output .bus_hold = "false";
defparam \pmem_wdata[74]~output .open_drain_output = "false";
defparam \pmem_wdata[74]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N113
stratixiii_io_obuf \pmem_wdata[75]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[75]~output .bus_hold = "false";
defparam \pmem_wdata[75]~output .open_drain_output = "false";
defparam \pmem_wdata[75]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y0_N51
stratixiii_io_obuf \pmem_wdata[76]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[76]~output .bus_hold = "false";
defparam \pmem_wdata[76]~output .open_drain_output = "false";
defparam \pmem_wdata[76]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y7_N20
stratixiii_io_obuf \pmem_wdata[77]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[77]~output .bus_hold = "false";
defparam \pmem_wdata[77]~output .open_drain_output = "false";
defparam \pmem_wdata[77]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y52_N113
stratixiii_io_obuf \pmem_wdata[78]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[78]~output .bus_hold = "false";
defparam \pmem_wdata[78]~output .open_drain_output = "false";
defparam \pmem_wdata[78]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N113
stratixiii_io_obuf \pmem_wdata[79]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[79]~output .bus_hold = "false";
defparam \pmem_wdata[79]~output .open_drain_output = "false";
defparam \pmem_wdata[79]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N20
stratixiii_io_obuf \pmem_wdata[80]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[80]~output .bus_hold = "false";
defparam \pmem_wdata[80]~output .open_drain_output = "false";
defparam \pmem_wdata[80]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y72_N113
stratixiii_io_obuf \pmem_wdata[81]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[81]~output .bus_hold = "false";
defparam \pmem_wdata[81]~output .open_drain_output = "false";
defparam \pmem_wdata[81]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y72_N95
stratixiii_io_obuf \pmem_wdata[82]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[82]~output .bus_hold = "false";
defparam \pmem_wdata[82]~output .open_drain_output = "false";
defparam \pmem_wdata[82]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
stratixiii_io_obuf \pmem_wdata[83]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[83]~output .bus_hold = "false";
defparam \pmem_wdata[83]~output .open_drain_output = "false";
defparam \pmem_wdata[83]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y72_N51
stratixiii_io_obuf \pmem_wdata[84]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[84]~output .bus_hold = "false";
defparam \pmem_wdata[84]~output .open_drain_output = "false";
defparam \pmem_wdata[84]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N20
stratixiii_io_obuf \pmem_wdata[85]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[85]~output .bus_hold = "false";
defparam \pmem_wdata[85]~output .open_drain_output = "false";
defparam \pmem_wdata[85]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y59_N20
stratixiii_io_obuf \pmem_wdata[86]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[86]~output .bus_hold = "false";
defparam \pmem_wdata[86]~output .open_drain_output = "false";
defparam \pmem_wdata[86]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y72_N82
stratixiii_io_obuf \pmem_wdata[87]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[87]~output .bus_hold = "false";
defparam \pmem_wdata[87]~output .open_drain_output = "false";
defparam \pmem_wdata[87]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y72_N113
stratixiii_io_obuf \pmem_wdata[88]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[88]~output .bus_hold = "false";
defparam \pmem_wdata[88]~output .open_drain_output = "false";
defparam \pmem_wdata[88]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N20
stratixiii_io_obuf \pmem_wdata[89]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[89]~output .bus_hold = "false";
defparam \pmem_wdata[89]~output .open_drain_output = "false";
defparam \pmem_wdata[89]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y72_N113
stratixiii_io_obuf \pmem_wdata[90]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[90]~output .bus_hold = "false";
defparam \pmem_wdata[90]~output .open_drain_output = "false";
defparam \pmem_wdata[90]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N113
stratixiii_io_obuf \pmem_wdata[91]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[91]~output .bus_hold = "false";
defparam \pmem_wdata[91]~output .open_drain_output = "false";
defparam \pmem_wdata[91]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y50_N113
stratixiii_io_obuf \pmem_wdata[92]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[92]~output .bus_hold = "false";
defparam \pmem_wdata[92]~output .open_drain_output = "false";
defparam \pmem_wdata[92]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y0_N113
stratixiii_io_obuf \pmem_wdata[93]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[93]~output .bus_hold = "false";
defparam \pmem_wdata[93]~output .open_drain_output = "false";
defparam \pmem_wdata[93]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N51
stratixiii_io_obuf \pmem_wdata[94]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[94]~output .bus_hold = "false";
defparam \pmem_wdata[94]~output .open_drain_output = "false";
defparam \pmem_wdata[94]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N113
stratixiii_io_obuf \pmem_wdata[95]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[95]~output .bus_hold = "false";
defparam \pmem_wdata[95]~output .open_drain_output = "false";
defparam \pmem_wdata[95]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y72_N82
stratixiii_io_obuf \pmem_wdata[96]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[96]~output .bus_hold = "false";
defparam \pmem_wdata[96]~output .open_drain_output = "false";
defparam \pmem_wdata[96]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y23_N82
stratixiii_io_obuf \pmem_wdata[97]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[97]~output .bus_hold = "false";
defparam \pmem_wdata[97]~output .open_drain_output = "false";
defparam \pmem_wdata[97]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y0_N51
stratixiii_io_obuf \pmem_wdata[98]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[98]~output .bus_hold = "false";
defparam \pmem_wdata[98]~output .open_drain_output = "false";
defparam \pmem_wdata[98]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N20
stratixiii_io_obuf \pmem_wdata[99]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[99]~output .bus_hold = "false";
defparam \pmem_wdata[99]~output .open_drain_output = "false";
defparam \pmem_wdata[99]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y51_N95
stratixiii_io_obuf \pmem_wdata[100]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[100]~output .bus_hold = "false";
defparam \pmem_wdata[100]~output .open_drain_output = "false";
defparam \pmem_wdata[100]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y72_N95
stratixiii_io_obuf \pmem_wdata[101]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[101]~output .bus_hold = "false";
defparam \pmem_wdata[101]~output .open_drain_output = "false";
defparam \pmem_wdata[101]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N20
stratixiii_io_obuf \pmem_wdata[102]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[102]~output .bus_hold = "false";
defparam \pmem_wdata[102]~output .open_drain_output = "false";
defparam \pmem_wdata[102]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N82
stratixiii_io_obuf \pmem_wdata[103]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[103]~output .bus_hold = "false";
defparam \pmem_wdata[103]~output .open_drain_output = "false";
defparam \pmem_wdata[103]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N113
stratixiii_io_obuf \pmem_wdata[104]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[104]~output .bus_hold = "false";
defparam \pmem_wdata[104]~output .open_drain_output = "false";
defparam \pmem_wdata[104]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N82
stratixiii_io_obuf \pmem_wdata[105]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[105]~output .bus_hold = "false";
defparam \pmem_wdata[105]~output .open_drain_output = "false";
defparam \pmem_wdata[105]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N82
stratixiii_io_obuf \pmem_wdata[106]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[106]~output .bus_hold = "false";
defparam \pmem_wdata[106]~output .open_drain_output = "false";
defparam \pmem_wdata[106]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N20
stratixiii_io_obuf \pmem_wdata[107]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[107]~output .bus_hold = "false";
defparam \pmem_wdata[107]~output .open_drain_output = "false";
defparam \pmem_wdata[107]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y53_N51
stratixiii_io_obuf \pmem_wdata[108]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[108]~output .bus_hold = "false";
defparam \pmem_wdata[108]~output .open_drain_output = "false";
defparam \pmem_wdata[108]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N113
stratixiii_io_obuf \pmem_wdata[109]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[109]~output .bus_hold = "false";
defparam \pmem_wdata[109]~output .open_drain_output = "false";
defparam \pmem_wdata[109]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y15_N20
stratixiii_io_obuf \pmem_wdata[110]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[110]~output .bus_hold = "false";
defparam \pmem_wdata[110]~output .open_drain_output = "false";
defparam \pmem_wdata[110]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N95
stratixiii_io_obuf \pmem_wdata[111]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[111]~output .bus_hold = "false";
defparam \pmem_wdata[111]~output .open_drain_output = "false";
defparam \pmem_wdata[111]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y10_N113
stratixiii_io_obuf \pmem_wdata[112]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[112]~output .bus_hold = "false";
defparam \pmem_wdata[112]~output .open_drain_output = "false";
defparam \pmem_wdata[112]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y72_N51
stratixiii_io_obuf \pmem_wdata[113]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[113]~output .bus_hold = "false";
defparam \pmem_wdata[113]~output .open_drain_output = "false";
defparam \pmem_wdata[113]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N113
stratixiii_io_obuf \pmem_wdata[114]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[114]~output .bus_hold = "false";
defparam \pmem_wdata[114]~output .open_drain_output = "false";
defparam \pmem_wdata[114]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N82
stratixiii_io_obuf \pmem_wdata[115]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[115]~output .bus_hold = "false";
defparam \pmem_wdata[115]~output .open_drain_output = "false";
defparam \pmem_wdata[115]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N113
stratixiii_io_obuf \pmem_wdata[116]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[116]~output .bus_hold = "false";
defparam \pmem_wdata[116]~output .open_drain_output = "false";
defparam \pmem_wdata[116]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y72_N2
stratixiii_io_obuf \pmem_wdata[117]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[117]~output .bus_hold = "false";
defparam \pmem_wdata[117]~output .open_drain_output = "false";
defparam \pmem_wdata[117]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
stratixiii_io_obuf \pmem_wdata[118]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[118]~output .bus_hold = "false";
defparam \pmem_wdata[118]~output .open_drain_output = "false";
defparam \pmem_wdata[118]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y9_N51
stratixiii_io_obuf \pmem_wdata[119]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[119]~output .bus_hold = "false";
defparam \pmem_wdata[119]~output .open_drain_output = "false";
defparam \pmem_wdata[119]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N64
stratixiii_io_obuf \pmem_wdata[120]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[120]~output .bus_hold = "false";
defparam \pmem_wdata[120]~output .open_drain_output = "false";
defparam \pmem_wdata[120]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N33
stratixiii_io_obuf \pmem_wdata[121]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[121]~output .bus_hold = "false";
defparam \pmem_wdata[121]~output .open_drain_output = "false";
defparam \pmem_wdata[121]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N20
stratixiii_io_obuf \pmem_wdata[122]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[122]~output .bus_hold = "false";
defparam \pmem_wdata[122]~output .open_drain_output = "false";
defparam \pmem_wdata[122]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y23_N51
stratixiii_io_obuf \pmem_wdata[123]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[123]~output .bus_hold = "false";
defparam \pmem_wdata[123]~output .open_drain_output = "false";
defparam \pmem_wdata[123]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N113
stratixiii_io_obuf \pmem_wdata[124]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[124]~output .bus_hold = "false";
defparam \pmem_wdata[124]~output .open_drain_output = "false";
defparam \pmem_wdata[124]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N51
stratixiii_io_obuf \pmem_wdata[125]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[125]~output .bus_hold = "false";
defparam \pmem_wdata[125]~output .open_drain_output = "false";
defparam \pmem_wdata[125]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N51
stratixiii_io_obuf \pmem_wdata[126]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[126]~output .bus_hold = "false";
defparam \pmem_wdata[126]~output .open_drain_output = "false";
defparam \pmem_wdata[126]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N51
stratixiii_io_obuf \pmem_wdata[127]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[127]~output .bus_hold = "false";
defparam \pmem_wdata[127]~output .open_drain_output = "false";
defparam \pmem_wdata[127]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y57_N82
stratixiii_io_obuf \pmem_wdata[128]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[128]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[128]~output .bus_hold = "false";
defparam \pmem_wdata[128]~output .open_drain_output = "false";
defparam \pmem_wdata[128]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y48_N82
stratixiii_io_obuf \pmem_wdata[129]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[129]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[129]~output .bus_hold = "false";
defparam \pmem_wdata[129]~output .open_drain_output = "false";
defparam \pmem_wdata[129]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X59_Y72_N82
stratixiii_io_obuf \pmem_wdata[130]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[130]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[130]~output .bus_hold = "false";
defparam \pmem_wdata[130]~output .open_drain_output = "false";
defparam \pmem_wdata[130]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N51
stratixiii_io_obuf \pmem_wdata[131]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[131]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[131]~output .bus_hold = "false";
defparam \pmem_wdata[131]~output .open_drain_output = "false";
defparam \pmem_wdata[131]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
stratixiii_io_obuf \pmem_wdata[132]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[132]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[132]~output .bus_hold = "false";
defparam \pmem_wdata[132]~output .open_drain_output = "false";
defparam \pmem_wdata[132]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y50_N20
stratixiii_io_obuf \pmem_wdata[133]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[133]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[133]~output .bus_hold = "false";
defparam \pmem_wdata[133]~output .open_drain_output = "false";
defparam \pmem_wdata[133]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N82
stratixiii_io_obuf \pmem_wdata[134]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[134]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[134]~output .bus_hold = "false";
defparam \pmem_wdata[134]~output .open_drain_output = "false";
defparam \pmem_wdata[134]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N51
stratixiii_io_obuf \pmem_wdata[135]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[135]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[135]~output .bus_hold = "false";
defparam \pmem_wdata[135]~output .open_drain_output = "false";
defparam \pmem_wdata[135]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N20
stratixiii_io_obuf \pmem_wdata[136]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[136]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[136]~output .bus_hold = "false";
defparam \pmem_wdata[136]~output .open_drain_output = "false";
defparam \pmem_wdata[136]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y72_N82
stratixiii_io_obuf \pmem_wdata[137]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[137]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[137]~output .bus_hold = "false";
defparam \pmem_wdata[137]~output .open_drain_output = "false";
defparam \pmem_wdata[137]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y50_N20
stratixiii_io_obuf \pmem_wdata[138]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[138]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[138]~output .bus_hold = "false";
defparam \pmem_wdata[138]~output .open_drain_output = "false";
defparam \pmem_wdata[138]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y60_N82
stratixiii_io_obuf \pmem_wdata[139]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[139]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[139]~output .bus_hold = "false";
defparam \pmem_wdata[139]~output .open_drain_output = "false";
defparam \pmem_wdata[139]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y72_N33
stratixiii_io_obuf \pmem_wdata[140]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[140]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[140]~output .bus_hold = "false";
defparam \pmem_wdata[140]~output .open_drain_output = "false";
defparam \pmem_wdata[140]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y49_N113
stratixiii_io_obuf \pmem_wdata[141]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[141]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[141]~output .bus_hold = "false";
defparam \pmem_wdata[141]~output .open_drain_output = "false";
defparam \pmem_wdata[141]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N82
stratixiii_io_obuf \pmem_wdata[142]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[142]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[142]~output .bus_hold = "false";
defparam \pmem_wdata[142]~output .open_drain_output = "false";
defparam \pmem_wdata[142]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N20
stratixiii_io_obuf \pmem_wdata[143]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[143]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[143]~output .bus_hold = "false";
defparam \pmem_wdata[143]~output .open_drain_output = "false";
defparam \pmem_wdata[143]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N20
stratixiii_io_obuf \pmem_wdata[144]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[144]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[144]~output .bus_hold = "false";
defparam \pmem_wdata[144]~output .open_drain_output = "false";
defparam \pmem_wdata[144]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N20
stratixiii_io_obuf \pmem_wdata[145]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[145]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[145]~output .bus_hold = "false";
defparam \pmem_wdata[145]~output .open_drain_output = "false";
defparam \pmem_wdata[145]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N51
stratixiii_io_obuf \pmem_wdata[146]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[146]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[146]~output .bus_hold = "false";
defparam \pmem_wdata[146]~output .open_drain_output = "false";
defparam \pmem_wdata[146]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y72_N20
stratixiii_io_obuf \pmem_wdata[147]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[147]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[147]~output .bus_hold = "false";
defparam \pmem_wdata[147]~output .open_drain_output = "false";
defparam \pmem_wdata[147]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y45_N20
stratixiii_io_obuf \pmem_wdata[148]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[148]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[148]~output .bus_hold = "false";
defparam \pmem_wdata[148]~output .open_drain_output = "false";
defparam \pmem_wdata[148]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N82
stratixiii_io_obuf \pmem_wdata[149]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[149]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[149]~output .bus_hold = "false";
defparam \pmem_wdata[149]~output .open_drain_output = "false";
defparam \pmem_wdata[149]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N113
stratixiii_io_obuf \pmem_wdata[150]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[150]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[150]~output .bus_hold = "false";
defparam \pmem_wdata[150]~output .open_drain_output = "false";
defparam \pmem_wdata[150]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y72_N20
stratixiii_io_obuf \pmem_wdata[151]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[151]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[151]~output .bus_hold = "false";
defparam \pmem_wdata[151]~output .open_drain_output = "false";
defparam \pmem_wdata[151]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N20
stratixiii_io_obuf \pmem_wdata[152]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[152]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[152]~output .bus_hold = "false";
defparam \pmem_wdata[152]~output .open_drain_output = "false";
defparam \pmem_wdata[152]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y63_N82
stratixiii_io_obuf \pmem_wdata[153]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[153]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[153]~output .bus_hold = "false";
defparam \pmem_wdata[153]~output .open_drain_output = "false";
defparam \pmem_wdata[153]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y23_N113
stratixiii_io_obuf \pmem_wdata[154]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[154]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[154]~output .bus_hold = "false";
defparam \pmem_wdata[154]~output .open_drain_output = "false";
defparam \pmem_wdata[154]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y19_N82
stratixiii_io_obuf \pmem_wdata[155]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[155]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[155]~output .bus_hold = "false";
defparam \pmem_wdata[155]~output .open_drain_output = "false";
defparam \pmem_wdata[155]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y72_N51
stratixiii_io_obuf \pmem_wdata[156]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[156]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[156]~output .bus_hold = "false";
defparam \pmem_wdata[156]~output .open_drain_output = "false";
defparam \pmem_wdata[156]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N51
stratixiii_io_obuf \pmem_wdata[157]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[157]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[157]~output .bus_hold = "false";
defparam \pmem_wdata[157]~output .open_drain_output = "false";
defparam \pmem_wdata[157]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N20
stratixiii_io_obuf \pmem_wdata[158]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[158]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[158]~output .bus_hold = "false";
defparam \pmem_wdata[158]~output .open_drain_output = "false";
defparam \pmem_wdata[158]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N51
stratixiii_io_obuf \pmem_wdata[159]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[159]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[159]~output .bus_hold = "false";
defparam \pmem_wdata[159]~output .open_drain_output = "false";
defparam \pmem_wdata[159]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N51
stratixiii_io_obuf \pmem_wdata[160]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[160]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[160]~output .bus_hold = "false";
defparam \pmem_wdata[160]~output .open_drain_output = "false";
defparam \pmem_wdata[160]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N20
stratixiii_io_obuf \pmem_wdata[161]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[161]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[161]~output .bus_hold = "false";
defparam \pmem_wdata[161]~output .open_drain_output = "false";
defparam \pmem_wdata[161]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X73_Y72_N113
stratixiii_io_obuf \pmem_wdata[162]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[162]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[162]~output .bus_hold = "false";
defparam \pmem_wdata[162]~output .open_drain_output = "false";
defparam \pmem_wdata[162]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N113
stratixiii_io_obuf \pmem_wdata[163]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[163]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[163]~output .bus_hold = "false";
defparam \pmem_wdata[163]~output .open_drain_output = "false";
defparam \pmem_wdata[163]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y41_N82
stratixiii_io_obuf \pmem_wdata[164]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[164]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[164]~output .bus_hold = "false";
defparam \pmem_wdata[164]~output .open_drain_output = "false";
defparam \pmem_wdata[164]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y72_N20
stratixiii_io_obuf \pmem_wdata[165]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[165]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[165]~output .bus_hold = "false";
defparam \pmem_wdata[165]~output .open_drain_output = "false";
defparam \pmem_wdata[165]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y15_N82
stratixiii_io_obuf \pmem_wdata[166]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[166]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[166]~output .bus_hold = "false";
defparam \pmem_wdata[166]~output .open_drain_output = "false";
defparam \pmem_wdata[166]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y12_N113
stratixiii_io_obuf \pmem_wdata[167]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[167]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[167]~output .bus_hold = "false";
defparam \pmem_wdata[167]~output .open_drain_output = "false";
defparam \pmem_wdata[167]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N113
stratixiii_io_obuf \pmem_wdata[168]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[168]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[168]~output .bus_hold = "false";
defparam \pmem_wdata[168]~output .open_drain_output = "false";
defparam \pmem_wdata[168]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N20
stratixiii_io_obuf \pmem_wdata[169]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[169]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[169]~output .bus_hold = "false";
defparam \pmem_wdata[169]~output .open_drain_output = "false";
defparam \pmem_wdata[169]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y42_N82
stratixiii_io_obuf \pmem_wdata[170]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[170]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[170]~output .bus_hold = "false";
defparam \pmem_wdata[170]~output .open_drain_output = "false";
defparam \pmem_wdata[170]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y72_N113
stratixiii_io_obuf \pmem_wdata[171]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[171]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[171]~output .bus_hold = "false";
defparam \pmem_wdata[171]~output .open_drain_output = "false";
defparam \pmem_wdata[171]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N82
stratixiii_io_obuf \pmem_wdata[172]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[172]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[172]~output .bus_hold = "false";
defparam \pmem_wdata[172]~output .open_drain_output = "false";
defparam \pmem_wdata[172]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y48_N82
stratixiii_io_obuf \pmem_wdata[173]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[173]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[173]~output .bus_hold = "false";
defparam \pmem_wdata[173]~output .open_drain_output = "false";
defparam \pmem_wdata[173]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y72_N113
stratixiii_io_obuf \pmem_wdata[174]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[174]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[174]~output .bus_hold = "false";
defparam \pmem_wdata[174]~output .open_drain_output = "false";
defparam \pmem_wdata[174]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y53_N82
stratixiii_io_obuf \pmem_wdata[175]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[175]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[175]~output .bus_hold = "false";
defparam \pmem_wdata[175]~output .open_drain_output = "false";
defparam \pmem_wdata[175]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y29_N20
stratixiii_io_obuf \pmem_wdata[176]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[176]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[176]~output .bus_hold = "false";
defparam \pmem_wdata[176]~output .open_drain_output = "false";
defparam \pmem_wdata[176]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N82
stratixiii_io_obuf \pmem_wdata[177]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[177]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[177]~output .bus_hold = "false";
defparam \pmem_wdata[177]~output .open_drain_output = "false";
defparam \pmem_wdata[177]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N51
stratixiii_io_obuf \pmem_wdata[178]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[178]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[178]~output .bus_hold = "false";
defparam \pmem_wdata[178]~output .open_drain_output = "false";
defparam \pmem_wdata[178]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N64
stratixiii_io_obuf \pmem_wdata[179]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[179]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[179]~output .bus_hold = "false";
defparam \pmem_wdata[179]~output .open_drain_output = "false";
defparam \pmem_wdata[179]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N20
stratixiii_io_obuf \pmem_wdata[180]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[180]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[180]~output .bus_hold = "false";
defparam \pmem_wdata[180]~output .open_drain_output = "false";
defparam \pmem_wdata[180]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N82
stratixiii_io_obuf \pmem_wdata[181]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[181]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[181]~output .bus_hold = "false";
defparam \pmem_wdata[181]~output .open_drain_output = "false";
defparam \pmem_wdata[181]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y72_N113
stratixiii_io_obuf \pmem_wdata[182]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[182]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[182]~output .bus_hold = "false";
defparam \pmem_wdata[182]~output .open_drain_output = "false";
defparam \pmem_wdata[182]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
stratixiii_io_obuf \pmem_wdata[183]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[183]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[183]~output .bus_hold = "false";
defparam \pmem_wdata[183]~output .open_drain_output = "false";
defparam \pmem_wdata[183]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y72_N51
stratixiii_io_obuf \pmem_wdata[184]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[184]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[184]~output .bus_hold = "false";
defparam \pmem_wdata[184]~output .open_drain_output = "false";
defparam \pmem_wdata[184]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y41_N20
stratixiii_io_obuf \pmem_wdata[185]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[185]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[185]~output .bus_hold = "false";
defparam \pmem_wdata[185]~output .open_drain_output = "false";
defparam \pmem_wdata[185]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y58_N113
stratixiii_io_obuf \pmem_wdata[186]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[186]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[186]~output .bus_hold = "false";
defparam \pmem_wdata[186]~output .open_drain_output = "false";
defparam \pmem_wdata[186]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y72_N2
stratixiii_io_obuf \pmem_wdata[187]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[187]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[187]~output .bus_hold = "false";
defparam \pmem_wdata[187]~output .open_drain_output = "false";
defparam \pmem_wdata[187]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y15_N113
stratixiii_io_obuf \pmem_wdata[188]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[188]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[188]~output .bus_hold = "false";
defparam \pmem_wdata[188]~output .open_drain_output = "false";
defparam \pmem_wdata[188]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N51
stratixiii_io_obuf \pmem_wdata[189]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[189]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[189]~output .bus_hold = "false";
defparam \pmem_wdata[189]~output .open_drain_output = "false";
defparam \pmem_wdata[189]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y72_N64
stratixiii_io_obuf \pmem_wdata[190]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[190]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[190]~output .bus_hold = "false";
defparam \pmem_wdata[190]~output .open_drain_output = "false";
defparam \pmem_wdata[190]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N113
stratixiii_io_obuf \pmem_wdata[191]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[191]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[191]~output .bus_hold = "false";
defparam \pmem_wdata[191]~output .open_drain_output = "false";
defparam \pmem_wdata[191]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N95
stratixiii_io_obuf \pmem_wdata[192]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[192]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[192]~output .bus_hold = "false";
defparam \pmem_wdata[192]~output .open_drain_output = "false";
defparam \pmem_wdata[192]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N20
stratixiii_io_obuf \pmem_wdata[193]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[193]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[193]~output .bus_hold = "false";
defparam \pmem_wdata[193]~output .open_drain_output = "false";
defparam \pmem_wdata[193]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y72_N95
stratixiii_io_obuf \pmem_wdata[194]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[194]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[194]~output .bus_hold = "false";
defparam \pmem_wdata[194]~output .open_drain_output = "false";
defparam \pmem_wdata[194]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y72_N33
stratixiii_io_obuf \pmem_wdata[195]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[195]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[195]~output .bus_hold = "false";
defparam \pmem_wdata[195]~output .open_drain_output = "false";
defparam \pmem_wdata[195]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N20
stratixiii_io_obuf \pmem_wdata[196]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[196]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[196]~output .bus_hold = "false";
defparam \pmem_wdata[196]~output .open_drain_output = "false";
defparam \pmem_wdata[196]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y72_N64
stratixiii_io_obuf \pmem_wdata[197]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[197]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[197]~output .bus_hold = "false";
defparam \pmem_wdata[197]~output .open_drain_output = "false";
defparam \pmem_wdata[197]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X57_Y0_N82
stratixiii_io_obuf \pmem_wdata[198]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[198]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[198]~output .bus_hold = "false";
defparam \pmem_wdata[198]~output .open_drain_output = "false";
defparam \pmem_wdata[198]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X55_Y0_N113
stratixiii_io_obuf \pmem_wdata[199]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[199]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[199]~output .bus_hold = "false";
defparam \pmem_wdata[199]~output .open_drain_output = "false";
defparam \pmem_wdata[199]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y51_N2
stratixiii_io_obuf \pmem_wdata[200]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[200]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[200]~output .bus_hold = "false";
defparam \pmem_wdata[200]~output .open_drain_output = "false";
defparam \pmem_wdata[200]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y27_N113
stratixiii_io_obuf \pmem_wdata[201]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[201]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[201]~output .bus_hold = "false";
defparam \pmem_wdata[201]~output .open_drain_output = "false";
defparam \pmem_wdata[201]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X77_Y72_N20
stratixiii_io_obuf \pmem_wdata[202]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[202]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[202]~output .bus_hold = "false";
defparam \pmem_wdata[202]~output .open_drain_output = "false";
defparam \pmem_wdata[202]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N82
stratixiii_io_obuf \pmem_wdata[203]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[203]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[203]~output .bus_hold = "false";
defparam \pmem_wdata[203]~output .open_drain_output = "false";
defparam \pmem_wdata[203]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N20
stratixiii_io_obuf \pmem_wdata[204]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[204]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[204]~output .bus_hold = "false";
defparam \pmem_wdata[204]~output .open_drain_output = "false";
defparam \pmem_wdata[204]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N2
stratixiii_io_obuf \pmem_wdata[205]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[205]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[205]~output .bus_hold = "false";
defparam \pmem_wdata[205]~output .open_drain_output = "false";
defparam \pmem_wdata[205]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N113
stratixiii_io_obuf \pmem_wdata[206]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[206]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[206]~output .bus_hold = "false";
defparam \pmem_wdata[206]~output .open_drain_output = "false";
defparam \pmem_wdata[206]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y51_N82
stratixiii_io_obuf \pmem_wdata[207]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[207]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[207]~output .bus_hold = "false";
defparam \pmem_wdata[207]~output .open_drain_output = "false";
defparam \pmem_wdata[207]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y22_N51
stratixiii_io_obuf \pmem_wdata[208]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[208]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[208]~output .bus_hold = "false";
defparam \pmem_wdata[208]~output .open_drain_output = "false";
defparam \pmem_wdata[208]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y72_N20
stratixiii_io_obuf \pmem_wdata[209]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[209]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[209]~output .bus_hold = "false";
defparam \pmem_wdata[209]~output .open_drain_output = "false";
defparam \pmem_wdata[209]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N20
stratixiii_io_obuf \pmem_wdata[210]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[210]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[210]~output .bus_hold = "false";
defparam \pmem_wdata[210]~output .open_drain_output = "false";
defparam \pmem_wdata[210]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N95
stratixiii_io_obuf \pmem_wdata[211]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[211]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[211]~output .bus_hold = "false";
defparam \pmem_wdata[211]~output .open_drain_output = "false";
defparam \pmem_wdata[211]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N20
stratixiii_io_obuf \pmem_wdata[212]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[212]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[212]~output .bus_hold = "false";
defparam \pmem_wdata[212]~output .open_drain_output = "false";
defparam \pmem_wdata[212]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y63_N51
stratixiii_io_obuf \pmem_wdata[213]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[213]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[213]~output .bus_hold = "false";
defparam \pmem_wdata[213]~output .open_drain_output = "false";
defparam \pmem_wdata[213]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y29_N113
stratixiii_io_obuf \pmem_wdata[214]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[214]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[214]~output .bus_hold = "false";
defparam \pmem_wdata[214]~output .open_drain_output = "false";
defparam \pmem_wdata[214]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N51
stratixiii_io_obuf \pmem_wdata[215]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[215]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[215]~output .bus_hold = "false";
defparam \pmem_wdata[215]~output .open_drain_output = "false";
defparam \pmem_wdata[215]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y72_N82
stratixiii_io_obuf \pmem_wdata[216]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[216]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[216]~output .bus_hold = "false";
defparam \pmem_wdata[216]~output .open_drain_output = "false";
defparam \pmem_wdata[216]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y72_N82
stratixiii_io_obuf \pmem_wdata[217]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[217]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[217]~output .bus_hold = "false";
defparam \pmem_wdata[217]~output .open_drain_output = "false";
defparam \pmem_wdata[217]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X15_Y0_N113
stratixiii_io_obuf \pmem_wdata[218]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[218]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[218]~output .bus_hold = "false";
defparam \pmem_wdata[218]~output .open_drain_output = "false";
defparam \pmem_wdata[218]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N51
stratixiii_io_obuf \pmem_wdata[219]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[219]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[219]~output .bus_hold = "false";
defparam \pmem_wdata[219]~output .open_drain_output = "false";
defparam \pmem_wdata[219]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y72_N20
stratixiii_io_obuf \pmem_wdata[220]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[220]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[220]~output .bus_hold = "false";
defparam \pmem_wdata[220]~output .open_drain_output = "false";
defparam \pmem_wdata[220]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y72_N64
stratixiii_io_obuf \pmem_wdata[221]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[221]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[221]~output .bus_hold = "false";
defparam \pmem_wdata[221]~output .open_drain_output = "false";
defparam \pmem_wdata[221]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N51
stratixiii_io_obuf \pmem_wdata[222]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[222]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[222]~output .bus_hold = "false";
defparam \pmem_wdata[222]~output .open_drain_output = "false";
defparam \pmem_wdata[222]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N95
stratixiii_io_obuf \pmem_wdata[223]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[223]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[223]~output .bus_hold = "false";
defparam \pmem_wdata[223]~output .open_drain_output = "false";
defparam \pmem_wdata[223]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y6_N64
stratixiii_io_obuf \pmem_wdata[224]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[224]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[224]~output .bus_hold = "false";
defparam \pmem_wdata[224]~output .open_drain_output = "false";
defparam \pmem_wdata[224]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N95
stratixiii_io_obuf \pmem_wdata[225]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[225]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[225]~output .bus_hold = "false";
defparam \pmem_wdata[225]~output .open_drain_output = "false";
defparam \pmem_wdata[225]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y72_N82
stratixiii_io_obuf \pmem_wdata[226]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[226]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[226]~output .bus_hold = "false";
defparam \pmem_wdata[226]~output .open_drain_output = "false";
defparam \pmem_wdata[226]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N82
stratixiii_io_obuf \pmem_wdata[227]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[227]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[227]~output .bus_hold = "false";
defparam \pmem_wdata[227]~output .open_drain_output = "false";
defparam \pmem_wdata[227]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y72_N82
stratixiii_io_obuf \pmem_wdata[228]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[228]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[228]~output .bus_hold = "false";
defparam \pmem_wdata[228]~output .open_drain_output = "false";
defparam \pmem_wdata[228]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y72_N113
stratixiii_io_obuf \pmem_wdata[229]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[229]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[229]~output .bus_hold = "false";
defparam \pmem_wdata[229]~output .open_drain_output = "false";
defparam \pmem_wdata[229]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y72_N33
stratixiii_io_obuf \pmem_wdata[230]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[230]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[230]~output .bus_hold = "false";
defparam \pmem_wdata[230]~output .open_drain_output = "false";
defparam \pmem_wdata[230]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y24_N20
stratixiii_io_obuf \pmem_wdata[231]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[231]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[231]~output .bus_hold = "false";
defparam \pmem_wdata[231]~output .open_drain_output = "false";
defparam \pmem_wdata[231]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y52_N82
stratixiii_io_obuf \pmem_wdata[232]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[232]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[232]~output .bus_hold = "false";
defparam \pmem_wdata[232]~output .open_drain_output = "false";
defparam \pmem_wdata[232]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N113
stratixiii_io_obuf \pmem_wdata[233]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[233]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[233]~output .bus_hold = "false";
defparam \pmem_wdata[233]~output .open_drain_output = "false";
defparam \pmem_wdata[233]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y15_N51
stratixiii_io_obuf \pmem_wdata[234]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[234]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[234]~output .bus_hold = "false";
defparam \pmem_wdata[234]~output .open_drain_output = "false";
defparam \pmem_wdata[234]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y54_N51
stratixiii_io_obuf \pmem_wdata[235]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[235]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[235]~output .bus_hold = "false";
defparam \pmem_wdata[235]~output .open_drain_output = "false";
defparam \pmem_wdata[235]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y19_N51
stratixiii_io_obuf \pmem_wdata[236]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[236]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[236]~output .bus_hold = "false";
defparam \pmem_wdata[236]~output .open_drain_output = "false";
defparam \pmem_wdata[236]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y57_N113
stratixiii_io_obuf \pmem_wdata[237]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[237]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[237]~output .bus_hold = "false";
defparam \pmem_wdata[237]~output .open_drain_output = "false";
defparam \pmem_wdata[237]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y12_N51
stratixiii_io_obuf \pmem_wdata[238]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[238]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[238]~output .bus_hold = "false";
defparam \pmem_wdata[238]~output .open_drain_output = "false";
defparam \pmem_wdata[238]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N64
stratixiii_io_obuf \pmem_wdata[239]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[239]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[239]~output .bus_hold = "false";
defparam \pmem_wdata[239]~output .open_drain_output = "false";
defparam \pmem_wdata[239]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N20
stratixiii_io_obuf \pmem_wdata[240]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[240]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[240]~output .bus_hold = "false";
defparam \pmem_wdata[240]~output .open_drain_output = "false";
defparam \pmem_wdata[240]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N64
stratixiii_io_obuf \pmem_wdata[241]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[241]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[241]~output .bus_hold = "false";
defparam \pmem_wdata[241]~output .open_drain_output = "false";
defparam \pmem_wdata[241]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N82
stratixiii_io_obuf \pmem_wdata[242]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[242]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[242]~output .bus_hold = "false";
defparam \pmem_wdata[242]~output .open_drain_output = "false";
defparam \pmem_wdata[242]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y64_N64
stratixiii_io_obuf \pmem_wdata[243]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[243]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[243]~output .bus_hold = "false";
defparam \pmem_wdata[243]~output .open_drain_output = "false";
defparam \pmem_wdata[243]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y72_N82
stratixiii_io_obuf \pmem_wdata[244]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[244]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[244]~output .bus_hold = "false";
defparam \pmem_wdata[244]~output .open_drain_output = "false";
defparam \pmem_wdata[244]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y57_N20
stratixiii_io_obuf \pmem_wdata[245]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[245]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[245]~output .bus_hold = "false";
defparam \pmem_wdata[245]~output .open_drain_output = "false";
defparam \pmem_wdata[245]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N33
stratixiii_io_obuf \pmem_wdata[246]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[246]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[246]~output .bus_hold = "false";
defparam \pmem_wdata[246]~output .open_drain_output = "false";
defparam \pmem_wdata[246]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y72_N113
stratixiii_io_obuf \pmem_wdata[247]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[247]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[247]~output .bus_hold = "false";
defparam \pmem_wdata[247]~output .open_drain_output = "false";
defparam \pmem_wdata[247]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y72_N20
stratixiii_io_obuf \pmem_wdata[248]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[248]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[248]~output .bus_hold = "false";
defparam \pmem_wdata[248]~output .open_drain_output = "false";
defparam \pmem_wdata[248]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N51
stratixiii_io_obuf \pmem_wdata[249]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[249]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[249]~output .bus_hold = "false";
defparam \pmem_wdata[249]~output .open_drain_output = "false";
defparam \pmem_wdata[249]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N113
stratixiii_io_obuf \pmem_wdata[250]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[250]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[250]~output .bus_hold = "false";
defparam \pmem_wdata[250]~output .open_drain_output = "false";
defparam \pmem_wdata[250]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N113
stratixiii_io_obuf \pmem_wdata[251]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[251]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[251]~output .bus_hold = "false";
defparam \pmem_wdata[251]~output .open_drain_output = "false";
defparam \pmem_wdata[251]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y72_N51
stratixiii_io_obuf \pmem_wdata[252]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[252]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[252]~output .bus_hold = "false";
defparam \pmem_wdata[252]~output .open_drain_output = "false";
defparam \pmem_wdata[252]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y17_N113
stratixiii_io_obuf \pmem_wdata[253]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[253]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[253]~output .bus_hold = "false";
defparam \pmem_wdata[253]~output .open_drain_output = "false";
defparam \pmem_wdata[253]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N20
stratixiii_io_obuf \pmem_wdata[254]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[254]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[254]~output .bus_hold = "false";
defparam \pmem_wdata[254]~output .open_drain_output = "false";
defparam \pmem_wdata[254]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y72_N2
stratixiii_io_obuf \pmem_wdata[255]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\pmem_wdata[255]~output_o ),
	.obar());
// synopsys translate_off
defparam \pmem_wdata[255]~output .bus_hold = "false";
defparam \pmem_wdata[255]~output .open_drain_output = "false";
defparam \pmem_wdata[255]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N0
stratixiii_lcell_comb \cpu|datapath|Add0~1 (
// Equation(s):
// \cpu|datapath|Add0~1_sumout  = SUM(( \cpu|datapath|pc|data [2] ) + ( VCC ) + ( !VCC ))
// \cpu|datapath|Add0~2  = CARRY(( \cpu|datapath|pc|data [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~1_sumout ),
	.cout(\cpu|datapath|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~1 .extended_lut = "off";
defparam \cpu|datapath|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \cpu|datapath|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N6
stratixiii_lcell_comb \cpu|datapath|Add0~13 (
// Equation(s):
// \cpu|datapath|Add0~13_sumout  = SUM(( !\cpu|datapath|pc|data [5] ) + ( GND ) + ( \cpu|datapath|Add0~10  ))
// \cpu|datapath|Add0~14  = CARRY(( !\cpu|datapath|pc|data [5] ) + ( GND ) + ( \cpu|datapath|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|datapath|pc|data [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~13_sumout ),
	.cout(\cpu|datapath|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~13 .extended_lut = "off";
defparam \cpu|datapath|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \cpu|datapath|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N8
stratixiii_lcell_comb \cpu|datapath|Add0~17 (
// Equation(s):
// \cpu|datapath|Add0~17_sumout  = SUM(( GND ) + ( !\cpu|datapath|pc|data [6] ) + ( \cpu|datapath|Add0~14  ))
// \cpu|datapath|Add0~18  = CARRY(( GND ) + ( !\cpu|datapath|pc|data [6] ) + ( \cpu|datapath|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|pc|data [6]),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~17_sumout ),
	.cout(\cpu|datapath|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~17 .extended_lut = "off";
defparam \cpu|datapath|Add0~17 .lut_mask = 64'h000000FF00000000;
defparam \cpu|datapath|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N20
stratixiii_lcell_comb \cpu|datapath|pc|data[6]~1 (
// Equation(s):
// \cpu|datapath|pc|data[6]~1_combout  = ( !\cpu|datapath|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|pc|data[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|pc|data[6]~1 .extended_lut = "off";
defparam \cpu|datapath|pc|data[6]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|datapath|pc|data[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N21
dffeas \cpu|datapath|pc|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|pc|data[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[6] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N10
stratixiii_lcell_comb \cpu|datapath|Add0~21 (
// Equation(s):
// \cpu|datapath|Add0~21_sumout  = SUM(( \cpu|datapath|pc|data [7] ) + ( GND ) + ( \cpu|datapath|Add0~18  ))
// \cpu|datapath|Add0~22  = CARRY(( \cpu|datapath|pc|data [7] ) + ( GND ) + ( \cpu|datapath|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~21_sumout ),
	.cout(\cpu|datapath|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~21 .extended_lut = "off";
defparam \cpu|datapath|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N11
dffeas \cpu|datapath|pc|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[7] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N20
stratixiii_lcell_comb \cpu|control|state.fetch1~feeder (
// Equation(s):
// \cpu|control|state.fetch1~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|control|state.fetch1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|control|state.fetch1~feeder .extended_lut = "off";
defparam \cpu|control|state.fetch1~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \cpu|control|state.fetch1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N21
dffeas \cpu|control|state.fetch1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|control|state.fetch1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|control|state.fetch1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|control|state.fetch1 .is_wysiwyg = "true";
defparam \cpu|control|state.fetch1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N13
dffeas \cpu|datapath|marreg|data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[7] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N12
stratixiii_lcell_comb \cpu|datapath|Add0~25 (
// Equation(s):
// \cpu|datapath|Add0~25_sumout  = SUM(( \cpu|datapath|pc|data [8] ) + ( GND ) + ( \cpu|datapath|Add0~22  ))
// \cpu|datapath|Add0~26  = CARRY(( \cpu|datapath|pc|data [8] ) + ( GND ) + ( \cpu|datapath|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~25_sumout ),
	.cout(\cpu|datapath|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~25 .extended_lut = "off";
defparam \cpu|datapath|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N13
dffeas \cpu|datapath|pc|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[8] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N14
stratixiii_lcell_comb \cpu|datapath|Add0~29 (
// Equation(s):
// \cpu|datapath|Add0~29_sumout  = SUM(( \cpu|datapath|pc|data [9] ) + ( GND ) + ( \cpu|datapath|Add0~26  ))
// \cpu|datapath|Add0~30  = CARRY(( \cpu|datapath|pc|data [9] ) + ( GND ) + ( \cpu|datapath|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~29_sumout ),
	.cout(\cpu|datapath|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~29 .extended_lut = "off";
defparam \cpu|datapath|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N15
dffeas \cpu|datapath|pc|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[9] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N16
stratixiii_lcell_comb \cpu|datapath|Add0~33 (
// Equation(s):
// \cpu|datapath|Add0~33_sumout  = SUM(( \cpu|datapath|pc|data [10] ) + ( GND ) + ( \cpu|datapath|Add0~30  ))
// \cpu|datapath|Add0~34  = CARRY(( \cpu|datapath|pc|data [10] ) + ( GND ) + ( \cpu|datapath|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~33_sumout ),
	.cout(\cpu|datapath|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~33 .extended_lut = "off";
defparam \cpu|datapath|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N17
dffeas \cpu|datapath|pc|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[10] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N18
stratixiii_lcell_comb \cpu|datapath|Add0~37 (
// Equation(s):
// \cpu|datapath|Add0~37_sumout  = SUM(( \cpu|datapath|pc|data [11] ) + ( GND ) + ( \cpu|datapath|Add0~34  ))
// \cpu|datapath|Add0~38  = CARRY(( \cpu|datapath|pc|data [11] ) + ( GND ) + ( \cpu|datapath|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~37_sumout ),
	.cout(\cpu|datapath|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~37 .extended_lut = "off";
defparam \cpu|datapath|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N19
dffeas \cpu|datapath|pc|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[11] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N20
stratixiii_lcell_comb \cpu|datapath|Add0~41 (
// Equation(s):
// \cpu|datapath|Add0~41_sumout  = SUM(( \cpu|datapath|pc|data [12] ) + ( GND ) + ( \cpu|datapath|Add0~38  ))
// \cpu|datapath|Add0~42  = CARRY(( \cpu|datapath|pc|data [12] ) + ( GND ) + ( \cpu|datapath|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~41_sumout ),
	.cout(\cpu|datapath|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~41 .extended_lut = "off";
defparam \cpu|datapath|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N21
dffeas \cpu|datapath|pc|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[12] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N22
stratixiii_lcell_comb \cpu|datapath|Add0~45 (
// Equation(s):
// \cpu|datapath|Add0~45_sumout  = SUM(( \cpu|datapath|pc|data [13] ) + ( GND ) + ( \cpu|datapath|Add0~42  ))
// \cpu|datapath|Add0~46  = CARRY(( \cpu|datapath|pc|data [13] ) + ( GND ) + ( \cpu|datapath|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~45_sumout ),
	.cout(\cpu|datapath|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~45 .extended_lut = "off";
defparam \cpu|datapath|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N23
dffeas \cpu|datapath|pc|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[13] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N24
stratixiii_lcell_comb \cpu|datapath|Add0~49 (
// Equation(s):
// \cpu|datapath|Add0~49_sumout  = SUM(( \cpu|datapath|pc|data [14] ) + ( GND ) + ( \cpu|datapath|Add0~46  ))
// \cpu|datapath|Add0~50  = CARRY(( \cpu|datapath|pc|data [14] ) + ( GND ) + ( \cpu|datapath|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~49_sumout ),
	.cout(\cpu|datapath|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~49 .extended_lut = "off";
defparam \cpu|datapath|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N25
dffeas \cpu|datapath|pc|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[14] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N26
stratixiii_lcell_comb \cpu|datapath|Add0~53 (
// Equation(s):
// \cpu|datapath|Add0~53_sumout  = SUM(( \cpu|datapath|pc|data [15] ) + ( GND ) + ( \cpu|datapath|Add0~50  ))
// \cpu|datapath|Add0~54  = CARRY(( \cpu|datapath|pc|data [15] ) + ( GND ) + ( \cpu|datapath|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~53_sumout ),
	.cout(\cpu|datapath|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~53 .extended_lut = "off";
defparam \cpu|datapath|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N27
dffeas \cpu|datapath|pc|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[15] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N28
stratixiii_lcell_comb \cpu|datapath|Add0~57 (
// Equation(s):
// \cpu|datapath|Add0~57_sumout  = SUM(( \cpu|datapath|pc|data [16] ) + ( GND ) + ( \cpu|datapath|Add0~54  ))
// \cpu|datapath|Add0~58  = CARRY(( \cpu|datapath|pc|data [16] ) + ( GND ) + ( \cpu|datapath|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~57_sumout ),
	.cout(\cpu|datapath|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~57 .extended_lut = "off";
defparam \cpu|datapath|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N29
dffeas \cpu|datapath|pc|data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[16] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N30
stratixiii_lcell_comb \cpu|datapath|Add0~61 (
// Equation(s):
// \cpu|datapath|Add0~61_sumout  = SUM(( \cpu|datapath|pc|data [17] ) + ( GND ) + ( \cpu|datapath|Add0~58  ))
// \cpu|datapath|Add0~62  = CARRY(( \cpu|datapath|pc|data [17] ) + ( GND ) + ( \cpu|datapath|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~61_sumout ),
	.cout(\cpu|datapath|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~61 .extended_lut = "off";
defparam \cpu|datapath|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N31
dffeas \cpu|datapath|pc|data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[17] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N32
stratixiii_lcell_comb \cpu|datapath|Add0~65 (
// Equation(s):
// \cpu|datapath|Add0~65_sumout  = SUM(( \cpu|datapath|pc|data [18] ) + ( GND ) + ( \cpu|datapath|Add0~62  ))
// \cpu|datapath|Add0~66  = CARRY(( \cpu|datapath|pc|data [18] ) + ( GND ) + ( \cpu|datapath|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~65_sumout ),
	.cout(\cpu|datapath|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~65 .extended_lut = "off";
defparam \cpu|datapath|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N33
dffeas \cpu|datapath|pc|data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[18] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N34
stratixiii_lcell_comb \cpu|datapath|Add0~69 (
// Equation(s):
// \cpu|datapath|Add0~69_sumout  = SUM(( \cpu|datapath|pc|data [19] ) + ( GND ) + ( \cpu|datapath|Add0~66  ))
// \cpu|datapath|Add0~70  = CARRY(( \cpu|datapath|pc|data [19] ) + ( GND ) + ( \cpu|datapath|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~69_sumout ),
	.cout(\cpu|datapath|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~69 .extended_lut = "off";
defparam \cpu|datapath|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N35
dffeas \cpu|datapath|pc|data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[19] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N36
stratixiii_lcell_comb \cpu|datapath|Add0~73 (
// Equation(s):
// \cpu|datapath|Add0~73_sumout  = SUM(( \cpu|datapath|pc|data [20] ) + ( GND ) + ( \cpu|datapath|Add0~70  ))
// \cpu|datapath|Add0~74  = CARRY(( \cpu|datapath|pc|data [20] ) + ( GND ) + ( \cpu|datapath|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~73_sumout ),
	.cout(\cpu|datapath|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~73 .extended_lut = "off";
defparam \cpu|datapath|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N37
dffeas \cpu|datapath|pc|data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[20] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N38
stratixiii_lcell_comb \cpu|datapath|Add0~77 (
// Equation(s):
// \cpu|datapath|Add0~77_sumout  = SUM(( \cpu|datapath|pc|data [21] ) + ( GND ) + ( \cpu|datapath|Add0~74  ))
// \cpu|datapath|Add0~78  = CARRY(( \cpu|datapath|pc|data [21] ) + ( GND ) + ( \cpu|datapath|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~77_sumout ),
	.cout(\cpu|datapath|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~77 .extended_lut = "off";
defparam \cpu|datapath|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N39
dffeas \cpu|datapath|pc|data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[21] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N20
stratixiii_lcell_comb \cpu|datapath|Add0~81 (
// Equation(s):
// \cpu|datapath|Add0~81_sumout  = SUM(( \cpu|datapath|pc|data [22] ) + ( GND ) + ( \cpu|datapath|Add0~78  ))
// \cpu|datapath|Add0~82  = CARRY(( \cpu|datapath|pc|data [22] ) + ( GND ) + ( \cpu|datapath|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~81_sumout ),
	.cout(\cpu|datapath|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~81 .extended_lut = "off";
defparam \cpu|datapath|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N21
dffeas \cpu|datapath|pc|data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[22] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N22
stratixiii_lcell_comb \cpu|datapath|Add0~85 (
// Equation(s):
// \cpu|datapath|Add0~85_sumout  = SUM(( \cpu|datapath|pc|data [23] ) + ( GND ) + ( \cpu|datapath|Add0~82  ))
// \cpu|datapath|Add0~86  = CARRY(( \cpu|datapath|pc|data [23] ) + ( GND ) + ( \cpu|datapath|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~85_sumout ),
	.cout(\cpu|datapath|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~85 .extended_lut = "off";
defparam \cpu|datapath|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N23
dffeas \cpu|datapath|pc|data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[23] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N24
stratixiii_lcell_comb \cpu|datapath|Add0~89 (
// Equation(s):
// \cpu|datapath|Add0~89_sumout  = SUM(( \cpu|datapath|pc|data [24] ) + ( GND ) + ( \cpu|datapath|Add0~86  ))
// \cpu|datapath|Add0~90  = CARRY(( \cpu|datapath|pc|data [24] ) + ( GND ) + ( \cpu|datapath|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~89_sumout ),
	.cout(\cpu|datapath|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~89 .extended_lut = "off";
defparam \cpu|datapath|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N25
dffeas \cpu|datapath|pc|data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[24] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N26
stratixiii_lcell_comb \cpu|datapath|Add0~93 (
// Equation(s):
// \cpu|datapath|Add0~93_sumout  = SUM(( \cpu|datapath|pc|data [25] ) + ( GND ) + ( \cpu|datapath|Add0~90  ))
// \cpu|datapath|Add0~94  = CARRY(( \cpu|datapath|pc|data [25] ) + ( GND ) + ( \cpu|datapath|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~93_sumout ),
	.cout(\cpu|datapath|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~93 .extended_lut = "off";
defparam \cpu|datapath|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N27
dffeas \cpu|datapath|pc|data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[25] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N28
stratixiii_lcell_comb \cpu|datapath|Add0~97 (
// Equation(s):
// \cpu|datapath|Add0~97_sumout  = SUM(( \cpu|datapath|pc|data [26] ) + ( GND ) + ( \cpu|datapath|Add0~94  ))
// \cpu|datapath|Add0~98  = CARRY(( \cpu|datapath|pc|data [26] ) + ( GND ) + ( \cpu|datapath|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~97_sumout ),
	.cout(\cpu|datapath|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~97 .extended_lut = "off";
defparam \cpu|datapath|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N29
dffeas \cpu|datapath|pc|data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[26] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N30
stratixiii_lcell_comb \cpu|datapath|Add0~101 (
// Equation(s):
// \cpu|datapath|Add0~101_sumout  = SUM(( \cpu|datapath|pc|data [27] ) + ( GND ) + ( \cpu|datapath|Add0~98  ))
// \cpu|datapath|Add0~102  = CARRY(( \cpu|datapath|pc|data [27] ) + ( GND ) + ( \cpu|datapath|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~101_sumout ),
	.cout(\cpu|datapath|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~101 .extended_lut = "off";
defparam \cpu|datapath|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N31
dffeas \cpu|datapath|pc|data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[27] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N32
stratixiii_lcell_comb \cpu|datapath|Add0~105 (
// Equation(s):
// \cpu|datapath|Add0~105_sumout  = SUM(( \cpu|datapath|pc|data [28] ) + ( GND ) + ( \cpu|datapath|Add0~102  ))
// \cpu|datapath|Add0~106  = CARRY(( \cpu|datapath|pc|data [28] ) + ( GND ) + ( \cpu|datapath|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~105_sumout ),
	.cout(\cpu|datapath|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~105 .extended_lut = "off";
defparam \cpu|datapath|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N33
dffeas \cpu|datapath|pc|data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[28] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N34
stratixiii_lcell_comb \cpu|datapath|Add0~109 (
// Equation(s):
// \cpu|datapath|Add0~109_sumout  = SUM(( \cpu|datapath|pc|data [29] ) + ( GND ) + ( \cpu|datapath|Add0~106  ))
// \cpu|datapath|Add0~110  = CARRY(( \cpu|datapath|pc|data [29] ) + ( GND ) + ( \cpu|datapath|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~109_sumout ),
	.cout(\cpu|datapath|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~109 .extended_lut = "off";
defparam \cpu|datapath|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N35
dffeas \cpu|datapath|pc|data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[29] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N36
stratixiii_lcell_comb \cpu|datapath|Add0~113 (
// Equation(s):
// \cpu|datapath|Add0~113_sumout  = SUM(( \cpu|datapath|pc|data [30] ) + ( GND ) + ( \cpu|datapath|Add0~110  ))
// \cpu|datapath|Add0~114  = CARRY(( \cpu|datapath|pc|data [30] ) + ( GND ) + ( \cpu|datapath|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~113_sumout ),
	.cout(\cpu|datapath|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~113 .extended_lut = "off";
defparam \cpu|datapath|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N37
dffeas \cpu|datapath|pc|data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[30] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N15
dffeas \cpu|datapath|marreg|data[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [30]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[30] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y33_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~142feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~142feeder_combout  = ( \cpu|datapath|marreg|data [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~142feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N2
stratixiii_lcell_comb \cpu|datapath|marreg|data[6]~1 (
// Equation(s):
// \cpu|datapath|marreg|data[6]~1_combout  = ( !\cpu|datapath|pc|data [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|pc|data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|marreg|data[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|marreg|data[6]~1 .extended_lut = "off";
defparam \cpu|datapath|marreg|data[6]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|datapath|marreg|data[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N3
dffeas \cpu|datapath|marreg|data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|marreg|data[6]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[6] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N28
stratixiii_lcell_comb \cache|datapath|valid_array0|data~16 (
// Equation(s):
// \cache|datapath|valid_array0|data~16_combout  = (!\cpu|datapath|marreg|data [6] & \cpu|datapath|marreg|data [7])

	.dataa(!\cpu|datapath|marreg|data [6]),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~16 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~16 .lut_mask = 64'h2222222222222222;
defparam \cache|datapath|valid_array0|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N10
stratixiii_lcell_comb \cache|datapath|valid_array1|data~16 (
// Equation(s):
// \cache|datapath|valid_array1|data~16_combout  = ( \cache|datapath|valid_array0|data~16_combout  & ( (\cache|datapath|lru_module|data~12_combout  & (\cpu|datapath|marreg|data [5] & \cache|control|state.access_pmem~q )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|control|state.access_pmem~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|datapath|valid_array0|data~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~16 .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~16 .lut_mask = 64'h0000000001010101;
defparam \cache|datapath|valid_array1|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N17
dffeas \cache|datapath|tag_array1|data~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~142 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~142 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N30
stratixiii_lcell_comb \cache|datapath|valid_array0|data~17 (
// Equation(s):
// \cache|datapath|valid_array0|data~17_combout  = (\cpu|datapath|marreg|data [6] & \cpu|datapath|marreg|data [7])

	.dataa(!\cpu|datapath|marreg|data [6]),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~17 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~17 .lut_mask = 64'h1111111111111111;
defparam \cache|datapath|valid_array0|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N36
stratixiii_lcell_comb \cache|datapath|valid_array1|data~23 (
// Equation(s):
// \cache|datapath|valid_array1|data~23_combout  = ( \cache|control|state.access_pmem~q  & ( (!\cpu|datapath|marreg|data [5] & (\cache|datapath|lru_module|data~12_combout  & \cache|datapath|valid_array0|data~17_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|lru_module|data~12_combout ),
	.datad(!\cache|datapath|valid_array0|data~17_combout ),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~23 .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~23 .lut_mask = 64'h00000000000C000C;
defparam \cache|datapath|valid_array1|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N21
dffeas \cache|datapath|tag_array1|data~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~166 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~166 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N32
stratixiii_lcell_comb \cache|datapath|valid_array1|data~17 (
// Equation(s):
// \cache|datapath|valid_array1|data~17_combout  = ( \cache|datapath|valid_array0|data~17_combout  & ( (\cache|control|state.access_pmem~q  & (\cpu|datapath|marreg|data [5] & \cache|datapath|lru_module|data~12_combout )) ) )

	.dataa(!\cache|control|state.access_pmem~q ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|lru_module|data~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|datapath|valid_array0|data~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~17 .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~17 .lut_mask = 64'h0000000001010101;
defparam \cache|datapath|valid_array1|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N11
dffeas \cache|datapath|tag_array1|data~190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~190 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~190 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~94feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~94feeder_combout  = ( \cpu|datapath|marreg|data [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~94feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~94feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~94feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~94feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N6
stratixiii_lcell_comb \cache|datapath|valid_array0|data~19 (
// Equation(s):
// \cache|datapath|valid_array0|data~19_combout  = ( !\cpu|datapath|marreg|data [7] & ( \cpu|datapath|marreg|data [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|marreg|data [6]),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~19 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~19 .lut_mask = 64'h00FF00FF00000000;
defparam \cache|datapath|valid_array0|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N28
stratixiii_lcell_comb \cache|datapath|valid_array1|data~20 (
// Equation(s):
// \cache|datapath|valid_array1|data~20_combout  = ( \cache|control|state.access_pmem~q  & ( (\cache|datapath|lru_module|data~12_combout  & (\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~19_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array0|data~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~20 .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~20 .lut_mask = 64'h0000000001010101;
defparam \cache|datapath|valid_array1|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N9
dffeas \cache|datapath|tag_array1|data~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~94 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~94 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N24
stratixiii_lcell_comb \cache|datapath|valid_array1|data~22 (
// Equation(s):
// \cache|datapath|valid_array1|data~22_combout  = ( \cache|control|state.access_pmem~q  & ( (\cache|datapath|lru_module|data~12_combout  & (!\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~19_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(gnd),
	.datad(!\cache|datapath|valid_array0|data~19_combout ),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~22 .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~22 .lut_mask = 64'h0000000000440044;
defparam \cache|datapath|valid_array1|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N9
dffeas \cache|datapath|tag_array1|data~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~70 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N14
stratixiii_lcell_comb \cache|datapath|valid_array0|data~18 (
// Equation(s):
// \cache|datapath|valid_array0|data~18_combout  = ( !\cpu|datapath|marreg|data [6] & ( !\cpu|datapath|marreg|data [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~18 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~18 .lut_mask = 64'hFFFF000000000000;
defparam \cache|datapath|valid_array0|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N0
stratixiii_lcell_comb \cache|datapath|valid_array1|data~19 (
// Equation(s):
// \cache|datapath|valid_array1|data~19_combout  = ( \cache|control|state.access_pmem~q  & ( (\cache|datapath|lru_module|data~12_combout  & (\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~18_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array0|data~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~19 .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~19 .lut_mask = 64'h0000000001010101;
defparam \cache|datapath|valid_array1|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N33
dffeas \cache|datapath|tag_array1|data~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~46 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N14
stratixiii_lcell_comb \cache|datapath|valid_array1|data~21 (
// Equation(s):
// \cache|datapath|valid_array1|data~21_combout  = ( \cache|datapath|valid_array0|data~18_combout  & ( (\cache|datapath|lru_module|data~12_combout  & (!\cpu|datapath|marreg|data [5] & \cache|control|state.access_pmem~q )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|control|state.access_pmem~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|datapath|valid_array0|data~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~21 .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~21 .lut_mask = 64'h0000000004040404;
defparam \cache|datapath|valid_array1|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N11
dffeas \cache|datapath|tag_array1|data~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~22 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y34_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~328 (
// Equation(s):
// \cache|datapath|tag_array1|data~328_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~22_q )) # (\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array1|data~46_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array1|data~70_q )))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~94_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~94_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~70_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~46_q ),
	.datag(!\cache|datapath|tag_array1|data~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~328 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~328 .lut_mask = 64'h0C330C770CFF0C77;
defparam \cache|datapath|tag_array1|data~328 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N16
stratixiii_lcell_comb \cache|datapath|valid_array1|data~18 (
// Equation(s):
// \cache|datapath|valid_array1|data~18_combout  = ( \cache|control|state.access_pmem~q  & ( (\cache|datapath|lru_module|data~12_combout  & (!\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~16_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array0|data~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~18 .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~18 .lut_mask = 64'h0000000004040404;
defparam \cache|datapath|valid_array1|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N15
dffeas \cache|datapath|tag_array1|data~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~118 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y33_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~332 (
// Equation(s):
// \cache|datapath|tag_array1|data~332_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array1|data~328_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array1|data~328_combout  
// & ((\cache|datapath|tag_array1|data~118_q ))) # (\cache|datapath|tag_array1|data~328_combout  & (\cache|datapath|tag_array1|data~142_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array1|data~328_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array1|data~328_combout  & (\cache|datapath|tag_array1|data~166_q )) # (\cache|datapath|tag_array1|data~328_combout  & 
// ((\cache|datapath|tag_array1|data~190_q )))))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array1|data~142_q ),
	.datac(!\cache|datapath|tag_array1|data~166_q ),
	.datad(!\cache|datapath|tag_array1|data~190_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~328_combout ),
	.datag(!\cache|datapath|tag_array1|data~118_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~332 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~332 .lut_mask = 64'h05050505BBBBAAFF;
defparam \cache|datapath|tag_array1|data~332 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N9
dffeas \cpu|datapath|marreg|data[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [26]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[26] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \cache|datapath|tag_array1|data~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~186 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N1
dffeas \cache|datapath|tag_array1|data~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~66 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N12
stratixiii_lcell_comb \cache|datapath|tag_array1|data~42feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~42feeder_combout  = ( \cpu|datapath|marreg|data [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~42feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N13
dffeas \cache|datapath|tag_array1|data~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~42 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N39
dffeas \cache|datapath|tag_array1|data~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~90 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N18
stratixiii_lcell_comb \cache|datapath|tag_array1|data~18feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~18feeder_combout  = ( \cpu|datapath|marreg|data [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~18feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~18feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~18feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~18feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N19
dffeas \cache|datapath|tag_array1|data~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~18feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~18 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~352 (
// Equation(s):
// \cache|datapath|tag_array1|data~352_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~18_q )) # (\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array1|data~42_q )))))) # (\cpu|datapath|marreg|data [7] & (\cpu|datapath|marreg|data [5])) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array1|data~66_q )) # (\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~90_q )))))) # (\cpu|datapath|marreg|data [7] & (\cpu|datapath|marreg|data [5])) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|tag_array1|data~66_q ),
	.datad(!\cache|datapath|tag_array1|data~42_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~90_q ),
	.datag(!\cache|datapath|tag_array1|data~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~352 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~352 .lut_mask = 64'h193B1919193B3B3B;
defparam \cache|datapath|tag_array1|data~352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y33_N25
dffeas \cache|datapath|tag_array1|data~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~162 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~162 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N36
stratixiii_lcell_comb \cache|datapath|tag_array1|data~138feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~138feeder_combout  = ( \cpu|datapath|marreg|data [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~138feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~138feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~138feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~138feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N37
dffeas \cache|datapath|tag_array1|data~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~138 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N23
dffeas \cache|datapath|tag_array1|data~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~114 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~114 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y33_N24
stratixiii_lcell_comb \cache|datapath|tag_array1|data~356 (
// Equation(s):
// \cache|datapath|tag_array1|data~356_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array1|data~352_combout  & (\cache|datapath|tag_array1|data~114_q  & ((\cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array1|data~352_combout  & (((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~138_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~352_combout  & 
// (((\cache|datapath|tag_array1|data~162_q  & ((\cpu|datapath|marreg|data [7])))))) # (\cache|datapath|tag_array1|data~352_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~186_q ))) ) )

	.dataa(!\cache|datapath|tag_array1|data~186_q ),
	.datab(!\cache|datapath|tag_array1|data~352_combout ),
	.datac(!\cache|datapath|tag_array1|data~162_q ),
	.datad(!\cache|datapath|tag_array1|data~138_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array1|data~114_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~356 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~356 .lut_mask = 64'h333333330C3F1D1D;
defparam \cache|datapath|tag_array1|data~356 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N17
dffeas \cpu|datapath|marreg|data[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [25]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[25] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N19
dffeas \cpu|datapath|marreg|data[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [27]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[27] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N14
stratixiii_lcell_comb \cache|datapath|tag_array1|data~91feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~91feeder_combout  = ( \cpu|datapath|marreg|data [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~91feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~91feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~91feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~91feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N15
dffeas \cache|datapath|tag_array1|data~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~91feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~91 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N25
dffeas \cache|datapath|tag_array1|data~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~67 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N33
dffeas \cache|datapath|tag_array1|data~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~43 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N15
dffeas \cache|datapath|tag_array1|data~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~19 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N24
stratixiii_lcell_comb \cache|datapath|tag_array1|data~360 (
// Equation(s):
// \cache|datapath|tag_array1|data~360_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~19_q )) # (\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array1|data~43_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array1|data~67_q )))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~91_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~91_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~67_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~43_q ),
	.datag(!\cache|datapath|tag_array1|data~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~360 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~360 .lut_mask = 64'h0C330C770CFF0C77;
defparam \cache|datapath|tag_array1|data~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N5
dffeas \cache|datapath|tag_array1|data~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~163 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N13
dffeas \cache|datapath|tag_array1|data~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~139 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y33_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~187feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~187feeder_combout  = ( \cpu|datapath|marreg|data [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~187feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~187feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~187feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N21
dffeas \cache|datapath|tag_array1|data~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~187 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N7
dffeas \cache|datapath|tag_array1|data~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~115 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y33_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~364 (
// Equation(s):
// \cache|datapath|tag_array1|data~364_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~360_combout )) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~360_combout  & 
// (\cache|datapath|tag_array1|data~115_q )) # (\cache|datapath|tag_array1|data~360_combout  & (((\cache|datapath|tag_array1|data~139_q )))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// (\cache|datapath|tag_array1|data~360_combout )) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~360_combout  & (\cache|datapath|tag_array1|data~163_q )) # (\cache|datapath|tag_array1|data~360_combout  & 
// (((\cache|datapath|tag_array1|data~187_q )))))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array1|data~360_combout ),
	.datac(!\cache|datapath|tag_array1|data~163_q ),
	.datad(!\cache|datapath|tag_array1|data~139_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~187_q ),
	.datag(!\cache|datapath|tag_array1|data~115_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~364 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~364 .lut_mask = 64'h2637262626373737;
defparam \cache|datapath|tag_array1|data~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y33_N38
stratixiii_lcell_comb \cache|datapath|tag_array1|data~185feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~185feeder_combout  = ( \cpu|datapath|marreg|data [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~185feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N39
dffeas \cache|datapath|tag_array1|data~185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~185 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N13
dffeas \cache|datapath|tag_array1|data~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~161 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~161 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N24
stratixiii_lcell_comb \cache|datapath|tag_array1|data~89feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~89feeder_combout  = ( \cpu|datapath|marreg|data [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~89feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~89feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~89feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~89feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \cache|datapath|tag_array1|data~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~89feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~89 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N17
dffeas \cache|datapath|tag_array1|data~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~65 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N25
dffeas \cache|datapath|tag_array1|data~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~41 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N37
dffeas \cache|datapath|tag_array1|data~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~17 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y34_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~344 (
// Equation(s):
// \cache|datapath|tag_array1|data~344_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~17_q )) # (\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array1|data~41_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array1|data~65_q )))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~89_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~89_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~65_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~41_q ),
	.datag(!\cache|datapath|tag_array1|data~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~344 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~344 .lut_mask = 64'h0C330C770CFF0C77;
defparam \cache|datapath|tag_array1|data~344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N32
stratixiii_lcell_comb \cache|datapath|tag_array1|data~137feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~137feeder_combout  = ( \cpu|datapath|marreg|data [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~137feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N33
dffeas \cache|datapath|tag_array1|data~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~137 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N30
stratixiii_lcell_comb \cache|datapath|tag_array1|data~113feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~113feeder_combout  = ( \cpu|datapath|marreg|data [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~113feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~113feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N31
dffeas \cache|datapath|tag_array1|data~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~113 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~113 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N12
stratixiii_lcell_comb \cache|datapath|tag_array1|data~348 (
// Equation(s):
// \cache|datapath|tag_array1|data~348_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & (((\cache|datapath|tag_array1|data~344_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~344_combout  & 
// (\cache|datapath|tag_array1|data~113_q )) # (\cache|datapath|tag_array1|data~344_combout  & ((\cache|datapath|tag_array1|data~137_q )))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array1|data~344_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~344_combout  & (((\cache|datapath|tag_array1|data~161_q )))) # (\cache|datapath|tag_array1|data~344_combout  & 
// (\cache|datapath|tag_array1|data~185_q )))) ) )

	.dataa(!\cache|datapath|tag_array1|data~185_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~161_q ),
	.datad(!\cache|datapath|tag_array1|data~344_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~137_q ),
	.datag(!\cache|datapath|tag_array1|data~113_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~348 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~348 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \cache|datapath|tag_array1|data~348 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y33_N8
stratixiii_lcell_comb \cache|datapath|compare_1|equal~7 (
// Equation(s):
// \cache|datapath|compare_1|equal~7_combout  = ( \cpu|datapath|marreg|data [26] & ( \cache|datapath|tag_array1|data~348_combout  & ( (\cache|datapath|tag_array1|data~356_combout  & (\cpu|datapath|marreg|data [25] & (!\cpu|datapath|marreg|data [27] $ 
// (\cache|datapath|tag_array1|data~364_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [26] & ( \cache|datapath|tag_array1|data~348_combout  & ( (!\cache|datapath|tag_array1|data~356_combout  & (\cpu|datapath|marreg|data [25] & (!\cpu|datapath|marreg|data 
// [27] $ (\cache|datapath|tag_array1|data~364_combout )))) ) ) ) # ( \cpu|datapath|marreg|data [26] & ( !\cache|datapath|tag_array1|data~348_combout  & ( (\cache|datapath|tag_array1|data~356_combout  & (!\cpu|datapath|marreg|data [25] & 
// (!\cpu|datapath|marreg|data [27] $ (\cache|datapath|tag_array1|data~364_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [26] & ( !\cache|datapath|tag_array1|data~348_combout  & ( (!\cache|datapath|tag_array1|data~356_combout  & 
// (!\cpu|datapath|marreg|data [25] & (!\cpu|datapath|marreg|data [27] $ (\cache|datapath|tag_array1|data~364_combout )))) ) ) )

	.dataa(!\cache|datapath|tag_array1|data~356_combout ),
	.datab(!\cpu|datapath|marreg|data [25]),
	.datac(!\cpu|datapath|marreg|data [27]),
	.datad(!\cache|datapath|tag_array1|data~364_combout ),
	.datae(!\cpu|datapath|marreg|data [26]),
	.dataf(!\cache|datapath|tag_array1|data~348_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~7 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~7 .lut_mask = 64'h8008400420021001;
defparam \cache|datapath|compare_1|equal~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y37_N33
dffeas \cpu|datapath|marreg|data[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [28]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[28] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N29
dffeas \cpu|datapath|marreg|data[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [29]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[29] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N23
dffeas \cache|datapath|tag_array1|data~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~93 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N9
dffeas \cache|datapath|tag_array1|data~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~69 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~45feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~45feeder_combout  = ( \cpu|datapath|marreg|data [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~45feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~45feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N17
dffeas \cache|datapath|tag_array1|data~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~45 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N11
dffeas \cache|datapath|tag_array1|data~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~21 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~376 (
// Equation(s):
// \cache|datapath|tag_array1|data~376_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~21_q )) # (\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array1|data~45_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array1|data~69_q )))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~93_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~93_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~69_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~45_q ),
	.datag(!\cache|datapath|tag_array1|data~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~376 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~376 .lut_mask = 64'h0C330C770CFF0C77;
defparam \cache|datapath|tag_array1|data~376 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N21
dffeas \cache|datapath|tag_array1|data~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~165 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y33_N26
stratixiii_lcell_comb \cache|datapath|tag_array1|data~189feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~189feeder_combout  = ( \cpu|datapath|marreg|data [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~189feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N27
dffeas \cache|datapath|tag_array1|data~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~189 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~189 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N34
stratixiii_lcell_comb \cache|datapath|tag_array1|data~141feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~141feeder_combout  = ( \cpu|datapath|marreg|data [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~141feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~141feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N35
dffeas \cache|datapath|tag_array1|data~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~141 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~141 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N36
stratixiii_lcell_comb \cache|datapath|tag_array1|data~117feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~117feeder_combout  = ( \cpu|datapath|marreg|data [29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~117feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~117feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N37
dffeas \cache|datapath|tag_array1|data~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~117 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~117 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~380 (
// Equation(s):
// \cache|datapath|tag_array1|data~380_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~376_combout  & (\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~117_q ))) # (\cache|datapath|tag_array1|data~376_combout 
//  & ((!\cpu|datapath|marreg|data [7]) # (((\cache|datapath|tag_array1|data~141_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~376_combout  & (\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~165_q ))) # 
// (\cache|datapath|tag_array1|data~376_combout  & ((!\cpu|datapath|marreg|data [7]) # (((\cache|datapath|tag_array1|data~189_q ))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~376_combout ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~165_q ),
	.datad(!\cache|datapath|tag_array1|data~189_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~141_q ),
	.datag(!\cache|datapath|tag_array1|data~117_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~380 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~380 .lut_mask = 64'h4646465757574657;
defparam \cache|datapath|tag_array1|data~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y34_N28
stratixiii_lcell_comb \cache|datapath|tag_array1|data~44feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~44feeder_combout  = ( \cpu|datapath|marreg|data [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~44feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N29
dffeas \cache|datapath|tag_array1|data~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~44 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N21
dffeas \cache|datapath|tag_array1|data~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~68 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~68 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N36
stratixiii_lcell_comb \cache|datapath|tag_array1|data~92feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~92feeder_combout  = ( \cpu|datapath|marreg|data [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~92feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~92feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~92feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~92feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N37
dffeas \cache|datapath|tag_array1|data~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~92 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N23
dffeas \cache|datapath|tag_array1|data~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~20 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y34_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~368 (
// Equation(s):
// \cache|datapath|tag_array1|data~368_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~20_q )))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array1|data~44_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array1|data~68_q )) # (\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array1|data~92_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~44_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~68_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~92_q ),
	.datag(!\cache|datapath|tag_array1|data~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~368 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~368 .lut_mask = 64'h0C770C330C770CFF;
defparam \cache|datapath|tag_array1|data~368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N13
dffeas \cache|datapath|tag_array1|data~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~188 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N17
dffeas \cache|datapath|tag_array1|data~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~164 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N39
dffeas \cache|datapath|tag_array1|data~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~140 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N19
dffeas \cache|datapath|tag_array1|data~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~116 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~116 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~372 (
// Equation(s):
// \cache|datapath|tag_array1|data~372_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~368_combout  & (((\cache|datapath|tag_array1|data~116_q  & (\cpu|datapath|marreg|data [7]))))) # 
// (\cache|datapath|tag_array1|data~368_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~140_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~368_combout  & 
// (((\cache|datapath|tag_array1|data~164_q  & (\cpu|datapath|marreg|data [7]))))) # (\cache|datapath|tag_array1|data~368_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~188_q ))) ) )

	.dataa(!\cache|datapath|tag_array1|data~368_combout ),
	.datab(!\cache|datapath|tag_array1|data~188_q ),
	.datac(!\cache|datapath|tag_array1|data~164_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~140_q ),
	.datag(!\cache|datapath|tag_array1|data~116_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~372 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~372 .lut_mask = 64'h550A551B555F551B;
defparam \cache|datapath|tag_array1|data~372 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N28
stratixiii_lcell_comb \cache|datapath|compare_1|equal~8 (
// Equation(s):
// \cache|datapath|compare_1|equal~8_combout  = ( \cpu|datapath|marreg|data [29] & ( \cache|datapath|tag_array1|data~372_combout  & ( (\cpu|datapath|marreg|data [28] & \cache|datapath|tag_array1|data~380_combout ) ) ) ) # ( !\cpu|datapath|marreg|data [29] & 
// ( \cache|datapath|tag_array1|data~372_combout  & ( (\cpu|datapath|marreg|data [28] & !\cache|datapath|tag_array1|data~380_combout ) ) ) ) # ( \cpu|datapath|marreg|data [29] & ( !\cache|datapath|tag_array1|data~372_combout  & ( (!\cpu|datapath|marreg|data 
// [28] & \cache|datapath|tag_array1|data~380_combout ) ) ) ) # ( !\cpu|datapath|marreg|data [29] & ( !\cache|datapath|tag_array1|data~372_combout  & ( (!\cpu|datapath|marreg|data [28] & !\cache|datapath|tag_array1|data~380_combout ) ) ) )

	.dataa(!\cpu|datapath|marreg|data [28]),
	.datab(gnd),
	.datac(!\cache|datapath|tag_array1|data~380_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|marreg|data [29]),
	.dataf(!\cache|datapath|tag_array1|data~372_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~8 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~8 .lut_mask = 64'hA0A00A0A50500505;
defparam \cache|datapath|compare_1|equal~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N38
stratixiii_lcell_comb \cpu|datapath|Add0~117 (
// Equation(s):
// \cpu|datapath|Add0~117_sumout  = SUM(( \cpu|datapath|pc|data [31] ) + ( GND ) + ( \cpu|datapath|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~117 .extended_lut = "off";
defparam \cpu|datapath|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N39
dffeas \cpu|datapath|pc|data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[31] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y33_N33
dffeas \cpu|datapath|marreg|data[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [31]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[31] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y33_N36
stratixiii_lcell_comb \cache|datapath|tag_array1|data~191feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~191feeder_combout  = ( \cpu|datapath|marreg|data [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~191feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~191feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~191feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~191feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N37
dffeas \cache|datapath|tag_array1|data~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~191 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \cache|datapath|tag_array1|data~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~167 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N39
dffeas \cache|datapath|tag_array1|data~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~47 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N13
dffeas \cache|datapath|tag_array1|data~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~71 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N35
dffeas \cache|datapath|tag_array1|data~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~95 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N35
dffeas \cache|datapath|tag_array1|data~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~23 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y34_N12
stratixiii_lcell_comb \cache|datapath|tag_array1|data~336 (
// Equation(s):
// \cache|datapath|tag_array1|data~336_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~23_q )))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array1|data~47_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array1|data~71_q )) # (\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array1|data~95_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~47_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~71_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~95_q ),
	.datag(!\cache|datapath|tag_array1|data~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~336 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~336 .lut_mask = 64'h0C770C330C770CFF;
defparam \cache|datapath|tag_array1|data~336 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N32
stratixiii_lcell_comb \cache|datapath|tag_array1|data~143feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~143feeder_combout  = ( \cpu|datapath|marreg|data [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~143feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~143feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~143feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~143feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N33
dffeas \cache|datapath|tag_array1|data~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~143 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y33_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~119feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~119feeder_combout  = ( \cpu|datapath|marreg|data [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~119feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~119feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N9
dffeas \cache|datapath|tag_array1|data~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~119 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y33_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~340 (
// Equation(s):
// \cache|datapath|tag_array1|data~340_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array1|data~336_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array1|data~336_combout  
// & (\cache|datapath|tag_array1|data~119_q )) # (\cache|datapath|tag_array1|data~336_combout  & ((\cache|datapath|tag_array1|data~143_q )))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array1|data~336_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~336_combout  & (((\cache|datapath|tag_array1|data~167_q )))) # (\cache|datapath|tag_array1|data~336_combout  & 
// (\cache|datapath|tag_array1|data~191_q )))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array1|data~191_q ),
	.datac(!\cache|datapath|tag_array1|data~167_q ),
	.datad(!\cache|datapath|tag_array1|data~336_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~143_q ),
	.datag(!\cache|datapath|tag_array1|data~119_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~340 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~340 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \cache|datapath|tag_array1|data~340 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y33_N32
stratixiii_lcell_comb \cache|datapath|compare_1|equal~9 (
// Equation(s):
// \cache|datapath|compare_1|equal~9_combout  = ( \cpu|datapath|marreg|data [31] & ( \cache|datapath|tag_array1|data~340_combout  & ( (\cache|datapath|compare_1|equal~7_combout  & (\cache|datapath|compare_1|equal~8_combout  & 
// (!\cache|datapath|tag_array1|data~332_combout  $ (\cpu|datapath|marreg|data [30])))) ) ) ) # ( !\cpu|datapath|marreg|data [31] & ( !\cache|datapath|tag_array1|data~340_combout  & ( (\cache|datapath|compare_1|equal~7_combout  & 
// (\cache|datapath|compare_1|equal~8_combout  & (!\cache|datapath|tag_array1|data~332_combout  $ (\cpu|datapath|marreg|data [30])))) ) ) )

	.dataa(!\cache|datapath|tag_array1|data~332_combout ),
	.datab(!\cpu|datapath|marreg|data [30]),
	.datac(!\cache|datapath|compare_1|equal~7_combout ),
	.datad(!\cache|datapath|compare_1|equal~8_combout ),
	.datae(!\cpu|datapath|marreg|data [31]),
	.dataf(!\cache|datapath|tag_array1|data~340_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~9 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~9 .lut_mask = 64'h0009000000000009;
defparam \cache|datapath|compare_1|equal~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N29
dffeas \cpu|datapath|marreg|data[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[18] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N39
dffeas \cache|datapath|tag_array1|data~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~130 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N31
dffeas \cache|datapath|tag_array1|data~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~178 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N13
dffeas \cache|datapath|tag_array1|data~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~154 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N23
dffeas \cache|datapath|tag_array1|data~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~34 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N9
dffeas \cache|datapath|tag_array1|data~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~58 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N28
stratixiii_lcell_comb \cache|datapath|tag_array1|data~82feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~82feeder_combout  = ( \cpu|datapath|marreg|data [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~82feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \cache|datapath|tag_array1|data~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~82 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \cache|datapath|tag_array1|data~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~10 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~256 (
// Equation(s):
// \cache|datapath|tag_array1|data~256_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~10_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~34_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~58_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cache|datapath|tag_array1|data~82_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~34_q ),
	.datac(!\cache|datapath|tag_array1|data~58_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~82_q ),
	.datag(!\cache|datapath|tag_array1|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~256 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~256 .lut_mask = 64'h1B550A551B555F55;
defparam \cache|datapath|tag_array1|data~256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N35
dffeas \cache|datapath|tag_array1|data~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~106 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~106 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N12
stratixiii_lcell_comb \cache|datapath|tag_array1|data~260 (
// Equation(s):
// \cache|datapath|tag_array1|data~260_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & (((\cache|datapath|tag_array1|data~256_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~256_combout  & 
// ((\cache|datapath|tag_array1|data~106_q ))) # (\cache|datapath|tag_array1|data~256_combout  & (\cache|datapath|tag_array1|data~130_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & 
// (((\cache|datapath|tag_array1|data~256_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~256_combout  & ((\cache|datapath|tag_array1|data~154_q ))) # (\cache|datapath|tag_array1|data~256_combout  & 
// (\cache|datapath|tag_array1|data~178_q ))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~130_q ),
	.datab(!\cache|datapath|tag_array1|data~178_q ),
	.datac(!\cache|datapath|tag_array1|data~154_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~256_combout ),
	.datag(!\cache|datapath|tag_array1|data~106_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~260 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~260 .lut_mask = 64'h000F000FFF55FF33;
defparam \cache|datapath|tag_array1|data~260 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N19
dffeas \cpu|datapath|marreg|data[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[16] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N21
dffeas \cpu|datapath|marreg|data[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[17] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N35
dffeas \cache|datapath|tag_array1|data~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~177 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N9
dffeas \cache|datapath|tag_array1|data~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~153 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N21
dffeas \cache|datapath|tag_array1|data~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~33 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N25
dffeas \cache|datapath|tag_array1|data~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~57 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N13
dffeas \cache|datapath|tag_array1|data~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~81 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N27
dffeas \cache|datapath|tag_array1|data~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~9 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N24
stratixiii_lcell_comb \cache|datapath|tag_array1|data~248 (
// Equation(s):
// \cache|datapath|tag_array1|data~248_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~9_q  & ((!\cpu|datapath|marreg|data [7])))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~33_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~57_q  & ((!\cpu|datapath|marreg|data [7])))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~81_q ))))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~33_q ),
	.datac(!\cache|datapath|tag_array1|data~57_q ),
	.datad(!\cache|datapath|tag_array1|data~81_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array1|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~248 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~248 .lut_mask = 64'h1B1B0A5F55555555;
defparam \cache|datapath|tag_array1|data~248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N32
stratixiii_lcell_comb \cache|datapath|tag_array1|data~129feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~129feeder_combout  = ( \cpu|datapath|marreg|data [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~129feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~129feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~129feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~129feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N33
dffeas \cache|datapath|tag_array1|data~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~129 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N30
stratixiii_lcell_comb \cache|datapath|tag_array1|data~105feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~105feeder_combout  = ( \cpu|datapath|marreg|data [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~105feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~105feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~105feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~105feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N31
dffeas \cache|datapath|tag_array1|data~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~105feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~105 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~105 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~252 (
// Equation(s):
// \cache|datapath|tag_array1|data~252_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & (((\cache|datapath|tag_array1|data~248_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~248_combout  & 
// (\cache|datapath|tag_array1|data~105_q )) # (\cache|datapath|tag_array1|data~248_combout  & ((\cache|datapath|tag_array1|data~129_q )))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array1|data~248_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~248_combout  & (((\cache|datapath|tag_array1|data~153_q )))) # (\cache|datapath|tag_array1|data~248_combout  & 
// (\cache|datapath|tag_array1|data~177_q )))) ) )

	.dataa(!\cache|datapath|tag_array1|data~177_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~153_q ),
	.datad(!\cache|datapath|tag_array1|data~248_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~129_q ),
	.datag(!\cache|datapath|tag_array1|data~105_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~252 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~252 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \cache|datapath|tag_array1|data~252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N29
dffeas \cache|datapath|tag_array1|data~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~128 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N5
dffeas \cache|datapath|tag_array1|data~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~152 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N19
dffeas \cache|datapath|tag_array1|data~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~32 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N1
dffeas \cache|datapath|tag_array1|data~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~56 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N6
stratixiii_lcell_comb \cache|datapath|tag_array1|data~80feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~80feeder_combout  = ( \cpu|datapath|marreg|data [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~80feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N7
dffeas \cache|datapath|tag_array1|data~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~80 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N30
stratixiii_lcell_comb \cache|datapath|tag_array1|data~8feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~8feeder_combout  = ( \cpu|datapath|marreg|data [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~8feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~8feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~8feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~8feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N31
dffeas \cache|datapath|tag_array1|data~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~8feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~8 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~240 (
// Equation(s):
// \cache|datapath|tag_array1|data~240_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~8_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~32_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~56_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cache|datapath|tag_array1|data~80_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~32_q ),
	.datac(!\cache|datapath|tag_array1|data~56_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~80_q ),
	.datag(!\cache|datapath|tag_array1|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~240 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~240 .lut_mask = 64'h1B550A551B555F55;
defparam \cache|datapath|tag_array1|data~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N32
stratixiii_lcell_comb \cache|datapath|tag_array1|data~176feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~176feeder_combout  = ( \cpu|datapath|marreg|data [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~176feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~176feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~176feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~176feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N33
dffeas \cache|datapath|tag_array1|data~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~176 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N27
dffeas \cache|datapath|tag_array1|data~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~104 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~104 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~244 (
// Equation(s):
// \cache|datapath|tag_array1|data~244_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array1|data~240_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~240_combout  
// & (((\cache|datapath|tag_array1|data~104_q )))) # (\cache|datapath|tag_array1|data~240_combout  & (\cache|datapath|tag_array1|data~128_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & 
// (((\cache|datapath|tag_array1|data~240_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~240_combout  & (\cache|datapath|tag_array1|data~152_q )) # (\cache|datapath|tag_array1|data~240_combout  & 
// ((\cache|datapath|tag_array1|data~176_q )))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~128_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~152_q ),
	.datad(!\cache|datapath|tag_array1|data~240_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~176_q ),
	.datag(!\cache|datapath|tag_array1|data~104_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~244 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~244 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \cache|datapath|tag_array1|data~244 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N20
stratixiii_lcell_comb \cache|datapath|compare_1|equal~2 (
// Equation(s):
// \cache|datapath|compare_1|equal~2_combout  = ( \cpu|datapath|marreg|data [17] & ( \cache|datapath|tag_array1|data~244_combout  & ( (\cpu|datapath|marreg|data [16] & (\cache|datapath|tag_array1|data~252_combout  & 
// (!\cache|datapath|tag_array1|data~260_combout  $ (\cpu|datapath|marreg|data [18])))) ) ) ) # ( !\cpu|datapath|marreg|data [17] & ( \cache|datapath|tag_array1|data~244_combout  & ( (\cpu|datapath|marreg|data [16] & 
// (!\cache|datapath|tag_array1|data~252_combout  & (!\cache|datapath|tag_array1|data~260_combout  $ (\cpu|datapath|marreg|data [18])))) ) ) ) # ( \cpu|datapath|marreg|data [17] & ( !\cache|datapath|tag_array1|data~244_combout  & ( 
// (!\cpu|datapath|marreg|data [16] & (\cache|datapath|tag_array1|data~252_combout  & (!\cache|datapath|tag_array1|data~260_combout  $ (\cpu|datapath|marreg|data [18])))) ) ) ) # ( !\cpu|datapath|marreg|data [17] & ( 
// !\cache|datapath|tag_array1|data~244_combout  & ( (!\cpu|datapath|marreg|data [16] & (!\cache|datapath|tag_array1|data~252_combout  & (!\cache|datapath|tag_array1|data~260_combout  $ (\cpu|datapath|marreg|data [18])))) ) ) )

	.dataa(!\cache|datapath|tag_array1|data~260_combout ),
	.datab(!\cpu|datapath|marreg|data [18]),
	.datac(!\cpu|datapath|marreg|data [16]),
	.datad(!\cache|datapath|tag_array1|data~252_combout ),
	.datae(!\cpu|datapath|marreg|data [17]),
	.dataf(!\cache|datapath|tag_array1|data~244_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~2 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~2 .lut_mask = 64'h9000009009000009;
defparam \cache|datapath|compare_1|equal~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N21
dffeas \cpu|datapath|marreg|data[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[19] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N14
stratixiii_lcell_comb \cache|datapath|tag_array1|data~131feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~131feeder_combout  = ( \cpu|datapath|marreg|data [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~131feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~131feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~131feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~131feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N15
dffeas \cache|datapath|tag_array1|data~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~131feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~131 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~35feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~35feeder_combout  = ( \cpu|datapath|marreg|data [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~35feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N21
dffeas \cache|datapath|tag_array1|data~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~35 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N9
dffeas \cache|datapath|tag_array1|data~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~59 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~59 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N32
stratixiii_lcell_comb \cache|datapath|tag_array1|data~83feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~83feeder_combout  = ( \cpu|datapath|marreg|data [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~83feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N33
dffeas \cache|datapath|tag_array1|data~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~83 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N30
stratixiii_lcell_comb \cache|datapath|tag_array1|data~11feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~11feeder_combout  = ( \cpu|datapath|marreg|data [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~11feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N31
dffeas \cache|datapath|tag_array1|data~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~11 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~216 (
// Equation(s):
// \cache|datapath|tag_array1|data~216_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~11_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~35_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~59_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cache|datapath|tag_array1|data~83_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~35_q ),
	.datac(!\cache|datapath|tag_array1|data~59_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~83_q ),
	.datag(!\cache|datapath|tag_array1|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~216 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~216 .lut_mask = 64'h1B550A551B555F55;
defparam \cache|datapath|tag_array1|data~216 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N13
dffeas \cache|datapath|tag_array1|data~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~155 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~155 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N33
dffeas \cache|datapath|tag_array1|data~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~179 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N31
dffeas \cache|datapath|tag_array1|data~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~107 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~107 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N12
stratixiii_lcell_comb \cache|datapath|tag_array1|data~220 (
// Equation(s):
// \cache|datapath|tag_array1|data~220_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~216_combout  & (((\cache|datapath|tag_array1|data~107_q  & (\cpu|datapath|marreg|data [7]))))) # 
// (\cache|datapath|tag_array1|data~216_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~131_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array1|data~216_combout  & 
// (\cache|datapath|tag_array1|data~155_q  & (\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~216_combout  & (((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~179_q ))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~131_q ),
	.datab(!\cache|datapath|tag_array1|data~216_combout ),
	.datac(!\cache|datapath|tag_array1|data~155_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~179_q ),
	.datag(!\cache|datapath|tag_array1|data~107_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~220 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~220 .lut_mask = 64'h331D330C331D333F;
defparam \cache|datapath|tag_array1|data~220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N17
dffeas \cpu|datapath|marreg|data[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[20] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N37
dffeas \cache|datapath|tag_array1|data~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~84 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N13
dffeas \cache|datapath|tag_array1|data~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~60 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N22
stratixiii_lcell_comb \cache|datapath|tag_array1|data~36feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~36feeder_combout  = ( \cpu|datapath|marreg|data [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~36feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N23
dffeas \cache|datapath|tag_array1|data~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~36 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N35
dffeas \cache|datapath|tag_array1|data~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~12 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N12
stratixiii_lcell_comb \cache|datapath|tag_array1|data~224 (
// Equation(s):
// \cache|datapath|tag_array1|data~224_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~12_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cache|datapath|tag_array1|data~36_q ) # (\cpu|datapath|marreg|data [7]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~60_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~84_q ))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~84_q ),
	.datac(!\cache|datapath|tag_array1|data~60_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~36_q ),
	.datag(!\cache|datapath|tag_array1|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~224 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~224 .lut_mask = 64'h0A551B555F551B55;
defparam \cache|datapath|tag_array1|data~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~132feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~132feeder_combout  = \cpu|datapath|marreg|data [20]

	.dataa(gnd),
	.datab(!\cpu|datapath|marreg|data [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~132feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~132feeder .lut_mask = 64'h3333333333333333;
defparam \cache|datapath|tag_array1|data~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N17
dffeas \cache|datapath|tag_array1|data~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~132 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N17
dffeas \cache|datapath|tag_array1|data~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~156 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N39
dffeas \cache|datapath|tag_array1|data~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~180 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N35
dffeas \cache|datapath|tag_array1|data~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~108 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~108 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~228 (
// Equation(s):
// \cache|datapath|tag_array1|data~228_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~224_combout  & (((\cache|datapath|tag_array1|data~108_q  & (\cpu|datapath|marreg|data [7]))))) # 
// (\cache|datapath|tag_array1|data~224_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~132_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~224_combout  & 
// (((\cache|datapath|tag_array1|data~156_q  & (\cpu|datapath|marreg|data [7]))))) # (\cache|datapath|tag_array1|data~224_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~180_q ))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~224_combout ),
	.datab(!\cache|datapath|tag_array1|data~132_q ),
	.datac(!\cache|datapath|tag_array1|data~156_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~180_q ),
	.datag(!\cache|datapath|tag_array1|data~108_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~228 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~228 .lut_mask = 64'h551B550A551B555F;
defparam \cache|datapath|tag_array1|data~228 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N5
dffeas \cpu|datapath|marreg|data[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[21] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~37feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~37feeder_combout  = ( \cpu|datapath|marreg|data [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~37feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N5
dffeas \cache|datapath|tag_array1|data~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~37 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N17
dffeas \cache|datapath|tag_array1|data~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~61 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N24
stratixiii_lcell_comb \cache|datapath|tag_array1|data~85feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~85feeder_combout  = ( \cpu|datapath|marreg|data [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~85feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N25
dffeas \cache|datapath|tag_array1|data~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~85 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N19
dffeas \cache|datapath|tag_array1|data~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~13 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~232 (
// Equation(s):
// \cache|datapath|tag_array1|data~232_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~13_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~37_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~61_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cache|datapath|tag_array1|data~85_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~37_q ),
	.datac(!\cache|datapath|tag_array1|data~61_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~85_q ),
	.datag(!\cache|datapath|tag_array1|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~232 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~232 .lut_mask = 64'h1B550A551B555F55;
defparam \cache|datapath|tag_array1|data~232 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N37
dffeas \cache|datapath|tag_array1|data~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~181 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N21
dffeas \cache|datapath|tag_array1|data~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~157 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~157 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N25
dffeas \cache|datapath|tag_array1|data~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~133 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N23
dffeas \cache|datapath|tag_array1|data~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~109 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~236 (
// Equation(s):
// \cache|datapath|tag_array1|data~236_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~232_combout  & (((\cache|datapath|tag_array1|data~109_q  & (\cpu|datapath|marreg|data [7]))))) # 
// (\cache|datapath|tag_array1|data~232_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~133_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~232_combout  & 
// (((\cache|datapath|tag_array1|data~157_q  & (\cpu|datapath|marreg|data [7]))))) # (\cache|datapath|tag_array1|data~232_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~181_q ))) ) )

	.dataa(!\cache|datapath|tag_array1|data~232_combout ),
	.datab(!\cache|datapath|tag_array1|data~181_q ),
	.datac(!\cache|datapath|tag_array1|data~157_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~133_q ),
	.datag(!\cache|datapath|tag_array1|data~109_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~236 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~236 .lut_mask = 64'h550A551B555F551B;
defparam \cache|datapath|tag_array1|data~236 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N16
stratixiii_lcell_comb \cache|datapath|compare_1|equal~1 (
// Equation(s):
// \cache|datapath|compare_1|equal~1_combout  = ( \cpu|datapath|marreg|data [20] & ( \cpu|datapath|marreg|data [19] & ( (\cache|datapath|tag_array1|data~220_combout  & (\cache|datapath|tag_array1|data~228_combout  & (!\cpu|datapath|marreg|data [21] $ 
// (\cache|datapath|tag_array1|data~236_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [20] & ( \cpu|datapath|marreg|data [19] & ( (\cache|datapath|tag_array1|data~220_combout  & (!\cache|datapath|tag_array1|data~228_combout  & (!\cpu|datapath|marreg|data 
// [21] $ (\cache|datapath|tag_array1|data~236_combout )))) ) ) ) # ( \cpu|datapath|marreg|data [20] & ( !\cpu|datapath|marreg|data [19] & ( (!\cache|datapath|tag_array1|data~220_combout  & (\cache|datapath|tag_array1|data~228_combout  & 
// (!\cpu|datapath|marreg|data [21] $ (\cache|datapath|tag_array1|data~236_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [20] & ( !\cpu|datapath|marreg|data [19] & ( (!\cache|datapath|tag_array1|data~220_combout  & 
// (!\cache|datapath|tag_array1|data~228_combout  & (!\cpu|datapath|marreg|data [21] $ (\cache|datapath|tag_array1|data~236_combout )))) ) ) )

	.dataa(!\cache|datapath|tag_array1|data~220_combout ),
	.datab(!\cache|datapath|tag_array1|data~228_combout ),
	.datac(!\cpu|datapath|marreg|data [21]),
	.datad(!\cache|datapath|tag_array1|data~236_combout ),
	.datae(!\cpu|datapath|marreg|data [20]),
	.dataf(!\cpu|datapath|marreg|data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~1 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~1 .lut_mask = 64'h8008200240041001;
defparam \cache|datapath|compare_1|equal~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y34_N13
dffeas \cpu|datapath|marreg|data[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [24]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[24] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N28
stratixiii_lcell_comb \cache|datapath|tag_array1|data~136feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~136feeder_combout  = ( \cpu|datapath|marreg|data [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~136feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N29
dffeas \cache|datapath|tag_array1|data~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~136 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N9
dffeas \cache|datapath|tag_array1|data~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~160 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N6
stratixiii_lcell_comb \cache|datapath|tag_array1|data~184feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~184feeder_combout  = ( \cpu|datapath|marreg|data [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~184feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~184feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~184feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~184feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N7
dffeas \cache|datapath|tag_array1|data~184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~184 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y32_N36
stratixiii_lcell_comb \cache|datapath|tag_array1|data~40feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~40feeder_combout  = ( \cpu|datapath|marreg|data [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~40feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~40feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~40feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~40feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N37
dffeas \cache|datapath|tag_array1|data~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~40feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~40 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N27
dffeas \cache|datapath|tag_array1|data~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~88 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N21
dffeas \cache|datapath|tag_array1|data~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~64 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y34_N23
dffeas \cache|datapath|tag_array1|data~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~16 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~208 (
// Equation(s):
// \cache|datapath|tag_array1|data~208_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array1|data~16_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array1|data~40_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array1|data~64_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~88_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~40_q ),
	.datab(!\cache|datapath|tag_array1|data~88_q ),
	.datac(!\cache|datapath|tag_array1|data~64_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array1|data~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~208 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~208 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cache|datapath|tag_array1|data~208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N11
dffeas \cache|datapath|tag_array1|data~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~112 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~112 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~212 (
// Equation(s):
// \cache|datapath|tag_array1|data~212_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array1|data~208_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array1|data~208_combout  
// & ((\cache|datapath|tag_array1|data~112_q ))) # (\cache|datapath|tag_array1|data~208_combout  & (\cache|datapath|tag_array1|data~136_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & 
// (((\cache|datapath|tag_array1|data~208_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~208_combout  & (\cache|datapath|tag_array1|data~160_q )) # (\cache|datapath|tag_array1|data~208_combout  & 
// ((\cache|datapath|tag_array1|data~184_q )))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~136_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~160_q ),
	.datad(!\cache|datapath|tag_array1|data~184_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~208_combout ),
	.datag(!\cache|datapath|tag_array1|data~112_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~212 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~212 .lut_mask = 64'h03030303DDDDCCFF;
defparam \cache|datapath|tag_array1|data~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N11
dffeas \cpu|datapath|marreg|data[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[23] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N27
dffeas \cache|datapath|tag_array1|data~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~39 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N5
dffeas \cache|datapath|tag_array1|data~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~63 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~63 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N28
stratixiii_lcell_comb \cache|datapath|tag_array1|data~87feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~87feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~87feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N29
dffeas \cache|datapath|tag_array1|data~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~87 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~87 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N22
stratixiii_lcell_comb \cache|datapath|tag_array1|data~15feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~15feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~15feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N23
dffeas \cache|datapath|tag_array1|data~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~15 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~200 (
// Equation(s):
// \cache|datapath|tag_array1|data~200_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~15_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~39_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~63_q  & (!\cpu|datapath|marreg|data [7]))) # 
// (\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~87_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~39_q ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|tag_array1|data~63_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~87_q ),
	.datag(!\cache|datapath|tag_array1|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~200 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~200 .lut_mask = 64'h1D330C331D333F33;
defparam \cache|datapath|tag_array1|data~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N30
stratixiii_lcell_comb \cache|datapath|tag_array1|data~135feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~135feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~135feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~135feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N31
dffeas \cache|datapath|tag_array1|data~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~135 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N25
dffeas \cache|datapath|tag_array1|data~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~159 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~159 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N28
stratixiii_lcell_comb \cache|datapath|tag_array1|data~183feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~183feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~183feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N29
dffeas \cache|datapath|tag_array1|data~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~183 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~183 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N2
stratixiii_lcell_comb \cache|datapath|tag_array1|data~111feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~111feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~111feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N3
dffeas \cache|datapath|tag_array1|data~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~111 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N24
stratixiii_lcell_comb \cache|datapath|tag_array1|data~204 (
// Equation(s):
// \cache|datapath|tag_array1|data~204_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~200_combout  & (((\cache|datapath|tag_array1|data~111_q  & (\cpu|datapath|marreg|data [7]))))) # 
// (\cache|datapath|tag_array1|data~200_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~135_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~200_combout  & 
// (((\cache|datapath|tag_array1|data~159_q  & (\cpu|datapath|marreg|data [7]))))) # (\cache|datapath|tag_array1|data~200_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~183_q ))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~200_combout ),
	.datab(!\cache|datapath|tag_array1|data~135_q ),
	.datac(!\cache|datapath|tag_array1|data~159_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~183_q ),
	.datag(!\cache|datapath|tag_array1|data~111_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~204 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~204 .lut_mask = 64'h551B550A551B555F;
defparam \cache|datapath|tag_array1|data~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N5
dffeas \cpu|datapath|marreg|data[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[22] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N21
dffeas \cache|datapath|tag_array1|data~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~86 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N35
dffeas \cache|datapath|tag_array1|data~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~38 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N1
dffeas \cache|datapath|tag_array1|data~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~62 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N27
dffeas \cache|datapath|tag_array1|data~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~14 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~14 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~192 (
// Equation(s):
// \cache|datapath|tag_array1|data~192_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array1|data~14_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array1|data~38_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array1|data~62_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~86_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~86_q ),
	.datab(!\cache|datapath|tag_array1|data~38_q ),
	.datac(!\cache|datapath|tag_array1|data~62_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array1|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~192 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~192 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cache|datapath|tag_array1|data~192 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~182feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~182feeder_combout  = ( \cpu|datapath|marreg|data [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~182feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~182feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~182feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~182feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N1
dffeas \cache|datapath|tag_array1|data~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~182 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y35_N21
dffeas \cache|datapath|tag_array1|data~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~158 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N3
dffeas \cache|datapath|tag_array1|data~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~134 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~134 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~110feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~110feeder_combout  = ( \cpu|datapath|marreg|data [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~110feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~110feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~110feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~110feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y35_N5
dffeas \cache|datapath|tag_array1|data~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~110 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y35_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~196 (
// Equation(s):
// \cache|datapath|tag_array1|data~196_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~192_combout  & (((\cache|datapath|tag_array1|data~110_q  & ((\cpu|datapath|marreg|data [7])))))) # 
// (\cache|datapath|tag_array1|data~192_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~134_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~192_combout  & 
// (((\cache|datapath|tag_array1|data~158_q  & ((\cpu|datapath|marreg|data [7])))))) # (\cache|datapath|tag_array1|data~192_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~182_q ))) ) )

	.dataa(!\cache|datapath|tag_array1|data~192_combout ),
	.datab(!\cache|datapath|tag_array1|data~182_q ),
	.datac(!\cache|datapath|tag_array1|data~158_q ),
	.datad(!\cache|datapath|tag_array1|data~134_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array1|data~110_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~196 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~196 .lut_mask = 64'h555555550A5F1B1B;
defparam \cache|datapath|tag_array1|data~196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N10
stratixiii_lcell_comb \cache|datapath|compare_1|equal~0 (
// Equation(s):
// \cache|datapath|compare_1|equal~0_combout  = ( \cpu|datapath|marreg|data [23] & ( \cache|datapath|tag_array1|data~196_combout  & ( (\cache|datapath|tag_array1|data~204_combout  & (\cpu|datapath|marreg|data [22] & 
// (!\cache|datapath|tag_array1|data~212_combout  $ (\cpu|datapath|marreg|data [24])))) ) ) ) # ( !\cpu|datapath|marreg|data [23] & ( \cache|datapath|tag_array1|data~196_combout  & ( (!\cache|datapath|tag_array1|data~204_combout  & (\cpu|datapath|marreg|data 
// [22] & (!\cache|datapath|tag_array1|data~212_combout  $ (\cpu|datapath|marreg|data [24])))) ) ) ) # ( \cpu|datapath|marreg|data [23] & ( !\cache|datapath|tag_array1|data~196_combout  & ( (\cache|datapath|tag_array1|data~204_combout  & 
// (!\cpu|datapath|marreg|data [22] & (!\cache|datapath|tag_array1|data~212_combout  $ (\cpu|datapath|marreg|data [24])))) ) ) ) # ( !\cpu|datapath|marreg|data [23] & ( !\cache|datapath|tag_array1|data~196_combout  & ( 
// (!\cache|datapath|tag_array1|data~204_combout  & (!\cpu|datapath|marreg|data [22] & (!\cache|datapath|tag_array1|data~212_combout  $ (\cpu|datapath|marreg|data [24])))) ) ) )

	.dataa(!\cache|datapath|tag_array1|data~212_combout ),
	.datab(!\cpu|datapath|marreg|data [24]),
	.datac(!\cache|datapath|tag_array1|data~204_combout ),
	.datad(!\cpu|datapath|marreg|data [22]),
	.datae(!\cpu|datapath|marreg|data [23]),
	.dataf(!\cache|datapath|tag_array1|data~196_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~0 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~0 .lut_mask = 64'h9000090000900009;
defparam \cache|datapath|compare_1|equal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N9
dffeas \cpu|datapath|marreg|data[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[13] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N37
dffeas \cache|datapath|tag_array1|data~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~77 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N33
dffeas \cache|datapath|tag_array1|data~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~53 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~53 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N7
dffeas \cache|datapath|tag_array1|data~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~29 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N15
dffeas \cache|datapath|tag_array1|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~5 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N32
stratixiii_lcell_comb \cache|datapath|tag_array1|data~264 (
// Equation(s):
// \cache|datapath|tag_array1|data~264_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~5_q  & ((!\cpu|datapath|marreg|data [7])))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~29_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~53_q  & ((!\cpu|datapath|marreg|data [7])))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~77_q ))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~77_q ),
	.datac(!\cache|datapath|tag_array1|data~53_q ),
	.datad(!\cache|datapath|tag_array1|data~29_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array1|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~264 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~264 .lut_mask = 64'h0A5F1B1B55555555;
defparam \cache|datapath|tag_array1|data~264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~125feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~125feeder_combout  = ( \cpu|datapath|marreg|data [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~125feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N1
dffeas \cache|datapath|tag_array1|data~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~125 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y33_N17
dffeas \cache|datapath|tag_array1|data~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~149 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~149 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N30
stratixiii_lcell_comb \cache|datapath|tag_array1|data~173feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~173feeder_combout  = ( \cpu|datapath|marreg|data [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~173feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~173feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~173feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~173feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N31
dffeas \cache|datapath|tag_array1|data~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~173 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~173 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N36
stratixiii_lcell_comb \cache|datapath|tag_array1|data~101feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~101feeder_combout  = ( \cpu|datapath|marreg|data [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~101feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~101feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~101feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~101feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y33_N37
dffeas \cache|datapath|tag_array1|data~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~101feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~101 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y33_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~268 (
// Equation(s):
// \cache|datapath|tag_array1|data~268_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~264_combout  & (((\cache|datapath|tag_array1|data~101_q  & (\cpu|datapath|marreg|data [7]))))) # 
// (\cache|datapath|tag_array1|data~264_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~125_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~264_combout  & 
// (((\cache|datapath|tag_array1|data~149_q  & (\cpu|datapath|marreg|data [7]))))) # (\cache|datapath|tag_array1|data~264_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~173_q ))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~264_combout ),
	.datab(!\cache|datapath|tag_array1|data~125_q ),
	.datac(!\cache|datapath|tag_array1|data~149_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~173_q ),
	.datag(!\cache|datapath|tag_array1|data~101_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~268 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~268 .lut_mask = 64'h551B550A551B555F;
defparam \cache|datapath|tag_array1|data~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N33
dffeas \cpu|datapath|marreg|data[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[14] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y32_N38
stratixiii_lcell_comb \cache|datapath|tag_array1|data~78feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~78feeder_combout  = ( \cpu|datapath|marreg|data [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~78feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~78feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~78feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~78feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y32_N39
dffeas \cache|datapath|tag_array1|data~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~78feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~78 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N17
dffeas \cache|datapath|tag_array1|data~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~54 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~54 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N27
dffeas \cache|datapath|tag_array1|data~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~30 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N38
stratixiii_lcell_comb \cache|datapath|tag_array1|data~6feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~6feeder_combout  = ( \cpu|datapath|marreg|data [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~6feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N39
dffeas \cache|datapath|tag_array1|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~6 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~272 (
// Equation(s):
// \cache|datapath|tag_array1|data~272_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~6_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cache|datapath|tag_array1|data~30_q ) # (\cpu|datapath|marreg|data [7]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~54_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~78_q ))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~78_q ),
	.datac(!\cache|datapath|tag_array1|data~54_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~30_q ),
	.datag(!\cache|datapath|tag_array1|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~272 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~272 .lut_mask = 64'h0A551B555F551B55;
defparam \cache|datapath|tag_array1|data~272 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~126feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~126feeder_combout  = \cpu|datapath|marreg|data [14]

	.dataa(!\cpu|datapath|marreg|data [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~126feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~126feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array1|data~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N1
dffeas \cache|datapath|tag_array1|data~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~126 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N1
dffeas \cache|datapath|tag_array1|data~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~150 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~150 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~174feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~174feeder_combout  = ( \cpu|datapath|marreg|data [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~174feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N21
dffeas \cache|datapath|tag_array1|data~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~174 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~174 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~102feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~102feeder_combout  = ( \cpu|datapath|marreg|data [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~102feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~102feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~102feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~102feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N5
dffeas \cache|datapath|tag_array1|data~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~102 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~102 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~276 (
// Equation(s):
// \cache|datapath|tag_array1|data~276_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~272_combout  & (((\cache|datapath|tag_array1|data~102_q  & (\cpu|datapath|marreg|data [7]))))) # 
// (\cache|datapath|tag_array1|data~272_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~126_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~272_combout  & 
// (((\cache|datapath|tag_array1|data~150_q  & (\cpu|datapath|marreg|data [7]))))) # (\cache|datapath|tag_array1|data~272_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~174_q ))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~272_combout ),
	.datab(!\cache|datapath|tag_array1|data~126_q ),
	.datac(!\cache|datapath|tag_array1|data~150_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~174_q ),
	.datag(!\cache|datapath|tag_array1|data~102_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~276 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~276 .lut_mask = 64'h551B550A551B555F;
defparam \cache|datapath|tag_array1|data~276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N5
dffeas \cpu|datapath|marreg|data[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[15] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N27
dffeas \cache|datapath|tag_array1|data~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~127 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N25
dffeas \cache|datapath|tag_array1|data~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~151 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~151 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N21
dffeas \cache|datapath|tag_array1|data~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~55 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N25
dffeas \cache|datapath|tag_array1|data~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~31 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~79feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~79feeder_combout  = ( \cpu|datapath|marreg|data [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~79feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~79feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~79feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~79feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \cache|datapath|tag_array1|data~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~79feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~79 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~7feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~7feeder_combout  = ( \cpu|datapath|marreg|data [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~7feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y36_N5
dffeas \cache|datapath|tag_array1|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~7 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y36_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~280 (
// Equation(s):
// \cache|datapath|tag_array1|data~280_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (!\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~7_q ))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cache|datapath|tag_array1|data~31_q ))) # (\cpu|datapath|marreg|data [7]))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (!\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~55_q ))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cache|datapath|tag_array1|data~79_q ))) # (\cpu|datapath|marreg|data [7]))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~55_q ),
	.datad(!\cache|datapath|tag_array1|data~31_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~79_q ),
	.datag(!\cache|datapath|tag_array1|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~280 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~280 .lut_mask = 64'h195D1919195D5D5D;
defparam \cache|datapath|tag_array1|data~280 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N10
stratixiii_lcell_comb \cache|datapath|tag_array1|data~175feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~175feeder_combout  = ( \cpu|datapath|marreg|data [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~175feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~175feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~175feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~175feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N11
dffeas \cache|datapath|tag_array1|data~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~175 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~175 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N22
stratixiii_lcell_comb \cache|datapath|tag_array1|data~103feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~103feeder_combout  = ( \cpu|datapath|marreg|data [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~103feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~103feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~103feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~103feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N23
dffeas \cache|datapath|tag_array1|data~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~103 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~103 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N24
stratixiii_lcell_comb \cache|datapath|tag_array1|data~284 (
// Equation(s):
// \cache|datapath|tag_array1|data~284_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array1|data~280_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~280_combout  
// & (((\cache|datapath|tag_array1|data~103_q )))) # (\cache|datapath|tag_array1|data~280_combout  & (\cache|datapath|tag_array1|data~127_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & 
// (((\cache|datapath|tag_array1|data~280_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~280_combout  & (\cache|datapath|tag_array1|data~151_q )) # (\cache|datapath|tag_array1|data~280_combout  & 
// ((\cache|datapath|tag_array1|data~175_q )))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~127_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~151_q ),
	.datad(!\cache|datapath|tag_array1|data~280_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~175_q ),
	.datag(!\cache|datapath|tag_array1|data~103_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~284 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~284 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \cache|datapath|tag_array1|data~284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N32
stratixiii_lcell_comb \cache|datapath|compare_1|equal~3 (
// Equation(s):
// \cache|datapath|compare_1|equal~3_combout  = ( \cpu|datapath|marreg|data [14] & ( \cache|datapath|tag_array1|data~284_combout  & ( (\cache|datapath|tag_array1|data~276_combout  & (\cpu|datapath|marreg|data [15] & 
// (!\cache|datapath|tag_array1|data~268_combout  $ (\cpu|datapath|marreg|data [13])))) ) ) ) # ( !\cpu|datapath|marreg|data [14] & ( \cache|datapath|tag_array1|data~284_combout  & ( (!\cache|datapath|tag_array1|data~276_combout  & (\cpu|datapath|marreg|data 
// [15] & (!\cache|datapath|tag_array1|data~268_combout  $ (\cpu|datapath|marreg|data [13])))) ) ) ) # ( \cpu|datapath|marreg|data [14] & ( !\cache|datapath|tag_array1|data~284_combout  & ( (\cache|datapath|tag_array1|data~276_combout  & 
// (!\cpu|datapath|marreg|data [15] & (!\cache|datapath|tag_array1|data~268_combout  $ (\cpu|datapath|marreg|data [13])))) ) ) ) # ( !\cpu|datapath|marreg|data [14] & ( !\cache|datapath|tag_array1|data~284_combout  & ( 
// (!\cache|datapath|tag_array1|data~276_combout  & (!\cpu|datapath|marreg|data [15] & (!\cache|datapath|tag_array1|data~268_combout  $ (\cpu|datapath|marreg|data [13])))) ) ) )

	.dataa(!\cache|datapath|tag_array1|data~268_combout ),
	.datab(!\cache|datapath|tag_array1|data~276_combout ),
	.datac(!\cpu|datapath|marreg|data [13]),
	.datad(!\cpu|datapath|marreg|data [15]),
	.datae(!\cpu|datapath|marreg|data [14]),
	.dataf(!\cache|datapath|tag_array1|data~284_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~3 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~3 .lut_mask = 64'h8400210000840021;
defparam \cache|datapath|compare_1|equal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y35_N25
dffeas \cpu|datapath|marreg|data[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[12] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N39
dffeas \cache|datapath|tag_array1|data~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~28 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N9
dffeas \cache|datapath|tag_array1|data~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~52 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~76feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~76feeder_combout  = ( \cpu|datapath|marreg|data [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~76feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N17
dffeas \cache|datapath|tag_array1|data~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~76 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N7
dffeas \cache|datapath|tag_array1|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~4 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~320 (
// Equation(s):
// \cache|datapath|tag_array1|data~320_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~4_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~28_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~52_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cache|datapath|tag_array1|data~76_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~28_q ),
	.datac(!\cache|datapath|tag_array1|data~52_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~76_q ),
	.datag(!\cache|datapath|tag_array1|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~320 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~320 .lut_mask = 64'h1B550A551B555F55;
defparam \cache|datapath|tag_array1|data~320 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N16
stratixiii_lcell_comb \cache|datapath|tag_array1|data~172feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~172feeder_combout  = ( \cpu|datapath|marreg|data [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~172feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N17
dffeas \cache|datapath|tag_array1|data~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~172 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N37
dffeas \cache|datapath|tag_array1|data~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~148 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~148 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~124feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~124feeder_combout  = ( \cpu|datapath|marreg|data [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~124feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \cache|datapath|tag_array1|data~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~124 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y35_N39
dffeas \cache|datapath|tag_array1|data~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~100 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N36
stratixiii_lcell_comb \cache|datapath|tag_array1|data~324 (
// Equation(s):
// \cache|datapath|tag_array1|data~324_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~320_combout  & (((\cache|datapath|tag_array1|data~100_q  & ((\cpu|datapath|marreg|data [7])))))) # 
// (\cache|datapath|tag_array1|data~320_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~124_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~320_combout  & 
// (((\cache|datapath|tag_array1|data~148_q  & ((\cpu|datapath|marreg|data [7])))))) # (\cache|datapath|tag_array1|data~320_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~172_q ))) ) )

	.dataa(!\cache|datapath|tag_array1|data~320_combout ),
	.datab(!\cache|datapath|tag_array1|data~172_q ),
	.datac(!\cache|datapath|tag_array1|data~148_q ),
	.datad(!\cache|datapath|tag_array1|data~124_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array1|data~100_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~324 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~324 .lut_mask = 64'h555555550A5F1B1B;
defparam \cache|datapath|tag_array1|data~324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N27
dffeas \cpu|datapath|marreg|data[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[10] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y35_N1
dffeas \cpu|datapath|marreg|data[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[11] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N25
dffeas \cache|datapath|tag_array1|data~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~51 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N31
dffeas \cache|datapath|tag_array1|data~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~27 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~27 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~75feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~75feeder_combout  = ( \cpu|datapath|marreg|data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~75feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N21
dffeas \cache|datapath|tag_array1|data~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~75 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \cache|datapath|tag_array1|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~3 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N24
stratixiii_lcell_comb \cache|datapath|tag_array1|data~312 (
// Equation(s):
// \cache|datapath|tag_array1|data~312_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (!\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~3_q ))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cache|datapath|tag_array1|data~27_q ))) # (\cpu|datapath|marreg|data [7]))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (!\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~51_q ))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cache|datapath|tag_array1|data~75_q ))) # (\cpu|datapath|marreg|data [7]))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~51_q ),
	.datad(!\cache|datapath|tag_array1|data~27_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~75_q ),
	.datag(!\cache|datapath|tag_array1|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~312 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~312 .lut_mask = 64'h195D1919195D5D5D;
defparam \cache|datapath|tag_array1|data~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N13
dffeas \cache|datapath|tag_array1|data~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~147 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~147 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N18
stratixiii_lcell_comb \cache|datapath|tag_array1|data~123feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~123feeder_combout  = ( \cpu|datapath|marreg|data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~123feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N19
dffeas \cache|datapath|tag_array1|data~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~123 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~123 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N6
stratixiii_lcell_comb \cache|datapath|tag_array1|data~171feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~171feeder_combout  = ( \cpu|datapath|marreg|data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~171feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~171feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~171feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~171feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N7
dffeas \cache|datapath|tag_array1|data~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~171 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N34
stratixiii_lcell_comb \cache|datapath|tag_array1|data~99feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~99feeder_combout  = ( \cpu|datapath|marreg|data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~99feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N35
dffeas \cache|datapath|tag_array1|data~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~99 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~99 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N12
stratixiii_lcell_comb \cache|datapath|tag_array1|data~316 (
// Equation(s):
// \cache|datapath|tag_array1|data~316_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~312_combout  & (\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~99_q ))) # (\cache|datapath|tag_array1|data~312_combout  
// & ((!\cpu|datapath|marreg|data [7]) # (((\cache|datapath|tag_array1|data~123_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~312_combout  & (\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~147_q ))) # 
// (\cache|datapath|tag_array1|data~312_combout  & ((!\cpu|datapath|marreg|data [7]) # (((\cache|datapath|tag_array1|data~171_q ))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~312_combout ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~147_q ),
	.datad(!\cache|datapath|tag_array1|data~123_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~171_q ),
	.datag(!\cache|datapath|tag_array1|data~99_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~316 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~316 .lut_mask = 64'h4657464646575757;
defparam \cache|datapath|tag_array1|data~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y32_N7
dffeas \cache|datapath|tag_array1|data~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~26 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~26 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y34_N21
dffeas \cache|datapath|tag_array1|data~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~50 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~50 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N14
stratixiii_lcell_comb \cache|datapath|tag_array1|data~74feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~74feeder_combout  = \cpu|datapath|marreg|data [10]

	.dataa(gnd),
	.datab(!\cpu|datapath|marreg|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~74feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~74feeder .lut_mask = 64'h3333333333333333;
defparam \cache|datapath|tag_array1|data~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N15
dffeas \cache|datapath|tag_array1|data~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~74 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y32_N29
dffeas \cache|datapath|tag_array1|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~2 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N20
stratixiii_lcell_comb \cache|datapath|tag_array1|data~304 (
// Equation(s):
// \cache|datapath|tag_array1|data~304_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~2_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~26_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~50_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cache|datapath|tag_array1|data~74_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|tag_array1|data~26_q ),
	.datac(!\cache|datapath|tag_array1|data~50_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~74_q ),
	.datag(!\cache|datapath|tag_array1|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~304 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~304 .lut_mask = 64'h1B550A551B555F55;
defparam \cache|datapath|tag_array1|data~304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N29
dffeas \cache|datapath|tag_array1|data~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~146 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~146 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N12
stratixiii_lcell_comb \cache|datapath|tag_array1|data~122feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~122feeder_combout  = \cpu|datapath|marreg|data [10]

	.dataa(gnd),
	.datab(!\cpu|datapath|marreg|data [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~122feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~122feeder .lut_mask = 64'h3333333333333333;
defparam \cache|datapath|tag_array1|data~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N13
dffeas \cache|datapath|tag_array1|data~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~122 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~122 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N32
stratixiii_lcell_comb \cache|datapath|tag_array1|data~170feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~170feeder_combout  = ( \cpu|datapath|marreg|data [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~170feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~170feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~170feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~170feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N33
dffeas \cache|datapath|tag_array1|data~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~170 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~170 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N18
stratixiii_lcell_comb \cache|datapath|tag_array1|data~98feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~98feeder_combout  = ( \cpu|datapath|marreg|data [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~98feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N19
dffeas \cache|datapath|tag_array1|data~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~98 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~98 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N28
stratixiii_lcell_comb \cache|datapath|tag_array1|data~308 (
// Equation(s):
// \cache|datapath|tag_array1|data~308_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~304_combout  & (\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~98_q ))) # (\cache|datapath|tag_array1|data~304_combout  
// & ((!\cpu|datapath|marreg|data [7]) # (((\cache|datapath|tag_array1|data~122_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~304_combout  & (\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array1|data~146_q ))) # 
// (\cache|datapath|tag_array1|data~304_combout  & ((!\cpu|datapath|marreg|data [7]) # (((\cache|datapath|tag_array1|data~170_q ))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~304_combout ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~146_q ),
	.datad(!\cache|datapath|tag_array1|data~122_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~170_q ),
	.datag(!\cache|datapath|tag_array1|data~98_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~308 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~308 .lut_mask = 64'h4657464646575757;
defparam \cache|datapath|tag_array1|data~308 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N0
stratixiii_lcell_comb \cache|datapath|compare_1|equal~5 (
// Equation(s):
// \cache|datapath|compare_1|equal~5_combout  = ( \cpu|datapath|marreg|data [11] & ( \cache|datapath|tag_array1|data~308_combout  & ( (\cpu|datapath|marreg|data [10] & (\cache|datapath|tag_array1|data~316_combout  & (!\cpu|datapath|marreg|data [12] $ 
// (\cache|datapath|tag_array1|data~324_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [11] & ( \cache|datapath|tag_array1|data~308_combout  & ( (\cpu|datapath|marreg|data [10] & (!\cache|datapath|tag_array1|data~316_combout  & (!\cpu|datapath|marreg|data 
// [12] $ (\cache|datapath|tag_array1|data~324_combout )))) ) ) ) # ( \cpu|datapath|marreg|data [11] & ( !\cache|datapath|tag_array1|data~308_combout  & ( (!\cpu|datapath|marreg|data [10] & (\cache|datapath|tag_array1|data~316_combout  & 
// (!\cpu|datapath|marreg|data [12] $ (\cache|datapath|tag_array1|data~324_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [11] & ( !\cache|datapath|tag_array1|data~308_combout  & ( (!\cpu|datapath|marreg|data [10] & 
// (!\cache|datapath|tag_array1|data~316_combout  & (!\cpu|datapath|marreg|data [12] $ (\cache|datapath|tag_array1|data~324_combout )))) ) ) )

	.dataa(!\cpu|datapath|marreg|data [12]),
	.datab(!\cache|datapath|tag_array1|data~324_combout ),
	.datac(!\cpu|datapath|marreg|data [10]),
	.datad(!\cache|datapath|tag_array1|data~316_combout ),
	.datae(!\cpu|datapath|marreg|data [11]),
	.dataf(!\cache|datapath|tag_array1|data~308_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~5 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~5 .lut_mask = 64'h9000009009000009;
defparam \cache|datapath|compare_1|equal~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \cpu|datapath|marreg|data[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[9] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N37
dffeas \cache|datapath|tag_array1|data~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~169 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N9
dffeas \cache|datapath|tag_array1|data~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~145 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~145 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N30
stratixiii_lcell_comb \cache|datapath|tag_array1|data~73feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~73feeder_combout  = ( \cpu|datapath|marreg|data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~73feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N31
dffeas \cache|datapath|tag_array1|data~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~73 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N1
dffeas \cache|datapath|tag_array1|data~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~49 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y32_N6
stratixiii_lcell_comb \cache|datapath|tag_array1|data~25feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~25feeder_combout  = ( \cpu|datapath|marreg|data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~25feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \cache|datapath|tag_array1|data~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~25 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N3
dffeas \cache|datapath|tag_array1|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~1 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y32_N0
stratixiii_lcell_comb \cache|datapath|tag_array1|data~296 (
// Equation(s):
// \cache|datapath|tag_array1|data~296_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~1_q )) # (\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array1|data~25_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array1|data~49_q )))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~73_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array1|data~73_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~49_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~25_q ),
	.datag(!\cache|datapath|tag_array1|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~296 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~296 .lut_mask = 64'h0C330C770CFF0C77;
defparam \cache|datapath|tag_array1|data~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N29
dffeas \cache|datapath|tag_array1|data~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~121 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N27
dffeas \cache|datapath|tag_array1|data~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~97 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N8
stratixiii_lcell_comb \cache|datapath|tag_array1|data~300 (
// Equation(s):
// \cache|datapath|tag_array1|data~300_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & (((\cache|datapath|tag_array1|data~296_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~296_combout  & 
// (\cache|datapath|tag_array1|data~97_q )) # (\cache|datapath|tag_array1|data~296_combout  & ((\cache|datapath|tag_array1|data~121_q )))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array1|data~296_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array1|data~296_combout  & (((\cache|datapath|tag_array1|data~145_q )))) # (\cache|datapath|tag_array1|data~296_combout  & 
// (\cache|datapath|tag_array1|data~169_q )))) ) )

	.dataa(!\cache|datapath|tag_array1|data~169_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array1|data~145_q ),
	.datad(!\cache|datapath|tag_array1|data~296_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~121_q ),
	.datag(!\cache|datapath|tag_array1|data~97_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~300 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~300 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \cache|datapath|tag_array1|data~300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N3
dffeas \cpu|datapath|marreg|data[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|pc|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[8] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y34_N29
dffeas \cache|datapath|tag_array1|data~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~72 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N5
dffeas \cache|datapath|tag_array1|data~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~48 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N14
stratixiii_lcell_comb \cache|datapath|tag_array1|data~24feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~24feeder_combout  = ( \cpu|datapath|marreg|data [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~24feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~24feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~24feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~24feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N15
dffeas \cache|datapath|tag_array1|data~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~24feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~24 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N7
dffeas \cache|datapath|tag_array1|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~0 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y34_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~288 (
// Equation(s):
// \cache|datapath|tag_array1|data~288_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array1|data~0_q  & (!\cpu|datapath|marreg|data [7]))) # (\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array1|data~24_q ) # (\cpu|datapath|marreg|data [7]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array1|data~48_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~72_q ))) ) )

	.dataa(!\cache|datapath|tag_array1|data~72_q ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|tag_array1|data~48_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~24_q ),
	.datag(!\cache|datapath|tag_array1|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~288 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~288 .lut_mask = 64'h0C331D333F331D33;
defparam \cache|datapath|tag_array1|data~288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N1
dffeas \cache|datapath|tag_array1|data~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~168 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N5
dffeas \cache|datapath|tag_array1|data~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~144 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N24
stratixiii_lcell_comb \cache|datapath|tag_array1|data~120feeder (
// Equation(s):
// \cache|datapath|tag_array1|data~120feeder_combout  = ( \cpu|datapath|marreg|data [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~120feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~120feeder .extended_lut = "off";
defparam \cache|datapath|tag_array1|data~120feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array1|data~120feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y36_N25
dffeas \cache|datapath|tag_array1|data~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array1|data~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~120 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N7
dffeas \cache|datapath|tag_array1|data~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array1|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~96 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array1|data~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N4
stratixiii_lcell_comb \cache|datapath|tag_array1|data~292 (
// Equation(s):
// \cache|datapath|tag_array1|data~292_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~288_combout  & (((\cache|datapath|tag_array1|data~96_q  & (\cpu|datapath|marreg|data [7]))))) # 
// (\cache|datapath|tag_array1|data~288_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array1|data~120_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array1|data~288_combout  & 
// (((\cache|datapath|tag_array1|data~144_q  & (\cpu|datapath|marreg|data [7]))))) # (\cache|datapath|tag_array1|data~288_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array1|data~168_q ))) ) )

	.dataa(!\cache|datapath|tag_array1|data~288_combout ),
	.datab(!\cache|datapath|tag_array1|data~168_q ),
	.datac(!\cache|datapath|tag_array1|data~144_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array1|data~120_q ),
	.datag(!\cache|datapath|tag_array1|data~96_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array1|data~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array1|data~292 .extended_lut = "on";
defparam \cache|datapath|tag_array1|data~292 .lut_mask = 64'h550A551B555F551B;
defparam \cache|datapath|tag_array1|data~292 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N26
stratixiii_lcell_comb \cache|datapath|valid_array1|data~5feeder (
// Equation(s):
// \cache|datapath|valid_array1|data~5feeder_combout  = ( \cache|control|state.access_pmem~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~5feeder .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|valid_array1|data~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N27
dffeas \cache|datapath|valid_array1|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|valid_array1|data~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array1|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~5 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array1|data~5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N8
stratixiii_lcell_comb \cache|datapath|valid_array1|data~7feeder (
// Equation(s):
// \cache|datapath|valid_array1|data~7feeder_combout  = ( \cache|control|state.access_pmem~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~7feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~7feeder .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~7feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|valid_array1|data~7feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N9
dffeas \cache|datapath|valid_array1|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|valid_array1|data~7feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array1|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~7 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array1|data~7 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y36_N1
dffeas \cache|datapath|valid_array1|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache|control|state.access_pmem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array1|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~6 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array1|data~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N11
dffeas \cache|datapath|valid_array1|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache|control|state.access_pmem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array1|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~1 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array1|data~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y34_N1
dffeas \cache|datapath|valid_array1|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache|control|state.access_pmem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array1|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array1|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~2 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array1|data~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y34_N2
stratixiii_lcell_comb \cache|datapath|valid_array1|data~3feeder (
// Equation(s):
// \cache|datapath|valid_array1|data~3feeder_combout  = ( \cache|control|state.access_pmem~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~3feeder .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|valid_array1|data~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y34_N3
dffeas \cache|datapath|valid_array1|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|valid_array1|data~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array1|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~3 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array1|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y34_N30
stratixiii_lcell_comb \cache|datapath|valid_array1|data~0feeder (
// Equation(s):
// \cache|datapath|valid_array1|data~0feeder_combout  = ( \cache|control|state.access_pmem~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~0feeder .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|valid_array1|data~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y34_N31
dffeas \cache|datapath|valid_array1|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|valid_array1|data~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array1|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~0 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array1|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y34_N0
stratixiii_lcell_comb \cache|datapath|valid_array1|data~8 (
// Equation(s):
// \cache|datapath|valid_array1|data~8_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|valid_array1|data~0_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|valid_array1|data~1_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|valid_array1|data~2_q  & (!\cpu|datapath|marreg|data [7]))) # 
// (\cpu|datapath|marreg|data [5] & (((\cache|datapath|valid_array1|data~3_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cache|datapath|valid_array1|data~1_q ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array1|data~2_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|valid_array1|data~3_q ),
	.datag(!\cache|datapath|valid_array1|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~8 .extended_lut = "on";
defparam \cache|datapath|valid_array1|data~8 .lut_mask = 64'h1D330C331D333F33;
defparam \cache|datapath|valid_array1|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y35_N8
stratixiii_lcell_comb \cache|datapath|valid_array1|data~4feeder (
// Equation(s):
// \cache|datapath|valid_array1|data~4feeder_combout  = ( \cache|control|state.access_pmem~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~4feeder .extended_lut = "off";
defparam \cache|datapath|valid_array1|data~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|valid_array1|data~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y35_N9
dffeas \cache|datapath|valid_array1|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|valid_array1|data~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array1|data~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array1|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~4 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array1|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y36_N0
stratixiii_lcell_comb \cache|datapath|valid_array1|data~12 (
// Equation(s):
// \cache|datapath|valid_array1|data~12_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & (((\cache|datapath|valid_array1|data~8_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|valid_array1|data~8_combout  
// & ((\cache|datapath|valid_array1|data~4_q ))) # (\cache|datapath|valid_array1|data~8_combout  & (\cache|datapath|valid_array1|data~5_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & 
// (((\cache|datapath|valid_array1|data~8_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|valid_array1|data~8_combout  & ((\cache|datapath|valid_array1|data~6_q ))) # (\cache|datapath|valid_array1|data~8_combout  & 
// (\cache|datapath|valid_array1|data~7_q ))))) ) )

	.dataa(!\cache|datapath|valid_array1|data~5_q ),
	.datab(!\cache|datapath|valid_array1|data~7_q ),
	.datac(!\cache|datapath|valid_array1|data~6_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|valid_array1|data~8_combout ),
	.datag(!\cache|datapath|valid_array1|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array1|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array1|data~12 .extended_lut = "on";
defparam \cache|datapath|valid_array1|data~12 .lut_mask = 64'h000F000FFF55FF33;
defparam \cache|datapath|valid_array1|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N24
stratixiii_lcell_comb \cache|datapath|compare_1|equal~4 (
// Equation(s):
// \cache|datapath|compare_1|equal~4_combout  = ( \cpu|datapath|marreg|data [9] & ( \cache|datapath|valid_array1|data~12_combout  & ( (\cache|datapath|tag_array1|data~300_combout  & (!\cpu|datapath|marreg|data [8] $ 
// (\cache|datapath|tag_array1|data~292_combout ))) ) ) ) # ( !\cpu|datapath|marreg|data [9] & ( \cache|datapath|valid_array1|data~12_combout  & ( (!\cache|datapath|tag_array1|data~300_combout  & (!\cpu|datapath|marreg|data [8] $ 
// (\cache|datapath|tag_array1|data~292_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\cache|datapath|tag_array1|data~300_combout ),
	.datac(!\cpu|datapath|marreg|data [8]),
	.datad(!\cache|datapath|tag_array1|data~292_combout ),
	.datae(!\cpu|datapath|marreg|data [9]),
	.dataf(!\cache|datapath|valid_array1|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~4 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~4 .lut_mask = 64'h00000000C00C3003;
defparam \cache|datapath|compare_1|equal~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y35_N6
stratixiii_lcell_comb \cache|datapath|compare_1|equal~6 (
// Equation(s):
// \cache|datapath|compare_1|equal~6_combout  = ( \cache|datapath|compare_1|equal~5_combout  & ( \cache|datapath|compare_1|equal~4_combout  & ( (\cache|datapath|compare_1|equal~2_combout  & (\cache|datapath|compare_1|equal~1_combout  & 
// (\cache|datapath|compare_1|equal~0_combout  & \cache|datapath|compare_1|equal~3_combout ))) ) ) )

	.dataa(!\cache|datapath|compare_1|equal~2_combout ),
	.datab(!\cache|datapath|compare_1|equal~1_combout ),
	.datac(!\cache|datapath|compare_1|equal~0_combout ),
	.datad(!\cache|datapath|compare_1|equal~3_combout ),
	.datae(!\cache|datapath|compare_1|equal~5_combout ),
	.dataf(!\cache|datapath|compare_1|equal~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_1|equal~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_1|equal~6 .extended_lut = "off";
defparam \cache|datapath|compare_1|equal~6 .lut_mask = 64'h0000000000000001;
defparam \cache|datapath|compare_1|equal~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y35_N11
dffeas \cache|datapath|tag_array0|data~179 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~179 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~179 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N4
stratixiii_lcell_comb \cache|datapath|valid_array0|data~27 (
// Equation(s):
// \cache|datapath|valid_array0|data~27_combout  = ( \cache|control|state.access_pmem~q  & ( (!\cache|datapath|lru_module|data~12_combout  & (!\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~17_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array0|data~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~27 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~27 .lut_mask = 64'h0000000008080808;
defparam \cache|datapath|valid_array0|data~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y35_N25
dffeas \cache|datapath|tag_array0|data~155 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~155 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N6
stratixiii_lcell_comb \cache|datapath|tag_array0|data~35feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~35feeder_combout  = ( \cpu|datapath|marreg|data [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~35feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N2
stratixiii_lcell_comb \cache|datapath|valid_array0|data~23 (
// Equation(s):
// \cache|datapath|valid_array0|data~23_combout  = ( \cache|control|state.access_pmem~q  & ( (!\cache|datapath|lru_module|data~12_combout  & (\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~18_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array0|data~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~23 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~23 .lut_mask = 64'h0000000002020202;
defparam \cache|datapath|valid_array0|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y33_N7
dffeas \cache|datapath|tag_array0|data~35 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~35 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N36
stratixiii_lcell_comb \cache|datapath|tag_array0|data~83feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~83feeder_combout  = ( \cpu|datapath|marreg|data [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~83feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~83feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~83feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~83feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N30
stratixiii_lcell_comb \cache|datapath|valid_array0|data~24 (
// Equation(s):
// \cache|datapath|valid_array0|data~24_combout  = ( \cache|control|state.access_pmem~q  & ( (!\cache|datapath|lru_module|data~12_combout  & (\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~19_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(gnd),
	.datac(!\cpu|datapath|marreg|data [5]),
	.datad(!\cache|datapath|valid_array0|data~19_combout ),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~24 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~24 .lut_mask = 64'h00000000000A000A;
defparam \cache|datapath|valid_array0|data~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N37
dffeas \cache|datapath|tag_array0|data~83 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~83feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~83 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~83 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N12
stratixiii_lcell_comb \cache|datapath|valid_array0|data~26 (
// Equation(s):
// \cache|datapath|valid_array0|data~26_combout  = ( \cache|datapath|valid_array0|data~19_combout  & ( (!\cache|datapath|lru_module|data~12_combout  & (!\cpu|datapath|marreg|data [5] & \cache|control|state.access_pmem~q )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|control|state.access_pmem~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|datapath|valid_array0|data~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~26 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~26 .lut_mask = 64'h0000000008080808;
defparam \cache|datapath|valid_array0|data~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N33
dffeas \cache|datapath|tag_array0|data~59 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~59 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N14
stratixiii_lcell_comb \cache|datapath|tag_array0|data~11feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~11feeder_combout  = ( \cpu|datapath|marreg|data [19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~11feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~11feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~11feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~11feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N8
stratixiii_lcell_comb \cache|datapath|valid_array0|data~25 (
// Equation(s):
// \cache|datapath|valid_array0|data~25_combout  = ( \cache|control|state.access_pmem~q  & ( (!\cache|datapath|lru_module|data~12_combout  & (!\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~18_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array0|data~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~25 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~25 .lut_mask = 64'h0000000008080808;
defparam \cache|datapath|valid_array0|data~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N15
dffeas \cache|datapath|tag_array0|data~11 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~11feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~11 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N32
stratixiii_lcell_comb \cache|datapath|tag_array0|data~216 (
// Equation(s):
// \cache|datapath|tag_array0|data~216_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~11_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~35_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~59_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~83_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~35_q ),
	.datab(!\cache|datapath|tag_array0|data~83_q ),
	.datac(!\cache|datapath|tag_array0|data~59_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~11_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~216 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~216 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cache|datapath|tag_array0|data~216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N18
stratixiii_lcell_comb \cache|datapath|valid_array0|data~20 (
// Equation(s):
// \cache|datapath|valid_array0|data~20_combout  = ( \cache|control|state.access_pmem~q  & ( (!\cache|datapath|lru_module|data~12_combout  & (\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~16_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array0|data~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~20 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~20 .lut_mask = 64'h0000000002020202;
defparam \cache|datapath|valid_array0|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N23
dffeas \cache|datapath|tag_array0|data~131 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~131 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~131 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N34
stratixiii_lcell_comb \cache|datapath|valid_array0|data~22 (
// Equation(s):
// \cache|datapath|valid_array0|data~22_combout  = ( !\cache|datapath|lru_module|data~12_combout  & ( (\cache|control|state.access_pmem~q  & (!\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~16_combout )) ) )

	.dataa(!\cache|control|state.access_pmem~q ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array0|data~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|datapath|lru_module|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~22 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~22 .lut_mask = 64'h0404040400000000;
defparam \cache|datapath|valid_array0|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y35_N27
dffeas \cache|datapath|tag_array0|data~107 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~107 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~107 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N24
stratixiii_lcell_comb \cache|datapath|tag_array0|data~220 (
// Equation(s):
// \cache|datapath|tag_array0|data~220_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array0|data~216_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array0|data~216_combout  
// & (\cache|datapath|tag_array0|data~107_q )) # (\cache|datapath|tag_array0|data~216_combout  & ((\cache|datapath|tag_array0|data~131_q )))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array0|data~216_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~216_combout  & (((\cache|datapath|tag_array0|data~155_q )))) # (\cache|datapath|tag_array0|data~216_combout  & 
// (\cache|datapath|tag_array0|data~179_q )))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array0|data~179_q ),
	.datac(!\cache|datapath|tag_array0|data~155_q ),
	.datad(!\cache|datapath|tag_array0|data~216_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~131_q ),
	.datag(!\cache|datapath|tag_array0|data~107_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~220 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~220 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \cache|datapath|tag_array0|data~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N18
stratixiii_lcell_comb \cache|datapath|tag_array0|data~132feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~132feeder_combout  = \cpu|datapath|marreg|data [20]

	.dataa(gnd),
	.datab(!\cpu|datapath|marreg|data [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~132feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~132feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~132feeder .lut_mask = 64'h3333333333333333;
defparam \cache|datapath|tag_array0|data~132feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N19
dffeas \cache|datapath|tag_array0|data~132 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~132 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N29
dffeas \cache|datapath|tag_array0|data~156 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~156 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~156 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N23
dffeas \cache|datapath|tag_array0|data~84 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~84 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N26
stratixiii_lcell_comb \cache|datapath|tag_array0|data~36feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~36feeder_combout  = ( \cpu|datapath|marreg|data [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~36feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N27
dffeas \cache|datapath|tag_array0|data~36 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~36 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~36 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N1
dffeas \cache|datapath|tag_array0|data~60 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~60 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N38
stratixiii_lcell_comb \cache|datapath|tag_array0|data~12feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~12feeder_combout  = ( \cpu|datapath|marreg|data [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~12feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~12feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~12feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~12feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N39
dffeas \cache|datapath|tag_array0|data~12 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~12feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~12 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~224 (
// Equation(s):
// \cache|datapath|tag_array0|data~224_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~12_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~36_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~60_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~84_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~84_q ),
	.datab(!\cache|datapath|tag_array0|data~36_q ),
	.datac(!\cache|datapath|tag_array0|data~60_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~12_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~224 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~224 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cache|datapath|tag_array0|data~224 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N2
stratixiii_lcell_comb \cache|datapath|tag_array0|data~180feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~180feeder_combout  = ( \cpu|datapath|marreg|data [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~180feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~180feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~180feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N3
dffeas \cache|datapath|tag_array0|data~180 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~180 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N9
dffeas \cache|datapath|tag_array0|data~108 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~108 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N28
stratixiii_lcell_comb \cache|datapath|tag_array0|data~228 (
// Equation(s):
// \cache|datapath|tag_array0|data~228_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array0|data~224_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~224_combout  
// & (((\cache|datapath|tag_array0|data~108_q )))) # (\cache|datapath|tag_array0|data~224_combout  & (\cache|datapath|tag_array0|data~132_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array0|data~224_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array0|data~224_combout  & (\cache|datapath|tag_array0|data~156_q )) # (\cache|datapath|tag_array0|data~224_combout  & 
// ((\cache|datapath|tag_array0|data~180_q )))))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array0|data~132_q ),
	.datac(!\cache|datapath|tag_array0|data~156_q ),
	.datad(!\cache|datapath|tag_array0|data~224_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~180_q ),
	.datag(!\cache|datapath|tag_array0|data~108_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~228 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~228 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \cache|datapath|tag_array0|data~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N28
stratixiii_lcell_comb \cache|datapath|tag_array0|data~37feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~37feeder_combout  = ( \cpu|datapath|marreg|data [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~37feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N29
dffeas \cache|datapath|tag_array0|data~37 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~37 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N5
dffeas \cache|datapath|tag_array0|data~61 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~61 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~61 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N2
stratixiii_lcell_comb \cache|datapath|tag_array0|data~85feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~85feeder_combout  = ( \cpu|datapath|marreg|data [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~85feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~85feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~85feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~85feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N3
dffeas \cache|datapath|tag_array0|data~85 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~85feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~85 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N7
dffeas \cache|datapath|tag_array0|data~13 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~13 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N4
stratixiii_lcell_comb \cache|datapath|tag_array0|data~232 (
// Equation(s):
// \cache|datapath|tag_array0|data~232_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array0|data~13_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array0|data~37_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~61_q  & (!\cpu|datapath|marreg|data [7]))) # 
// (\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array0|data~85_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~37_q ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|tag_array0|data~61_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~85_q ),
	.datag(!\cache|datapath|tag_array0|data~13_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~232 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~232 .lut_mask = 64'h1D330C331D333F33;
defparam \cache|datapath|tag_array0|data~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N12
stratixiii_lcell_comb \cache|datapath|tag_array0|data~133feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~133feeder_combout  = ( \cpu|datapath|marreg|data [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~133feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~133feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~133feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~133feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N13
dffeas \cache|datapath|tag_array0|data~133 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~133 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N21
dffeas \cache|datapath|tag_array0|data~157 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~157 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~157 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~181feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~181feeder_combout  = ( \cpu|datapath|marreg|data [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~181feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~181feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~181feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~181feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N1
dffeas \cache|datapath|tag_array0|data~181 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~181feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~181 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N23
dffeas \cache|datapath|tag_array0|data~109 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~109 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~109 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N20
stratixiii_lcell_comb \cache|datapath|tag_array0|data~236 (
// Equation(s):
// \cache|datapath|tag_array0|data~236_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~232_combout  & (((\cache|datapath|tag_array0|data~109_q  & ((\cpu|datapath|marreg|data [7])))))) # 
// (\cache|datapath|tag_array0|data~232_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array0|data~133_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~232_combout  & 
// (((\cache|datapath|tag_array0|data~157_q  & ((\cpu|datapath|marreg|data [7])))))) # (\cache|datapath|tag_array0|data~232_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array0|data~181_q ))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~232_combout ),
	.datab(!\cache|datapath|tag_array0|data~133_q ),
	.datac(!\cache|datapath|tag_array0|data~157_q ),
	.datad(!\cache|datapath|tag_array0|data~181_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~109_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~236 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~236 .lut_mask = 64'h555555551B1B0A5F;
defparam \cache|datapath|tag_array0|data~236 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N20
stratixiii_lcell_comb \cache|datapath|compare_0|equal~1 (
// Equation(s):
// \cache|datapath|compare_0|equal~1_combout  = ( \cpu|datapath|marreg|data [19] & ( \cpu|datapath|marreg|data [21] & ( (\cache|datapath|tag_array0|data~220_combout  & (\cache|datapath|tag_array0|data~236_combout  & (!\cpu|datapath|marreg|data [20] $ 
// (\cache|datapath|tag_array0|data~228_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [19] & ( \cpu|datapath|marreg|data [21] & ( (!\cache|datapath|tag_array0|data~220_combout  & (\cache|datapath|tag_array0|data~236_combout  & (!\cpu|datapath|marreg|data 
// [20] $ (\cache|datapath|tag_array0|data~228_combout )))) ) ) ) # ( \cpu|datapath|marreg|data [19] & ( !\cpu|datapath|marreg|data [21] & ( (\cache|datapath|tag_array0|data~220_combout  & (!\cache|datapath|tag_array0|data~236_combout  & 
// (!\cpu|datapath|marreg|data [20] $ (\cache|datapath|tag_array0|data~228_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [19] & ( !\cpu|datapath|marreg|data [21] & ( (!\cache|datapath|tag_array0|data~220_combout  & 
// (!\cache|datapath|tag_array0|data~236_combout  & (!\cpu|datapath|marreg|data [20] $ (\cache|datapath|tag_array0|data~228_combout )))) ) ) )

	.dataa(!\cache|datapath|tag_array0|data~220_combout ),
	.datab(!\cpu|datapath|marreg|data [20]),
	.datac(!\cache|datapath|tag_array0|data~228_combout ),
	.datad(!\cache|datapath|tag_array0|data~236_combout ),
	.datae(!\cpu|datapath|marreg|data [19]),
	.dataf(!\cpu|datapath|marreg|data [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~1 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~1 .lut_mask = 64'h8200410000820041;
defparam \cache|datapath|compare_0|equal~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N21
dffeas \cache|datapath|tag_array0|data~120 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~120 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~120 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~168feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~168feeder_combout  = ( \cpu|datapath|marreg|data [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~168feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~168feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~168feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~168feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N9
dffeas \cache|datapath|tag_array0|data~168 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~168 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N29
dffeas \cache|datapath|tag_array0|data~144 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~144 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~144 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N33
dffeas \cache|datapath|tag_array0|data~24 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~24 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~24 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N29
dffeas \cache|datapath|tag_array0|data~48 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~48 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~48 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N22
stratixiii_lcell_comb \cache|datapath|tag_array0|data~72feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~72feeder_combout  = ( \cpu|datapath|marreg|data [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~72feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~72feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~72feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~72feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N23
dffeas \cache|datapath|tag_array0|data~72 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~72feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~72 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N11
dffeas \cache|datapath|tag_array0|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~0 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N28
stratixiii_lcell_comb \cache|datapath|tag_array0|data~288 (
// Equation(s):
// \cache|datapath|tag_array0|data~288_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array0|data~0_q )))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~24_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~48_q )) # (\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~72_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~24_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array0|data~48_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~72_q ),
	.datag(!\cache|datapath|tag_array0|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~288 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~288 .lut_mask = 64'h0C770C330C770CFF;
defparam \cache|datapath|tag_array0|data~288 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N6
stratixiii_lcell_comb \cache|datapath|tag_array0|data~96feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~96feeder_combout  = ( \cpu|datapath|marreg|data [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~96feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~96feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~96feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~96feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N7
dffeas \cache|datapath|tag_array0|data~96 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~96 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N28
stratixiii_lcell_comb \cache|datapath|tag_array0|data~292 (
// Equation(s):
// \cache|datapath|tag_array0|data~292_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~288_combout  & (((\cache|datapath|tag_array0|data~96_q  & \cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array0|data~288_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~120_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~288_combout  & 
// (((\cache|datapath|tag_array0|data~144_q  & \cpu|datapath|marreg|data [7])))) # (\cache|datapath|tag_array0|data~288_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~168_q )))) ) )

	.dataa(!\cache|datapath|tag_array0|data~120_q ),
	.datab(!\cache|datapath|tag_array0|data~168_q ),
	.datac(!\cache|datapath|tag_array0|data~144_q ),
	.datad(!\cache|datapath|tag_array0|data~288_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~96_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~292 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~292 .lut_mask = 64'h00FF00FF0F550F33;
defparam \cache|datapath|tag_array0|data~292 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N5
dffeas \cache|datapath|tag_array0|data~121 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~121 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~121 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N6
stratixiii_lcell_comb \cache|datapath|tag_array0|data~73feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~73feeder_combout  = ( \cpu|datapath|marreg|data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~73feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~73feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~73feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~73feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N7
dffeas \cache|datapath|tag_array0|data~73 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~73feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~73 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~73 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N36
stratixiii_lcell_comb \cache|datapath|tag_array0|data~25feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~25feeder_combout  = ( \cpu|datapath|marreg|data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~25feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~25feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~25feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~25feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N37
dffeas \cache|datapath|tag_array0|data~25 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~25feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~25 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N13
dffeas \cache|datapath|tag_array0|data~49 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~49 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N34
stratixiii_lcell_comb \cache|datapath|tag_array0|data~1feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~1feeder_combout  = ( \cpu|datapath|marreg|data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~1feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N35
dffeas \cache|datapath|tag_array0|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~1 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N12
stratixiii_lcell_comb \cache|datapath|tag_array0|data~296 (
// Equation(s):
// \cache|datapath|tag_array0|data~296_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~1_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~25_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~49_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~73_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~73_q ),
	.datab(!\cache|datapath|tag_array0|data~25_q ),
	.datac(!\cache|datapath|tag_array0|data~49_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~1_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~296 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~296 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cache|datapath|tag_array0|data~296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N13
dffeas \cache|datapath|tag_array0|data~145 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~145 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~145 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N32
stratixiii_lcell_comb \cache|datapath|tag_array0|data~169feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~169feeder_combout  = ( \cpu|datapath|marreg|data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~169feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N33
dffeas \cache|datapath|tag_array0|data~169 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~169 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~169 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N10
stratixiii_lcell_comb \cache|datapath|tag_array0|data~97feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~97feeder_combout  = ( \cpu|datapath|marreg|data [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~97feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~97feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~97feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~97feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N11
dffeas \cache|datapath|tag_array0|data~97 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~97feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~97 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N12
stratixiii_lcell_comb \cache|datapath|tag_array0|data~300 (
// Equation(s):
// \cache|datapath|tag_array0|data~300_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~296_combout  & (((\cache|datapath|tag_array0|data~97_q  & ((\cpu|datapath|marreg|data [7])))))) # 
// (\cache|datapath|tag_array0|data~296_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array0|data~121_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~296_combout  & 
// (\cache|datapath|tag_array0|data~145_q  & ((\cpu|datapath|marreg|data [7])))) # (\cache|datapath|tag_array0|data~296_combout  & (((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array0|data~169_q ))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~121_q ),
	.datab(!\cache|datapath|tag_array0|data~296_combout ),
	.datac(!\cache|datapath|tag_array0|data~145_q ),
	.datad(!\cache|datapath|tag_array0|data~169_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~97_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~300 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~300 .lut_mask = 64'h333333331D1D0C3F;
defparam \cache|datapath|tag_array0|data~300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N2
stratixiii_lcell_comb \cache|datapath|compare_0|equal~4 (
// Equation(s):
// \cache|datapath|compare_0|equal~4_combout  = ( \cpu|datapath|marreg|data [8] & ( (\cache|datapath|valid_array0|data~12_combout  & (\cache|datapath|tag_array0|data~292_combout  & (!\cpu|datapath|marreg|data [9] $ 
// (\cache|datapath|tag_array0|data~300_combout )))) ) ) # ( !\cpu|datapath|marreg|data [8] & ( (\cache|datapath|valid_array0|data~12_combout  & (!\cache|datapath|tag_array0|data~292_combout  & (!\cpu|datapath|marreg|data [9] $ 
// (\cache|datapath|tag_array0|data~300_combout )))) ) )

	.dataa(!\cache|datapath|valid_array0|data~12_combout ),
	.datab(!\cache|datapath|tag_array0|data~292_combout ),
	.datac(!\cpu|datapath|marreg|data [9]),
	.datad(!\cache|datapath|tag_array0|data~300_combout ),
	.datae(!\cpu|datapath|marreg|data [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~4 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~4 .lut_mask = 64'h4004100140041001;
defparam \cache|datapath|compare_0|equal~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N32
stratixiii_lcell_comb \cache|datapath|tag_array0|data~176feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~176feeder_combout  = ( \cpu|datapath|marreg|data [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~176feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~176feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~176feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~176feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N33
dffeas \cache|datapath|tag_array0|data~176 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~176 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N34
stratixiii_lcell_comb \cache|datapath|tag_array0|data~128feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~128feeder_combout  = ( \cpu|datapath|marreg|data [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~128feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~128feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~128feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~128feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N35
dffeas \cache|datapath|tag_array0|data~128 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~128 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~128 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N9
dffeas \cache|datapath|tag_array0|data~152 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~152 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~152 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N24
stratixiii_lcell_comb \cache|datapath|tag_array0|data~80feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~80feeder_combout  = ( \cpu|datapath|marreg|data [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~80feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~80feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~80feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~80feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N25
dffeas \cache|datapath|tag_array0|data~80 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~80feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~80 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~80 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N33
dffeas \cache|datapath|tag_array0|data~32 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~32 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~32 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N9
dffeas \cache|datapath|tag_array0|data~56 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~56 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N31
dffeas \cache|datapath|tag_array0|data~8 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~8 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~240 (
// Equation(s):
// \cache|datapath|tag_array0|data~240_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~8_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~32_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~56_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~80_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~80_q ),
	.datab(!\cache|datapath|tag_array0|data~32_q ),
	.datac(!\cache|datapath|tag_array0|data~56_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~240 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~240 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cache|datapath|tag_array0|data~240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N36
stratixiii_lcell_comb \cache|datapath|tag_array0|data~104feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~104feeder_combout  = ( \cpu|datapath|marreg|data [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~104feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~104feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~104feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~104feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N37
dffeas \cache|datapath|tag_array0|data~104 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~104 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~104 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~244 (
// Equation(s):
// \cache|datapath|tag_array0|data~244_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~240_combout  & (((\cache|datapath|tag_array0|data~104_q  & \cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array0|data~240_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~128_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~240_combout  & 
// (((\cache|datapath|tag_array0|data~152_q  & \cpu|datapath|marreg|data [7])))) # (\cache|datapath|tag_array0|data~240_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~176_q )))) ) )

	.dataa(!\cache|datapath|tag_array0|data~176_q ),
	.datab(!\cache|datapath|tag_array0|data~128_q ),
	.datac(!\cache|datapath|tag_array0|data~152_q ),
	.datad(!\cache|datapath|tag_array0|data~240_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~104_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~244 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~244 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cache|datapath|tag_array0|data~244 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N38
stratixiii_lcell_comb \cache|datapath|tag_array0|data~177feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~177feeder_combout  = ( \cpu|datapath|marreg|data [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~177feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~177feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~177feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~177feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N39
dffeas \cache|datapath|tag_array0|data~177 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~177 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N13
dffeas \cache|datapath|tag_array0|data~153 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~153 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~153 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N33
dffeas \cache|datapath|tag_array0|data~129 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~129 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~129 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N29
dffeas \cache|datapath|tag_array0|data~33 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~33 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N17
dffeas \cache|datapath|tag_array0|data~57 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~57 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N6
stratixiii_lcell_comb \cache|datapath|tag_array0|data~81feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~81feeder_combout  = ( \cpu|datapath|marreg|data [17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~81feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~81feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~81feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~81feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N7
dffeas \cache|datapath|tag_array0|data~81 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~81feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~81 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~81 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N19
dffeas \cache|datapath|tag_array0|data~9 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~9 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N16
stratixiii_lcell_comb \cache|datapath|tag_array0|data~248 (
// Equation(s):
// \cache|datapath|tag_array0|data~248_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & (((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~9_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~33_q ))))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~57_q )) # (\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~81_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~33_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array0|data~57_q ),
	.datad(!\cache|datapath|tag_array0|data~81_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~248 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~248 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \cache|datapath|tag_array0|data~248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N15
dffeas \cache|datapath|tag_array0|data~105 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~105 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~105 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N12
stratixiii_lcell_comb \cache|datapath|tag_array0|data~252 (
// Equation(s):
// \cache|datapath|tag_array0|data~252_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & (((\cache|datapath|tag_array0|data~248_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~248_combout  & 
// (\cache|datapath|tag_array0|data~105_q )) # (\cache|datapath|tag_array0|data~248_combout  & ((\cache|datapath|tag_array0|data~129_q )))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array0|data~248_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array0|data~248_combout  & ((\cache|datapath|tag_array0|data~153_q ))) # (\cache|datapath|tag_array0|data~248_combout  & 
// (\cache|datapath|tag_array0|data~177_q ))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~177_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array0|data~153_q ),
	.datad(!\cache|datapath|tag_array0|data~129_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~248_combout ),
	.datag(!\cache|datapath|tag_array0|data~105_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~252 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~252 .lut_mask = 64'h03030303CCFFDDDD;
defparam \cache|datapath|tag_array0|data~252 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N26
stratixiii_lcell_comb \cache|datapath|tag_array0|data~82feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~82feeder_combout  = ( \cpu|datapath|marreg|data [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~82feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N27
dffeas \cache|datapath|tag_array0|data~82 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~82 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N13
dffeas \cache|datapath|tag_array0|data~58 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~58 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N25
dffeas \cache|datapath|tag_array0|data~34 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~34 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~34 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N15
dffeas \cache|datapath|tag_array0|data~10 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~10 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N12
stratixiii_lcell_comb \cache|datapath|tag_array0|data~256 (
// Equation(s):
// \cache|datapath|tag_array0|data~256_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~10_q )) # (\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~34_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array0|data~58_q )))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~82_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~82_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array0|data~58_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~34_q ),
	.datag(!\cache|datapath|tag_array0|data~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~256 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~256 .lut_mask = 64'h0C330C770CFF0C77;
defparam \cache|datapath|tag_array0|data~256 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~130feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~130feeder_combout  = ( \cpu|datapath|marreg|data [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~130feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~130feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~130feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~130feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N9
dffeas \cache|datapath|tag_array0|data~130 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~130 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~130 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N17
dffeas \cache|datapath|tag_array0|data~154 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~154 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~154 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N24
stratixiii_lcell_comb \cache|datapath|tag_array0|data~178feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~178feeder_combout  = ( \cpu|datapath|marreg|data [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~178feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~178feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~178feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~178feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N25
dffeas \cache|datapath|tag_array0|data~178 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~178 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~178 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N34
stratixiii_lcell_comb \cache|datapath|tag_array0|data~106feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~106feeder_combout  = ( \cpu|datapath|marreg|data [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~106feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~106feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~106feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~106feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N35
dffeas \cache|datapath|tag_array0|data~106 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~106feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~106 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~106 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N16
stratixiii_lcell_comb \cache|datapath|tag_array0|data~260 (
// Equation(s):
// \cache|datapath|tag_array0|data~260_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~256_combout  & (((\cache|datapath|tag_array0|data~106_q  & (\cpu|datapath|marreg|data [7]))))) # 
// (\cache|datapath|tag_array0|data~256_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array0|data~130_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~256_combout  & 
// (((\cache|datapath|tag_array0|data~154_q  & (\cpu|datapath|marreg|data [7]))))) # (\cache|datapath|tag_array0|data~256_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array0|data~178_q ))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~256_combout ),
	.datab(!\cache|datapath|tag_array0|data~130_q ),
	.datac(!\cache|datapath|tag_array0|data~154_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~178_q ),
	.datag(!\cache|datapath|tag_array0|data~106_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~260 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~260 .lut_mask = 64'h551B550A551B555F;
defparam \cache|datapath|tag_array0|data~260 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N28
stratixiii_lcell_comb \cache|datapath|compare_0|equal~2 (
// Equation(s):
// \cache|datapath|compare_0|equal~2_combout  = ( \cpu|datapath|marreg|data [18] & ( \cpu|datapath|marreg|data [16] & ( (\cache|datapath|tag_array0|data~244_combout  & (\cache|datapath|tag_array0|data~260_combout  & 
// (!\cache|datapath|tag_array0|data~252_combout  $ (\cpu|datapath|marreg|data [17])))) ) ) ) # ( !\cpu|datapath|marreg|data [18] & ( \cpu|datapath|marreg|data [16] & ( (\cache|datapath|tag_array0|data~244_combout  & 
// (!\cache|datapath|tag_array0|data~260_combout  & (!\cache|datapath|tag_array0|data~252_combout  $ (\cpu|datapath|marreg|data [17])))) ) ) ) # ( \cpu|datapath|marreg|data [18] & ( !\cpu|datapath|marreg|data [16] & ( 
// (!\cache|datapath|tag_array0|data~244_combout  & (\cache|datapath|tag_array0|data~260_combout  & (!\cache|datapath|tag_array0|data~252_combout  $ (\cpu|datapath|marreg|data [17])))) ) ) ) # ( !\cpu|datapath|marreg|data [18] & ( !\cpu|datapath|marreg|data 
// [16] & ( (!\cache|datapath|tag_array0|data~244_combout  & (!\cache|datapath|tag_array0|data~260_combout  & (!\cache|datapath|tag_array0|data~252_combout  $ (\cpu|datapath|marreg|data [17])))) ) ) )

	.dataa(!\cache|datapath|tag_array0|data~244_combout ),
	.datab(!\cache|datapath|tag_array0|data~252_combout ),
	.datac(!\cache|datapath|tag_array0|data~260_combout ),
	.datad(!\cpu|datapath|marreg|data [17]),
	.datae(!\cpu|datapath|marreg|data [18]),
	.dataf(!\cpu|datapath|marreg|data [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~2 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~2 .lut_mask = 64'h8020080240100401;
defparam \cache|datapath|compare_0|equal~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N28
stratixiii_lcell_comb \cache|datapath|tag_array0|data~183feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~183feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~183feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N29
dffeas \cache|datapath|tag_array0|data~183 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~183 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~183 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~135feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~135feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~135feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~135feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~135feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~135feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N9
dffeas \cache|datapath|tag_array0|data~135 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~135feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~135 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N5
dffeas \cache|datapath|tag_array0|data~159 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~159 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N28
stratixiii_lcell_comb \cache|datapath|tag_array0|data~87feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~87feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~87feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~87feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~87feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~87feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N29
dffeas \cache|datapath|tag_array0|data~87 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~87feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~87 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~87 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N20
stratixiii_lcell_comb \cache|datapath|tag_array0|data~39feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~39feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~39feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N21
dffeas \cache|datapath|tag_array0|data~39 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~39 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~39 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N25
dffeas \cache|datapath|tag_array0|data~63 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~63 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N22
stratixiii_lcell_comb \cache|datapath|tag_array0|data~15feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~15feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~15feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~15feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~15feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~15feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N23
dffeas \cache|datapath|tag_array0|data~15 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~15feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~15 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N24
stratixiii_lcell_comb \cache|datapath|tag_array0|data~200 (
// Equation(s):
// \cache|datapath|tag_array0|data~200_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~15_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~39_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~63_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~87_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~87_q ),
	.datab(!\cache|datapath|tag_array0|data~39_q ),
	.datac(!\cache|datapath|tag_array0|data~63_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~15_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~200 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~200 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cache|datapath|tag_array0|data~200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N22
stratixiii_lcell_comb \cache|datapath|tag_array0|data~111feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~111feeder_combout  = ( \cpu|datapath|marreg|data [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~111feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~111feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~111feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~111feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N23
dffeas \cache|datapath|tag_array0|data~111 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~111feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~111 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~111 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N4
stratixiii_lcell_comb \cache|datapath|tag_array0|data~204 (
// Equation(s):
// \cache|datapath|tag_array0|data~204_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~200_combout  & (((\cache|datapath|tag_array0|data~111_q  & \cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array0|data~200_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~135_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~200_combout  & 
// (((\cache|datapath|tag_array0|data~159_q  & \cpu|datapath|marreg|data [7])))) # (\cache|datapath|tag_array0|data~200_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~183_q )))) ) )

	.dataa(!\cache|datapath|tag_array0|data~183_q ),
	.datab(!\cache|datapath|tag_array0|data~135_q ),
	.datac(!\cache|datapath|tag_array0|data~159_q ),
	.datad(!\cache|datapath|tag_array0|data~200_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~111_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~204 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~204 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cache|datapath|tag_array0|data~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N21
dffeas \cache|datapath|tag_array0|data~182 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~182 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N7
dffeas \cache|datapath|tag_array0|data~134 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~134 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N1
dffeas \cache|datapath|tag_array0|data~158 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~158 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N22
stratixiii_lcell_comb \cache|datapath|tag_array0|data~38feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~38feeder_combout  = ( \cpu|datapath|marreg|data [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~38feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N23
dffeas \cache|datapath|tag_array0|data~38 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~38 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N20
stratixiii_lcell_comb \cache|datapath|tag_array0|data~86feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~86feeder_combout  = ( \cpu|datapath|marreg|data [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~86feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~86feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~86feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~86feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N21
dffeas \cache|datapath|tag_array0|data~86 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~86 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N1
dffeas \cache|datapath|tag_array0|data~62 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~62 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N4
stratixiii_lcell_comb \cache|datapath|tag_array0|data~14feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~14feeder_combout  = ( \cpu|datapath|marreg|data [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~14feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~14feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~14feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~14feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N5
dffeas \cache|datapath|tag_array0|data~14 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~14feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~14 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~192 (
// Equation(s):
// \cache|datapath|tag_array0|data~192_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~14_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~38_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~62_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~86_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~38_q ),
	.datab(!\cache|datapath|tag_array0|data~86_q ),
	.datac(!\cache|datapath|tag_array0|data~62_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~14_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~192 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~192 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cache|datapath|tag_array0|data~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N27
dffeas \cache|datapath|tag_array0|data~110 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~110 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~110 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~196 (
// Equation(s):
// \cache|datapath|tag_array0|data~196_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~192_combout  & (((\cache|datapath|tag_array0|data~110_q  & \cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array0|data~192_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~134_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~192_combout  & 
// (((\cache|datapath|tag_array0|data~158_q  & \cpu|datapath|marreg|data [7])))) # (\cache|datapath|tag_array0|data~192_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~182_q )))) ) )

	.dataa(!\cache|datapath|tag_array0|data~182_q ),
	.datab(!\cache|datapath|tag_array0|data~134_q ),
	.datac(!\cache|datapath|tag_array0|data~158_q ),
	.datad(!\cache|datapath|tag_array0|data~192_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~110_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~196 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~196 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cache|datapath|tag_array0|data~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y35_N7
dffeas \cache|datapath|tag_array0|data~184 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~184 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N21
dffeas \cache|datapath|tag_array0|data~160 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~160 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N10
stratixiii_lcell_comb \cache|datapath|tag_array0|data~136feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~136feeder_combout  = ( \cpu|datapath|marreg|data [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~136feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~136feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~136feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~136feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N11
dffeas \cache|datapath|tag_array0|data~136 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~136feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~136 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N5
dffeas \cache|datapath|tag_array0|data~40 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~40 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y32_N9
dffeas \cache|datapath|tag_array0|data~64 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~64 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N12
stratixiii_lcell_comb \cache|datapath|tag_array0|data~88feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~88feeder_combout  = ( \cpu|datapath|marreg|data [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~88feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~88feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~88feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~88feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N13
dffeas \cache|datapath|tag_array0|data~88 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~88 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N30
stratixiii_lcell_comb \cache|datapath|tag_array0|data~16feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~16feeder_combout  = ( \cpu|datapath|marreg|data [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~16feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~16feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~16feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~16feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y32_N31
dffeas \cache|datapath|tag_array0|data~16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~16feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~16 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y32_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~208 (
// Equation(s):
// \cache|datapath|tag_array0|data~208_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & (((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~16_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~40_q ))))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~64_q )) # (\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~88_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~40_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array0|data~64_q ),
	.datad(!\cache|datapath|tag_array0|data~88_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~208 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~208 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \cache|datapath|tag_array0|data~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N30
stratixiii_lcell_comb \cache|datapath|tag_array0|data~112feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~112feeder_combout  = ( \cpu|datapath|marreg|data [24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~112feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~112feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~112feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~112feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N31
dffeas \cache|datapath|tag_array0|data~112 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~112feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~112 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~112 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N20
stratixiii_lcell_comb \cache|datapath|tag_array0|data~212 (
// Equation(s):
// \cache|datapath|tag_array0|data~212_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array0|data~208_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array0|data~208_combout  
// & (\cache|datapath|tag_array0|data~112_q )) # (\cache|datapath|tag_array0|data~208_combout  & ((\cache|datapath|tag_array0|data~136_q )))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array0|data~208_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array0|data~208_combout  & ((\cache|datapath|tag_array0|data~160_q ))) # (\cache|datapath|tag_array0|data~208_combout  & 
// (\cache|datapath|tag_array0|data~184_q ))))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array0|data~184_q ),
	.datac(!\cache|datapath|tag_array0|data~160_q ),
	.datad(!\cache|datapath|tag_array0|data~136_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~208_combout ),
	.datag(!\cache|datapath|tag_array0|data~112_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~212 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~212 .lut_mask = 64'h05050505AAFFBBBB;
defparam \cache|datapath|tag_array0|data~212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N4
stratixiii_lcell_comb \cache|datapath|compare_0|equal~0 (
// Equation(s):
// \cache|datapath|compare_0|equal~0_combout  = ( \cpu|datapath|marreg|data [22] & ( \cpu|datapath|marreg|data [23] & ( (\cache|datapath|tag_array0|data~204_combout  & (\cache|datapath|tag_array0|data~196_combout  & 
// (!\cache|datapath|tag_array0|data~212_combout  $ (\cpu|datapath|marreg|data [24])))) ) ) ) # ( !\cpu|datapath|marreg|data [22] & ( \cpu|datapath|marreg|data [23] & ( (\cache|datapath|tag_array0|data~204_combout  & 
// (!\cache|datapath|tag_array0|data~196_combout  & (!\cache|datapath|tag_array0|data~212_combout  $ (\cpu|datapath|marreg|data [24])))) ) ) ) # ( \cpu|datapath|marreg|data [22] & ( !\cpu|datapath|marreg|data [23] & ( 
// (!\cache|datapath|tag_array0|data~204_combout  & (\cache|datapath|tag_array0|data~196_combout  & (!\cache|datapath|tag_array0|data~212_combout  $ (\cpu|datapath|marreg|data [24])))) ) ) ) # ( !\cpu|datapath|marreg|data [22] & ( !\cpu|datapath|marreg|data 
// [23] & ( (!\cache|datapath|tag_array0|data~204_combout  & (!\cache|datapath|tag_array0|data~196_combout  & (!\cache|datapath|tag_array0|data~212_combout  $ (\cpu|datapath|marreg|data [24])))) ) ) )

	.dataa(!\cache|datapath|tag_array0|data~204_combout ),
	.datab(!\cache|datapath|tag_array0|data~196_combout ),
	.datac(!\cache|datapath|tag_array0|data~212_combout ),
	.datad(!\cpu|datapath|marreg|data [24]),
	.datae(!\cpu|datapath|marreg|data [22]),
	.dataf(!\cpu|datapath|marreg|data [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~0 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~0 .lut_mask = 64'h8008200240041001;
defparam \cache|datapath|compare_0|equal~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N36
stratixiii_lcell_comb \cache|datapath|tag_array0|data~125feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~125feeder_combout  = ( \cpu|datapath|marreg|data [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~125feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~125feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~125feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~125feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N37
dffeas \cache|datapath|tag_array0|data~125 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~125 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N13
dffeas \cache|datapath|tag_array0|data~149 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~149 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~149 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N32
stratixiii_lcell_comb \cache|datapath|tag_array0|data~77feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~77feeder_combout  = ( \cpu|datapath|marreg|data [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~77feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N33
dffeas \cache|datapath|tag_array0|data~77 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~77 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N16
stratixiii_lcell_comb \cache|datapath|tag_array0|data~29feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~29feeder_combout  = ( \cpu|datapath|marreg|data [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~29feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~29feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~29feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~29feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N17
dffeas \cache|datapath|tag_array0|data~29 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~29feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~29 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~29 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N37
dffeas \cache|datapath|tag_array0|data~53 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~53 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N34
stratixiii_lcell_comb \cache|datapath|tag_array0|data~5feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~5feeder_combout  = ( \cpu|datapath|marreg|data [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~5feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~5feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~5feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~5feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N35
dffeas \cache|datapath|tag_array0|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~5feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~5 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N36
stratixiii_lcell_comb \cache|datapath|tag_array0|data~264 (
// Equation(s):
// \cache|datapath|tag_array0|data~264_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~5_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~29_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~53_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~77_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~77_q ),
	.datab(!\cache|datapath|tag_array0|data~29_q ),
	.datac(!\cache|datapath|tag_array0|data~53_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~264 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~264 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cache|datapath|tag_array0|data~264 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y35_N33
dffeas \cache|datapath|tag_array0|data~173 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~173 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N37
dffeas \cache|datapath|tag_array0|data~101 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~101 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N12
stratixiii_lcell_comb \cache|datapath|tag_array0|data~268 (
// Equation(s):
// \cache|datapath|tag_array0|data~268_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array0|data~264_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~264_combout  
// & (((\cache|datapath|tag_array0|data~101_q )))) # (\cache|datapath|tag_array0|data~264_combout  & (\cache|datapath|tag_array0|data~125_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array0|data~264_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array0|data~264_combout  & (\cache|datapath|tag_array0|data~149_q )) # (\cache|datapath|tag_array0|data~264_combout  & 
// ((\cache|datapath|tag_array0|data~173_q )))))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array0|data~125_q ),
	.datac(!\cache|datapath|tag_array0|data~149_q ),
	.datad(!\cache|datapath|tag_array0|data~264_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~173_q ),
	.datag(!\cache|datapath|tag_array0|data~101_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~268 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~268 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \cache|datapath|tag_array0|data~268 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N1
dffeas \cache|datapath|tag_array0|data~79 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~79 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N1
dffeas \cache|datapath|tag_array0|data~55 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~55 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N6
stratixiii_lcell_comb \cache|datapath|tag_array0|data~31feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~31feeder_combout  = ( \cpu|datapath|marreg|data [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~31feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~31feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~31feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~31feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N7
dffeas \cache|datapath|tag_array0|data~31 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~31feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~31 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~31 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N3
dffeas \cache|datapath|tag_array0|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~7 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~280 (
// Equation(s):
// \cache|datapath|tag_array0|data~280_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~7_q  & (!\cpu|datapath|marreg|data [7]))) # (\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array0|data~31_q ) # (\cpu|datapath|marreg|data [7]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array0|data~55_q  & (!\cpu|datapath|marreg|data [7]))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array0|data~79_q ))) ) )

	.dataa(!\cache|datapath|tag_array0|data~79_q ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|tag_array0|data~55_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~31_q ),
	.datag(!\cache|datapath|tag_array0|data~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~280 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~280 .lut_mask = 64'h0C331D333F331D33;
defparam \cache|datapath|tag_array0|data~280 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y35_N1
dffeas \cache|datapath|tag_array0|data~151 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~151 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~151 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N24
stratixiii_lcell_comb \cache|datapath|tag_array0|data~127feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~127feeder_combout  = ( \cpu|datapath|marreg|data [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~127feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~127feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~127feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~127feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N25
dffeas \cache|datapath|tag_array0|data~127 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~127feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~127 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N5
dffeas \cache|datapath|tag_array0|data~175 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~175 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N35
dffeas \cache|datapath|tag_array0|data~103 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~103 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~284 (
// Equation(s):
// \cache|datapath|tag_array0|data~284_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array0|data~280_combout )) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~280_combout  & 
// (\cache|datapath|tag_array0|data~103_q )) # (\cache|datapath|tag_array0|data~280_combout  & (((\cache|datapath|tag_array0|data~127_q )))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// (\cache|datapath|tag_array0|data~280_combout )) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~280_combout  & (\cache|datapath|tag_array0|data~151_q )) # (\cache|datapath|tag_array0|data~280_combout  & 
// (((\cache|datapath|tag_array0|data~175_q )))))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array0|data~280_combout ),
	.datac(!\cache|datapath|tag_array0|data~151_q ),
	.datad(!\cache|datapath|tag_array0|data~127_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~175_q ),
	.datag(!\cache|datapath|tag_array0|data~103_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~284 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~284 .lut_mask = 64'h2637262626373737;
defparam \cache|datapath|tag_array0|data~284 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N2
stratixiii_lcell_comb \cache|datapath|tag_array0|data~126feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~126feeder_combout  = \cpu|datapath|marreg|data [14]

	.dataa(!\cpu|datapath|marreg|data [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~126feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~126feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~126feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array0|data~126feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N3
dffeas \cache|datapath|tag_array0|data~126 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~126feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~126 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N17
dffeas \cache|datapath|tag_array0|data~150 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~150 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~150 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N30
stratixiii_lcell_comb \cache|datapath|tag_array0|data~30feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~30feeder_combout  = ( \cpu|datapath|marreg|data [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~30feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y33_N31
dffeas \cache|datapath|tag_array0|data~30 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~30 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~30 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N35
dffeas \cache|datapath|tag_array0|data~78 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~78 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y32_N21
dffeas \cache|datapath|tag_array0|data~54 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~54 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N18
stratixiii_lcell_comb \cache|datapath|tag_array0|data~6feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~6feeder_combout  = ( \cpu|datapath|marreg|data [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~6feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~6feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~6feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~6feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y32_N19
dffeas \cache|datapath|tag_array0|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~6feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~6 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y32_N20
stratixiii_lcell_comb \cache|datapath|tag_array0|data~272 (
// Equation(s):
// \cache|datapath|tag_array0|data~272_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~6_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~30_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~54_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~78_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~30_q ),
	.datab(!\cache|datapath|tag_array0|data~78_q ),
	.datac(!\cache|datapath|tag_array0|data~54_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~272 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~272 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cache|datapath|tag_array0|data~272 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N38
stratixiii_lcell_comb \cache|datapath|tag_array0|data~174feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~174feeder_combout  = ( \cpu|datapath|marreg|data [14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~174feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~174feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~174feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~174feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y35_N39
dffeas \cache|datapath|tag_array0|data~174 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~174 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N19
dffeas \cache|datapath|tag_array0|data~102 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~102 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y35_N16
stratixiii_lcell_comb \cache|datapath|tag_array0|data~276 (
// Equation(s):
// \cache|datapath|tag_array0|data~276_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((((\cache|datapath|tag_array0|data~272_combout ))))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~272_combout  
// & (((\cache|datapath|tag_array0|data~102_q )))) # (\cache|datapath|tag_array0|data~272_combout  & (\cache|datapath|tag_array0|data~126_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & 
// ((((\cache|datapath|tag_array0|data~272_combout ))))) # (\cpu|datapath|marreg|data [7] & (((!\cache|datapath|tag_array0|data~272_combout  & (\cache|datapath|tag_array0|data~150_q )) # (\cache|datapath|tag_array0|data~272_combout  & 
// ((\cache|datapath|tag_array0|data~174_q )))))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array0|data~126_q ),
	.datac(!\cache|datapath|tag_array0|data~150_q ),
	.datad(!\cache|datapath|tag_array0|data~272_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~174_q ),
	.datag(!\cache|datapath|tag_array0|data~102_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~276 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~276 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \cache|datapath|tag_array0|data~276 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N4
stratixiii_lcell_comb \cache|datapath|compare_0|equal~3 (
// Equation(s):
// \cache|datapath|compare_0|equal~3_combout  = ( \cpu|datapath|marreg|data [15] & ( \cpu|datapath|marreg|data [13] & ( (\cache|datapath|tag_array0|data~268_combout  & (\cache|datapath|tag_array0|data~284_combout  & (!\cpu|datapath|marreg|data [14] $ 
// (\cache|datapath|tag_array0|data~276_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [15] & ( \cpu|datapath|marreg|data [13] & ( (\cache|datapath|tag_array0|data~268_combout  & (!\cache|datapath|tag_array0|data~284_combout  & (!\cpu|datapath|marreg|data 
// [14] $ (\cache|datapath|tag_array0|data~276_combout )))) ) ) ) # ( \cpu|datapath|marreg|data [15] & ( !\cpu|datapath|marreg|data [13] & ( (!\cache|datapath|tag_array0|data~268_combout  & (\cache|datapath|tag_array0|data~284_combout  & 
// (!\cpu|datapath|marreg|data [14] $ (\cache|datapath|tag_array0|data~276_combout )))) ) ) ) # ( !\cpu|datapath|marreg|data [15] & ( !\cpu|datapath|marreg|data [13] & ( (!\cache|datapath|tag_array0|data~268_combout  & 
// (!\cache|datapath|tag_array0|data~284_combout  & (!\cpu|datapath|marreg|data [14] $ (\cache|datapath|tag_array0|data~276_combout )))) ) ) )

	.dataa(!\cpu|datapath|marreg|data [14]),
	.datab(!\cache|datapath|tag_array0|data~268_combout ),
	.datac(!\cache|datapath|tag_array0|data~284_combout ),
	.datad(!\cache|datapath|tag_array0|data~276_combout ),
	.datae(!\cpu|datapath|marreg|data [15]),
	.dataf(!\cpu|datapath|marreg|data [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~3 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~3 .lut_mask = 64'h8040080420100201;
defparam \cache|datapath|compare_0|equal~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N25
dffeas \cache|datapath|tag_array0|data~171 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~171 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~171 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N36
stratixiii_lcell_comb \cache|datapath|tag_array0|data~75feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~75feeder_combout  = ( \cpu|datapath|marreg|data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~75feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~75feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~75feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~75feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N37
dffeas \cache|datapath|tag_array0|data~75 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~75feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~75 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N1
dffeas \cache|datapath|tag_array0|data~51 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~51 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N32
stratixiii_lcell_comb \cache|datapath|tag_array0|data~27feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~27feeder_combout  = ( \cpu|datapath|marreg|data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~27feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~27feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~27feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~27feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y33_N33
dffeas \cache|datapath|tag_array0|data~27 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~27feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~27 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y33_N35
dffeas \cache|datapath|tag_array0|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~3 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y33_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~312 (
// Equation(s):
// \cache|datapath|tag_array0|data~312_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~3_q )) # (\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~27_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (((\cache|datapath|tag_array0|data~51_q )))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~75_q )))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~75_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array0|data~51_q ),
	.datad(!\cpu|datapath|marreg|data [5]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~27_q ),
	.datag(!\cache|datapath|tag_array0|data~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~312 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~312 .lut_mask = 64'h0C330C770CFF0C77;
defparam \cache|datapath|tag_array0|data~312 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N21
dffeas \cache|datapath|tag_array0|data~147 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~147 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~147 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y35_N38
stratixiii_lcell_comb \cache|datapath|tag_array0|data~123feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~123feeder_combout  = ( \cpu|datapath|marreg|data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~123feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~123feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~123feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~123feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y35_N39
dffeas \cache|datapath|tag_array0|data~123 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~123feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~123 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~123 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N16
stratixiii_lcell_comb \cache|datapath|tag_array0|data~99feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~99feeder_combout  = ( \cpu|datapath|marreg|data [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~99feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~99feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~99feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~99feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N17
dffeas \cache|datapath|tag_array0|data~99 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~99feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~99 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~99 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N20
stratixiii_lcell_comb \cache|datapath|tag_array0|data~316 (
// Equation(s):
// \cache|datapath|tag_array0|data~316_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~312_combout  & (\cache|datapath|tag_array0|data~99_q  & ((\cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array0|data~312_combout  & (((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array0|data~123_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~312_combout  & 
// (((\cache|datapath|tag_array0|data~147_q  & ((\cpu|datapath|marreg|data [7])))))) # (\cache|datapath|tag_array0|data~312_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array0|data~171_q ))) ) )

	.dataa(!\cache|datapath|tag_array0|data~171_q ),
	.datab(!\cache|datapath|tag_array0|data~312_combout ),
	.datac(!\cache|datapath|tag_array0|data~147_q ),
	.datad(!\cache|datapath|tag_array0|data~123_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~99_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~316 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~316 .lut_mask = 64'h333333330C3F1D1D;
defparam \cache|datapath|tag_array0|data~316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N19
dffeas \cache|datapath|tag_array0|data~170 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~170 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N21
dffeas \cache|datapath|tag_array0|data~26 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~26 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N14
stratixiii_lcell_comb \cache|datapath|tag_array0|data~74feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~74feeder_combout  = ( \cpu|datapath|marreg|data [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~74feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~74feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~74feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~74feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N15
dffeas \cache|datapath|tag_array0|data~74 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~74feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~74 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N17
dffeas \cache|datapath|tag_array0|data~50 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~50 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N39
dffeas \cache|datapath|tag_array0|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~2 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N16
stratixiii_lcell_comb \cache|datapath|tag_array0|data~304 (
// Equation(s):
// \cache|datapath|tag_array0|data~304_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~2_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~26_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~50_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~74_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~26_q ),
	.datab(!\cache|datapath|tag_array0|data~74_q ),
	.datac(!\cache|datapath|tag_array0|data~50_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~304 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~304 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cache|datapath|tag_array0|data~304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N37
dffeas \cache|datapath|tag_array0|data~146 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~146 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~146 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N30
stratixiii_lcell_comb \cache|datapath|tag_array0|data~122feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~122feeder_combout  = ( \cpu|datapath|marreg|data [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~122feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~122feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~122feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~122feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N31
dffeas \cache|datapath|tag_array0|data~122 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~122feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~122 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~122 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N35
dffeas \cache|datapath|tag_array0|data~98 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~98 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~98 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N36
stratixiii_lcell_comb \cache|datapath|tag_array0|data~308 (
// Equation(s):
// \cache|datapath|tag_array0|data~308_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~304_combout  & (\cache|datapath|tag_array0|data~98_q  & ((\cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array0|data~304_combout  & (((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array0|data~122_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~304_combout  & 
// (((\cache|datapath|tag_array0|data~146_q  & ((\cpu|datapath|marreg|data [7])))))) # (\cache|datapath|tag_array0|data~304_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array0|data~170_q ))) ) )

	.dataa(!\cache|datapath|tag_array0|data~170_q ),
	.datab(!\cache|datapath|tag_array0|data~304_combout ),
	.datac(!\cache|datapath|tag_array0|data~146_q ),
	.datad(!\cache|datapath|tag_array0|data~122_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~98_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~308 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~308 .lut_mask = 64'h333333330C3F1D1D;
defparam \cache|datapath|tag_array0|data~308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N7
dffeas \cache|datapath|tag_array0|data~28 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~28 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~28 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N5
dffeas \cache|datapath|tag_array0|data~52 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~52 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~52 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N10
stratixiii_lcell_comb \cache|datapath|tag_array0|data~76feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~76feeder_combout  = ( \cpu|datapath|marreg|data [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~76feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~76feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~76feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~76feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N11
dffeas \cache|datapath|tag_array0|data~76 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~76feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~76 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~76 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N10
stratixiii_lcell_comb \cache|datapath|tag_array0|data~4feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~4feeder_combout  = ( \cpu|datapath|marreg|data [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~4feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~4feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~4feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~4feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N11
dffeas \cache|datapath|tag_array0|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~4feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~4 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N4
stratixiii_lcell_comb \cache|datapath|tag_array0|data~320 (
// Equation(s):
// \cache|datapath|tag_array0|data~320_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & (((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~4_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~28_q ))))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & (((!\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~52_q )) # (\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~76_q )))))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cpu|datapath|marreg|data [7]),
	.datab(!\cache|datapath|tag_array0|data~28_q ),
	.datac(!\cache|datapath|tag_array0|data~52_q ),
	.datad(!\cache|datapath|tag_array0|data~76_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~320 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~320 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \cache|datapath|tag_array0|data~320 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N9
dffeas \cache|datapath|tag_array0|data~148 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~148 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N30
stratixiii_lcell_comb \cache|datapath|tag_array0|data~124feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~124feeder_combout  = ( \cpu|datapath|marreg|data [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~124feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~124feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~124feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~124feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N31
dffeas \cache|datapath|tag_array0|data~124 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~124 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~124 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N26
stratixiii_lcell_comb \cache|datapath|tag_array0|data~172feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~172feeder_combout  = ( \cpu|datapath|marreg|data [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~172feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~172feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~172feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~172feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N27
dffeas \cache|datapath|tag_array0|data~172 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~172 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~172 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N4
stratixiii_lcell_comb \cache|datapath|tag_array0|data~100feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~100feeder_combout  = ( \cpu|datapath|marreg|data [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~100feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~100feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~100feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~100feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N5
dffeas \cache|datapath|tag_array0|data~100 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~100 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~324 (
// Equation(s):
// \cache|datapath|tag_array0|data~324_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~320_combout  & (\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array0|data~100_q ))) # (\cache|datapath|tag_array0|data~320_combout 
//  & ((!\cpu|datapath|marreg|data [7]) # (((\cache|datapath|tag_array0|data~124_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~320_combout  & (\cpu|datapath|marreg|data [7] & (\cache|datapath|tag_array0|data~148_q ))) # 
// (\cache|datapath|tag_array0|data~320_combout  & ((!\cpu|datapath|marreg|data [7]) # (((\cache|datapath|tag_array0|data~172_q ))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~320_combout ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array0|data~148_q ),
	.datad(!\cache|datapath|tag_array0|data~124_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~172_q ),
	.datag(!\cache|datapath|tag_array0|data~100_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~324 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~324 .lut_mask = 64'h4657464646575757;
defparam \cache|datapath|tag_array0|data~324 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N26
stratixiii_lcell_comb \cache|datapath|compare_0|equal~5 (
// Equation(s):
// \cache|datapath|compare_0|equal~5_combout  = ( \cpu|datapath|marreg|data [10] & ( \cpu|datapath|marreg|data [12] & ( (\cache|datapath|tag_array0|data~308_combout  & (\cache|datapath|tag_array0|data~324_combout  & 
// (!\cache|datapath|tag_array0|data~316_combout  $ (\cpu|datapath|marreg|data [11])))) ) ) ) # ( !\cpu|datapath|marreg|data [10] & ( \cpu|datapath|marreg|data [12] & ( (!\cache|datapath|tag_array0|data~308_combout  & 
// (\cache|datapath|tag_array0|data~324_combout  & (!\cache|datapath|tag_array0|data~316_combout  $ (\cpu|datapath|marreg|data [11])))) ) ) ) # ( \cpu|datapath|marreg|data [10] & ( !\cpu|datapath|marreg|data [12] & ( 
// (\cache|datapath|tag_array0|data~308_combout  & (!\cache|datapath|tag_array0|data~324_combout  & (!\cache|datapath|tag_array0|data~316_combout  $ (\cpu|datapath|marreg|data [11])))) ) ) ) # ( !\cpu|datapath|marreg|data [10] & ( !\cpu|datapath|marreg|data 
// [12] & ( (!\cache|datapath|tag_array0|data~308_combout  & (!\cache|datapath|tag_array0|data~324_combout  & (!\cache|datapath|tag_array0|data~316_combout  $ (\cpu|datapath|marreg|data [11])))) ) ) )

	.dataa(!\cache|datapath|tag_array0|data~316_combout ),
	.datab(!\cache|datapath|tag_array0|data~308_combout ),
	.datac(!\cpu|datapath|marreg|data [11]),
	.datad(!\cache|datapath|tag_array0|data~324_combout ),
	.datae(!\cpu|datapath|marreg|data [10]),
	.dataf(!\cpu|datapath|marreg|data [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~5 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~5 .lut_mask = 64'h8400210000840021;
defparam \cache|datapath|compare_0|equal~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N16
stratixiii_lcell_comb \cache|datapath|compare_0|equal~6 (
// Equation(s):
// \cache|datapath|compare_0|equal~6_combout  = ( \cache|datapath|compare_0|equal~3_combout  & ( \cache|datapath|compare_0|equal~5_combout  & ( (\cache|datapath|compare_0|equal~1_combout  & (\cache|datapath|compare_0|equal~4_combout  & 
// (\cache|datapath|compare_0|equal~2_combout  & \cache|datapath|compare_0|equal~0_combout ))) ) ) )

	.dataa(!\cache|datapath|compare_0|equal~1_combout ),
	.datab(!\cache|datapath|compare_0|equal~4_combout ),
	.datac(!\cache|datapath|compare_0|equal~2_combout ),
	.datad(!\cache|datapath|compare_0|equal~0_combout ),
	.datae(!\cache|datapath|compare_0|equal~3_combout ),
	.dataf(!\cache|datapath|compare_0|equal~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~6 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~6 .lut_mask = 64'h0000000000000001;
defparam \cache|datapath|compare_0|equal~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N2
stratixiii_lcell_comb \cpu|control|Selector25~0 (
// Equation(s):
// \cpu|control|Selector25~0_combout  = ( \cache|control|mem_resp~0_combout  & ( !\cpu|control|state.fetch1~q  ) ) # ( !\cache|control|mem_resp~0_combout  & ( (!\cpu|control|state.fetch1~q ) # (\cpu|control|state.fetch2~q ) ) )

	.dataa(!\cpu|control|state.fetch1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|control|state.fetch2~q ),
	.datae(gnd),
	.dataf(!\cache|control|mem_resp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|control|Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|control|Selector25~0 .extended_lut = "off";
defparam \cpu|control|Selector25~0 .lut_mask = 64'hAAFFAAFFAAAAAAAA;
defparam \cpu|control|Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N3
dffeas \cpu|control|state.fetch2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|control|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|control|state.fetch2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|control|state.fetch2 .is_wysiwyg = "true";
defparam \cpu|control|state.fetch2 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y34_N39
dffeas \cache|datapath|tag_array0|data~143 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~143 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y34_N21
dffeas \cache|datapath|tag_array0|data~191 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~191 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N1
dffeas \cache|datapath|tag_array0|data~167 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~167 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~167 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N24
stratixiii_lcell_comb \cache|datapath|tag_array0|data~95feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~95feeder_combout  = ( \cpu|datapath|marreg|data [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~95feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~95feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~95feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~95feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N25
dffeas \cache|datapath|tag_array0|data~95 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~95feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~95 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~95 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N36
stratixiii_lcell_comb \cache|datapath|tag_array0|data~47feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~47feeder_combout  = \cpu|datapath|marreg|data [31]

	.dataa(!\cpu|datapath|marreg|data [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~47feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~47feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array0|data~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N37
dffeas \cache|datapath|tag_array0|data~47 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~47 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N1
dffeas \cache|datapath|tag_array0|data~71 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~71 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~71 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~23feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~23feeder_combout  = ( \cpu|datapath|marreg|data [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~23feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~23feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~23feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~23feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N9
dffeas \cache|datapath|tag_array0|data~23 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~23feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~23 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~336 (
// Equation(s):
// \cache|datapath|tag_array0|data~336_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~23_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~47_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~71_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~95_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~95_q ),
	.datab(!\cache|datapath|tag_array0|data~47_q ),
	.datac(!\cache|datapath|tag_array0|data~71_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~336 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~336 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cache|datapath|tag_array0|data~336 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N38
stratixiii_lcell_comb \cache|datapath|tag_array0|data~119feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~119feeder_combout  = \cpu|datapath|marreg|data [31]

	.dataa(!\cpu|datapath|marreg|data [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~119feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~119feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~119feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array0|data~119feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N39
dffeas \cache|datapath|tag_array0|data~119 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~119feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~119 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~119 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~340 (
// Equation(s):
// \cache|datapath|tag_array0|data~340_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~336_combout  & (((\cache|datapath|tag_array0|data~119_q  & \cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array0|data~336_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~143_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~336_combout  & 
// (((\cache|datapath|tag_array0|data~167_q  & \cpu|datapath|marreg|data [7])))) # (\cache|datapath|tag_array0|data~336_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~191_q )))) ) )

	.dataa(!\cache|datapath|tag_array0|data~143_q ),
	.datab(!\cache|datapath|tag_array0|data~191_q ),
	.datac(!\cache|datapath|tag_array0|data~167_q ),
	.datad(!\cache|datapath|tag_array0|data~336_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~119_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~340 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~340 .lut_mask = 64'h00FF00FF0F550F33;
defparam \cache|datapath|tag_array0|data~340 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N32
stratixiii_lcell_comb \cache|datapath|tag_array0|data~142feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~142feeder_combout  = ( \cpu|datapath|marreg|data [30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~142feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~142feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~142feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~142feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N33
dffeas \cache|datapath|tag_array0|data~142 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~142 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y34_N35
dffeas \cache|datapath|tag_array0|data~190 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~190 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N17
dffeas \cache|datapath|tag_array0|data~166 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~166 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~166 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N32
stratixiii_lcell_comb \cache|datapath|tag_array0|data~46feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~46feeder_combout  = \cpu|datapath|marreg|data [30]

	.dataa(!\cpu|datapath|marreg|data [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~46feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~46feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~46feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array0|data~46feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N33
dffeas \cache|datapath|tag_array0|data~46 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~46feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~46 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N13
dffeas \cache|datapath|tag_array0|data~94 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~94 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N33
dffeas \cache|datapath|tag_array0|data~70 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~70 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~70 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N34
stratixiii_lcell_comb \cache|datapath|tag_array0|data~22feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~22feeder_combout  = \cpu|datapath|marreg|data [30]

	.dataa(!\cpu|datapath|marreg|data [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~22feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~22feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~22feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array0|data~22feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N35
dffeas \cache|datapath|tag_array0|data~22 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~22feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~22 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~22 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N32
stratixiii_lcell_comb \cache|datapath|tag_array0|data~328 (
// Equation(s):
// \cache|datapath|tag_array0|data~328_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~22_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~46_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~70_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~94_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~46_q ),
	.datab(!\cache|datapath|tag_array0|data~94_q ),
	.datac(!\cache|datapath|tag_array0|data~70_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~328 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~328 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cache|datapath|tag_array0|data~328 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N9
dffeas \cache|datapath|tag_array0|data~118 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~118 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~118 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N16
stratixiii_lcell_comb \cache|datapath|tag_array0|data~332 (
// Equation(s):
// \cache|datapath|tag_array0|data~332_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & (((\cache|datapath|tag_array0|data~328_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~328_combout  & 
// ((\cache|datapath|tag_array0|data~118_q ))) # (\cache|datapath|tag_array0|data~328_combout  & (\cache|datapath|tag_array0|data~142_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & 
// (((\cache|datapath|tag_array0|data~328_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~328_combout  & ((\cache|datapath|tag_array0|data~166_q ))) # (\cache|datapath|tag_array0|data~328_combout  & 
// (\cache|datapath|tag_array0|data~190_q ))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~142_q ),
	.datab(!\cache|datapath|tag_array0|data~190_q ),
	.datac(!\cache|datapath|tag_array0|data~166_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~328_combout ),
	.datag(!\cache|datapath|tag_array0|data~118_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~332 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~332 .lut_mask = 64'h000F000FFF55FF33;
defparam \cache|datapath|tag_array0|data~332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N6
stratixiii_lcell_comb \cache|datapath|tag_array0|data~185feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~185feeder_combout  = ( \cpu|datapath|marreg|data [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~185feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~185feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N7
dffeas \cache|datapath|tag_array0|data~185 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~185 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~185 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N22
stratixiii_lcell_comb \cache|datapath|tag_array0|data~137feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~137feeder_combout  = ( \cpu|datapath|marreg|data [25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~137feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N23
dffeas \cache|datapath|tag_array0|data~137 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~137 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N1
dffeas \cache|datapath|tag_array0|data~161 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~161 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N33
dffeas \cache|datapath|tag_array0|data~89 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~89 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N5
dffeas \cache|datapath|tag_array0|data~65 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~65 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~65 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N2
stratixiii_lcell_comb \cache|datapath|tag_array0|data~41feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~41feeder_combout  = \cpu|datapath|marreg|data [25]

	.dataa(!\cpu|datapath|marreg|data [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~41feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~41feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array0|data~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N3
dffeas \cache|datapath|tag_array0|data~41 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~41 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N27
dffeas \cache|datapath|tag_array0|data~17 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~17 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N4
stratixiii_lcell_comb \cache|datapath|tag_array0|data~344 (
// Equation(s):
// \cache|datapath|tag_array0|data~344_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~17_q )) # (\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~41_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & (((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~65_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~89_q ))))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~89_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array0|data~65_q ),
	.datad(!\cache|datapath|tag_array0|data~41_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~344 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~344 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \cache|datapath|tag_array0|data~344 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~113feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~113feeder_combout  = \cpu|datapath|marreg|data [25]

	.dataa(!\cpu|datapath|marreg|data [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~113feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~113feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~113feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array0|data~113feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N1
dffeas \cache|datapath|tag_array0|data~113 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~113 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~113 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N0
stratixiii_lcell_comb \cache|datapath|tag_array0|data~348 (
// Equation(s):
// \cache|datapath|tag_array0|data~348_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~344_combout  & (((\cache|datapath|tag_array0|data~113_q  & \cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array0|data~344_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~137_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~344_combout  & 
// (((\cache|datapath|tag_array0|data~161_q  & \cpu|datapath|marreg|data [7])))) # (\cache|datapath|tag_array0|data~344_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~185_q )))) ) )

	.dataa(!\cache|datapath|tag_array0|data~185_q ),
	.datab(!\cache|datapath|tag_array0|data~137_q ),
	.datac(!\cache|datapath|tag_array0|data~161_q ),
	.datad(!\cache|datapath|tag_array0|data~344_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~113_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~348 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~348 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cache|datapath|tag_array0|data~348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~138feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~138feeder_combout  = ( \cpu|datapath|marreg|data [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~138feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~138feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~138feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~138feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N9
dffeas \cache|datapath|tag_array0|data~138 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~138 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N4
stratixiii_lcell_comb \cache|datapath|tag_array0|data~186feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~186feeder_combout  = ( \cpu|datapath|marreg|data [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~186feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~186feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~186feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~186feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N5
dffeas \cache|datapath|tag_array0|data~186 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~186 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N5
dffeas \cache|datapath|tag_array0|data~162 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~162 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~162 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N24
stratixiii_lcell_comb \cache|datapath|tag_array0|data~42feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~42feeder_combout  = ( \cpu|datapath|marreg|data [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~42feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N25
dffeas \cache|datapath|tag_array0|data~42 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~42 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~42 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N29
dffeas \cache|datapath|tag_array0|data~66 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~66 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N10
stratixiii_lcell_comb \cache|datapath|tag_array0|data~90feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~90feeder_combout  = ( \cpu|datapath|marreg|data [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~90feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~90feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~90feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~90feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y33_N11
dffeas \cache|datapath|tag_array0|data~90 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~90 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N31
dffeas \cache|datapath|tag_array0|data~18 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~18 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N28
stratixiii_lcell_comb \cache|datapath|tag_array0|data~352 (
// Equation(s):
// \cache|datapath|tag_array0|data~352_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array0|data~18_q  & (!\cpu|datapath|marreg|data [7]))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array0|data~42_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~66_q  & (!\cpu|datapath|marreg|data [7]))) # 
// (\cpu|datapath|marreg|data [5] & (((\cache|datapath|tag_array0|data~90_q ) # (\cpu|datapath|marreg|data [7]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~42_q ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|tag_array0|data~66_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~90_q ),
	.datag(!\cache|datapath|tag_array0|data~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~352 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~352 .lut_mask = 64'h1D330C331D333F33;
defparam \cache|datapath|tag_array0|data~352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N27
dffeas \cache|datapath|tag_array0|data~114 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~114 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~114 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N4
stratixiii_lcell_comb \cache|datapath|tag_array0|data~356 (
// Equation(s):
// \cache|datapath|tag_array0|data~356_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & (((\cache|datapath|tag_array0|data~352_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~352_combout  & 
// ((\cache|datapath|tag_array0|data~114_q ))) # (\cache|datapath|tag_array0|data~352_combout  & (\cache|datapath|tag_array0|data~138_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & 
// (((\cache|datapath|tag_array0|data~352_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~352_combout  & ((\cache|datapath|tag_array0|data~162_q ))) # (\cache|datapath|tag_array0|data~352_combout  & 
// (\cache|datapath|tag_array0|data~186_q ))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~138_q ),
	.datab(!\cache|datapath|tag_array0|data~186_q ),
	.datac(!\cache|datapath|tag_array0|data~162_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~352_combout ),
	.datag(!\cache|datapath|tag_array0|data~114_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~356 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~356 .lut_mask = 64'h000F000FFF55FF33;
defparam \cache|datapath|tag_array0|data~356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N14
stratixiii_lcell_comb \cache|datapath|tag_array0|data~187feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~187feeder_combout  = \cpu|datapath|marreg|data [27]

	.dataa(!\cpu|datapath|marreg|data [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~187feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~187feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array0|data~187feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N15
dffeas \cache|datapath|tag_array0|data~187 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~187 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N12
stratixiii_lcell_comb \cache|datapath|tag_array0|data~139feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~139feeder_combout  = \cpu|datapath|marreg|data [27]

	.dataa(!\cpu|datapath|marreg|data [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~139feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~139feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~139feeder .lut_mask = 64'h5555555555555555;
defparam \cache|datapath|tag_array0|data~139feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N13
dffeas \cache|datapath|tag_array0|data~139 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~139 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N9
dffeas \cache|datapath|tag_array0|data~163 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~163 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~163 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N30
stratixiii_lcell_comb \cache|datapath|tag_array0|data~43feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~43feeder_combout  = ( \cpu|datapath|marreg|data [27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~43feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~43feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~43feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~43feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N31
dffeas \cache|datapath|tag_array0|data~43 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~43 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N13
dffeas \cache|datapath|tag_array0|data~67 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~67 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N17
dffeas \cache|datapath|tag_array0|data~91 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~91 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N35
dffeas \cache|datapath|tag_array0|data~19 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~19 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N12
stratixiii_lcell_comb \cache|datapath|tag_array0|data~360 (
// Equation(s):
// \cache|datapath|tag_array0|data~360_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & (((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~19_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~43_q ))))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~67_q )) # (\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~91_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~43_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|tag_array0|data~67_q ),
	.datad(!\cache|datapath|tag_array0|data~91_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~360 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~360 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \cache|datapath|tag_array0|data~360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N29
dffeas \cache|datapath|tag_array0|data~115 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~115 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N8
stratixiii_lcell_comb \cache|datapath|tag_array0|data~364 (
// Equation(s):
// \cache|datapath|tag_array0|data~364_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~360_combout  & (((\cache|datapath|tag_array0|data~115_q  & \cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|tag_array0|data~360_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~139_q )))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|tag_array0|data~360_combout  & 
// (((\cache|datapath|tag_array0|data~163_q  & \cpu|datapath|marreg|data [7])))) # (\cache|datapath|tag_array0|data~360_combout  & (((!\cpu|datapath|marreg|data [7])) # (\cache|datapath|tag_array0|data~187_q )))) ) )

	.dataa(!\cache|datapath|tag_array0|data~187_q ),
	.datab(!\cache|datapath|tag_array0|data~139_q ),
	.datac(!\cache|datapath|tag_array0|data~163_q ),
	.datad(!\cache|datapath|tag_array0|data~360_combout ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~115_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~364 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~364 .lut_mask = 64'h00FF00FF0F330F55;
defparam \cache|datapath|tag_array0|data~364 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N18
stratixiii_lcell_comb \cache|datapath|compare_0|equal~7 (
// Equation(s):
// \cache|datapath|compare_0|equal~7_combout  = ( \cpu|datapath|marreg|data [27] & ( \cache|datapath|tag_array0|data~364_combout  & ( (!\cache|datapath|tag_array0|data~348_combout  & (!\cpu|datapath|marreg|data [25] & 
// (!\cache|datapath|tag_array0|data~356_combout  $ (\cpu|datapath|marreg|data [26])))) # (\cache|datapath|tag_array0|data~348_combout  & (\cpu|datapath|marreg|data [25] & (!\cache|datapath|tag_array0|data~356_combout  $ (\cpu|datapath|marreg|data [26])))) ) 
// ) ) # ( !\cpu|datapath|marreg|data [27] & ( !\cache|datapath|tag_array0|data~364_combout  & ( (!\cache|datapath|tag_array0|data~348_combout  & (!\cpu|datapath|marreg|data [25] & (!\cache|datapath|tag_array0|data~356_combout  $ (\cpu|datapath|marreg|data 
// [26])))) # (\cache|datapath|tag_array0|data~348_combout  & (\cpu|datapath|marreg|data [25] & (!\cache|datapath|tag_array0|data~356_combout  $ (\cpu|datapath|marreg|data [26])))) ) ) )

	.dataa(!\cache|datapath|tag_array0|data~348_combout ),
	.datab(!\cache|datapath|tag_array0|data~356_combout ),
	.datac(!\cpu|datapath|marreg|data [25]),
	.datad(!\cpu|datapath|marreg|data [26]),
	.datae(!\cpu|datapath|marreg|data [27]),
	.dataf(!\cache|datapath|tag_array0|data~364_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~7 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~7 .lut_mask = 64'h8421000000008421;
defparam \cache|datapath|compare_0|equal~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N18
stratixiii_lcell_comb \cache|datapath|tag_array0|data~45feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~45feeder_combout  = \cpu|datapath|marreg|data [29]

	.dataa(gnd),
	.datab(!\cpu|datapath|marreg|data [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~45feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~45feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~45feeder .lut_mask = 64'h3333333333333333;
defparam \cache|datapath|tag_array0|data~45feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N19
dffeas \cache|datapath|tag_array0|data~45 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~45 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y34_N37
dffeas \cache|datapath|tag_array0|data~93 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~93 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y37_N25
dffeas \cache|datapath|tag_array0|data~69 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~69 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N23
dffeas \cache|datapath|tag_array0|data~21 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~21 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~21 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N24
stratixiii_lcell_comb \cache|datapath|tag_array0|data~376 (
// Equation(s):
// \cache|datapath|tag_array0|data~376_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~21_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~45_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~69_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~93_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~45_q ),
	.datab(!\cache|datapath|tag_array0|data~93_q ),
	.datac(!\cache|datapath|tag_array0|data~69_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~376 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~376 .lut_mask = 64'h0F000F0055FF33FF;
defparam \cache|datapath|tag_array0|data~376 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N18
stratixiii_lcell_comb \cache|datapath|tag_array0|data~189feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~189feeder_combout  = \cpu|datapath|marreg|data [29]

	.dataa(gnd),
	.datab(!\cpu|datapath|marreg|data [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~189feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~189feeder .lut_mask = 64'h3333333333333333;
defparam \cache|datapath|tag_array0|data~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N19
dffeas \cache|datapath|tag_array0|data~189 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~189 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y37_N29
dffeas \cache|datapath|tag_array0|data~165 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~165 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~165 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N16
stratixiii_lcell_comb \cache|datapath|tag_array0|data~141feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~141feeder_combout  = \cpu|datapath|marreg|data [29]

	.dataa(gnd),
	.datab(!\cpu|datapath|marreg|data [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~141feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~141feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~141feeder .lut_mask = 64'h3333333333333333;
defparam \cache|datapath|tag_array0|data~141feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N17
dffeas \cache|datapath|tag_array0|data~141 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~141 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~141 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N16
stratixiii_lcell_comb \cache|datapath|tag_array0|data~117feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~117feeder_combout  = \cpu|datapath|marreg|data [29]

	.dataa(gnd),
	.datab(!\cpu|datapath|marreg|data [29]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~117feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~117feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~117feeder .lut_mask = 64'h3333333333333333;
defparam \cache|datapath|tag_array0|data~117feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N17
dffeas \cache|datapath|tag_array0|data~117 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~117 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~117 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N28
stratixiii_lcell_comb \cache|datapath|tag_array0|data~380 (
// Equation(s):
// \cache|datapath|tag_array0|data~380_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~376_combout  & (((\cache|datapath|tag_array0|data~117_q  & ((\cpu|datapath|marreg|data [7])))))) # 
// (\cache|datapath|tag_array0|data~376_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|tag_array0|data~141_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|tag_array0|data~376_combout  & 
// (((\cache|datapath|tag_array0|data~165_q  & ((\cpu|datapath|marreg|data [7])))))) # (\cache|datapath|tag_array0|data~376_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|tag_array0|data~189_q ))) ) )

	.dataa(!\cache|datapath|tag_array0|data~376_combout ),
	.datab(!\cache|datapath|tag_array0|data~189_q ),
	.datac(!\cache|datapath|tag_array0|data~165_q ),
	.datad(!\cache|datapath|tag_array0|data~141_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|tag_array0|data~117_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~380 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~380 .lut_mask = 64'h555555550A5F1B1B;
defparam \cache|datapath|tag_array0|data~380 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N10
stratixiii_lcell_comb \cache|datapath|tag_array0|data~188feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~188feeder_combout  = ( \cpu|datapath|marreg|data [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~188feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N11
dffeas \cache|datapath|tag_array0|data~188 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~188 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~188 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y34_N28
stratixiii_lcell_comb \cache|datapath|tag_array0|data~140feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~140feeder_combout  = ( \cpu|datapath|marreg|data [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~140feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~140feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~140feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~140feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y34_N29
dffeas \cache|datapath|tag_array0|data~140 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~140feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~140 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~140 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y37_N21
dffeas \cache|datapath|tag_array0|data~164 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~164 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N21
dffeas \cache|datapath|tag_array0|data~92 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~92 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~92 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N14
stratixiii_lcell_comb \cache|datapath|tag_array0|data~44feeder (
// Equation(s):
// \cache|datapath|tag_array0|data~44feeder_combout  = ( \cpu|datapath|marreg|data [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|marreg|data [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~44feeder .extended_lut = "off";
defparam \cache|datapath|tag_array0|data~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|tag_array0|data~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N15
dffeas \cache|datapath|tag_array0|data~44 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|tag_array0|data~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~44 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N37
dffeas \cache|datapath|tag_array0|data~68 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~68 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N19
dffeas \cache|datapath|tag_array0|data~20 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~20 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y33_N36
stratixiii_lcell_comb \cache|datapath|tag_array0|data~368 (
// Equation(s):
// \cache|datapath|tag_array0|data~368_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|tag_array0|data~20_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|tag_array0|data~44_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// ((\cache|datapath|tag_array0|data~68_q ))) # (\cpu|datapath|marreg|data [5] & (\cache|datapath|tag_array0|data~92_q )))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~92_q ),
	.datab(!\cache|datapath|tag_array0|data~44_q ),
	.datac(!\cache|datapath|tag_array0|data~68_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|tag_array0|data~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~368 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~368 .lut_mask = 64'h0F000F0033FF55FF;
defparam \cache|datapath|tag_array0|data~368 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N13
dffeas \cache|datapath|tag_array0|data~116 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cpu|datapath|marreg|data [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|tag_array0|data~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~116 .is_wysiwyg = "true";
defparam \cache|datapath|tag_array0|data~116 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N20
stratixiii_lcell_comb \cache|datapath|tag_array0|data~372 (
// Equation(s):
// \cache|datapath|tag_array0|data~372_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & (((\cache|datapath|tag_array0|data~368_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~368_combout  & 
// ((\cache|datapath|tag_array0|data~116_q ))) # (\cache|datapath|tag_array0|data~368_combout  & (\cache|datapath|tag_array0|data~140_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & 
// (((\cache|datapath|tag_array0|data~368_combout )))) # (\cpu|datapath|marreg|data [7] & ((!\cache|datapath|tag_array0|data~368_combout  & ((\cache|datapath|tag_array0|data~164_q ))) # (\cache|datapath|tag_array0|data~368_combout  & 
// (\cache|datapath|tag_array0|data~188_q ))))) ) )

	.dataa(!\cache|datapath|tag_array0|data~188_q ),
	.datab(!\cache|datapath|tag_array0|data~140_q ),
	.datac(!\cache|datapath|tag_array0|data~164_q ),
	.datad(!\cpu|datapath|marreg|data [7]),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cache|datapath|tag_array0|data~368_combout ),
	.datag(!\cache|datapath|tag_array0|data~116_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|tag_array0|data~372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|tag_array0|data~372 .extended_lut = "on";
defparam \cache|datapath|tag_array0|data~372 .lut_mask = 64'h000F000FFF33FF55;
defparam \cache|datapath|tag_array0|data~372 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X32_Y37_N32
stratixiii_lcell_comb \cache|datapath|compare_0|equal~8 (
// Equation(s):
// \cache|datapath|compare_0|equal~8_combout  = ( \cpu|datapath|marreg|data [28] & ( \cpu|datapath|marreg|data [29] & ( (\cache|datapath|tag_array0|data~380_combout  & \cache|datapath|tag_array0|data~372_combout ) ) ) ) # ( !\cpu|datapath|marreg|data [28] & 
// ( \cpu|datapath|marreg|data [29] & ( (\cache|datapath|tag_array0|data~380_combout  & !\cache|datapath|tag_array0|data~372_combout ) ) ) ) # ( \cpu|datapath|marreg|data [28] & ( !\cpu|datapath|marreg|data [29] & ( 
// (!\cache|datapath|tag_array0|data~380_combout  & \cache|datapath|tag_array0|data~372_combout ) ) ) ) # ( !\cpu|datapath|marreg|data [28] & ( !\cpu|datapath|marreg|data [29] & ( (!\cache|datapath|tag_array0|data~380_combout  & 
// !\cache|datapath|tag_array0|data~372_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cache|datapath|tag_array0|data~380_combout ),
	.datac(!\cache|datapath|tag_array0|data~372_combout ),
	.datad(gnd),
	.datae(!\cpu|datapath|marreg|data [28]),
	.dataf(!\cpu|datapath|marreg|data [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~8 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~8 .lut_mask = 64'hC0C00C0C30300303;
defparam \cache|datapath|compare_0|equal~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y34_N14
stratixiii_lcell_comb \cache|datapath|compare_0|equal~9 (
// Equation(s):
// \cache|datapath|compare_0|equal~9_combout  = ( \cpu|datapath|marreg|data [30] & ( \cache|datapath|compare_0|equal~8_combout  & ( (\cache|datapath|tag_array0|data~332_combout  & (\cache|datapath|compare_0|equal~7_combout  & 
// (!\cache|datapath|tag_array0|data~340_combout  $ (\cpu|datapath|marreg|data [31])))) ) ) ) # ( !\cpu|datapath|marreg|data [30] & ( \cache|datapath|compare_0|equal~8_combout  & ( (!\cache|datapath|tag_array0|data~332_combout  & 
// (\cache|datapath|compare_0|equal~7_combout  & (!\cache|datapath|tag_array0|data~340_combout  $ (\cpu|datapath|marreg|data [31])))) ) ) )

	.dataa(!\cache|datapath|tag_array0|data~340_combout ),
	.datab(!\cache|datapath|tag_array0|data~332_combout ),
	.datac(!\cpu|datapath|marreg|data [31]),
	.datad(!\cache|datapath|compare_0|equal~7_combout ),
	.datae(!\cpu|datapath|marreg|data [30]),
	.dataf(!\cache|datapath|compare_0|equal~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|compare_0|equal~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|compare_0|equal~9 .extended_lut = "off";
defparam \cache|datapath|compare_0|equal~9 .lut_mask = 64'h0000000000840021;
defparam \cache|datapath|compare_0|equal~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N12
stratixiii_lcell_comb \cache|control|always1~0 (
// Equation(s):
// \cache|control|always1~0_combout  = ( \cache|datapath|compare_1|equal~6_combout  & ( \cache|datapath|compare_1|equal~9_combout  ) ) # ( !\cache|datapath|compare_1|equal~6_combout  & ( \cache|datapath|compare_1|equal~9_combout  & ( 
// (\cache|datapath|compare_0|equal~6_combout  & \cache|datapath|compare_0|equal~9_combout ) ) ) ) # ( \cache|datapath|compare_1|equal~6_combout  & ( !\cache|datapath|compare_1|equal~9_combout  & ( (\cache|datapath|compare_0|equal~6_combout  & 
// \cache|datapath|compare_0|equal~9_combout ) ) ) ) # ( !\cache|datapath|compare_1|equal~6_combout  & ( !\cache|datapath|compare_1|equal~9_combout  & ( (\cache|datapath|compare_0|equal~6_combout  & \cache|datapath|compare_0|equal~9_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache|datapath|compare_0|equal~6_combout ),
	.datad(!\cache|datapath|compare_0|equal~9_combout ),
	.datae(!\cache|datapath|compare_1|equal~6_combout ),
	.dataf(!\cache|datapath|compare_1|equal~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|control|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|control|always1~0 .extended_lut = "off";
defparam \cache|control|always1~0 .lut_mask = 64'h000F000F000FFFFF;
defparam \cache|control|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N32
stratixiii_io_ibuf \pmem_resp~input (
	.i(pmem_resp),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_resp~input_o ));
// synopsys translate_off
defparam \pmem_resp~input .bus_hold = "false";
defparam \pmem_resp~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N16
stratixiii_lcell_comb \cache|control|Selector1~1 (
// Equation(s):
// \cache|control|Selector1~1_combout  = ( \cache|control|Selector1~0_combout  & ( \pmem_resp~input_o  & ( (!\cache|control|state.idle~q  & (\cpu|control|state.fetch2~q )) # (\cache|control|state.idle~q  & (((!\cache|control|always1~0_combout ) # 
// (\cache|control|state.access_pmem~q )))) ) ) ) # ( !\cache|control|Selector1~0_combout  & ( \pmem_resp~input_o  & ( (!\cache|control|state.idle~q  & (\cpu|control|state.fetch2~q )) # (\cache|control|state.idle~q  & ((\cache|control|state.access_pmem~q ))) 
// ) ) ) # ( \cache|control|Selector1~0_combout  & ( !\pmem_resp~input_o  & ( (!\cache|control|state.idle~q  & (\cpu|control|state.fetch2~q )) # (\cache|control|state.idle~q  & (((!\cache|control|always1~0_combout  & !\cache|control|state.access_pmem~q )))) 
// ) ) ) # ( !\cache|control|Selector1~0_combout  & ( !\pmem_resp~input_o  & ( (!\cache|control|state.idle~q  & \cpu|control|state.fetch2~q ) ) ) )

	.dataa(!\cache|control|state.idle~q ),
	.datab(!\cpu|control|state.fetch2~q ),
	.datac(!\cache|control|always1~0_combout ),
	.datad(!\cache|control|state.access_pmem~q ),
	.datae(!\cache|control|Selector1~0_combout ),
	.dataf(!\pmem_resp~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|control|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|control|Selector1~1 .extended_lut = "off";
defparam \cache|control|Selector1~1 .lut_mask = 64'h2222722222777277;
defparam \cache|control|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N17
dffeas \cache|control|state.read_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|control|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|control|state.read_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|control|state.read_write .is_wysiwyg = "true";
defparam \cache|control|state.read_write .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N38
stratixiii_lcell_comb \cache|control|Selector0~0 (
// Equation(s):
// \cache|control|Selector0~0_combout  = (!\cache|control|state.idle~q  & !\cpu|control|state.fetch2~q )

	.dataa(!\cache|control|state.idle~q ),
	.datab(!\cpu|control|state.fetch2~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|control|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|control|Selector0~0 .extended_lut = "off";
defparam \cache|control|Selector0~0 .lut_mask = 64'h8888888888888888;
defparam \cache|control|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N4
stratixiii_lcell_comb \cache|control|Selector0~1 (
// Equation(s):
// \cache|control|Selector0~1_combout  = ( \cache|datapath|compare_1|equal~6_combout  & ( !\cache|control|Selector0~0_combout  & ( (!\cache|control|state.read_write~q ) # ((!\cache|datapath|compare_1|equal~9_combout  & 
// ((!\cache|datapath|compare_0|equal~6_combout ) # (!\cache|datapath|compare_0|equal~9_combout )))) ) ) ) # ( !\cache|datapath|compare_1|equal~6_combout  & ( !\cache|control|Selector0~0_combout  & ( (!\cache|control|state.read_write~q ) # 
// ((!\cache|datapath|compare_0|equal~6_combout ) # (!\cache|datapath|compare_0|equal~9_combout )) ) ) )

	.dataa(!\cache|datapath|compare_1|equal~9_combout ),
	.datab(!\cache|control|state.read_write~q ),
	.datac(!\cache|datapath|compare_0|equal~6_combout ),
	.datad(!\cache|datapath|compare_0|equal~9_combout ),
	.datae(!\cache|datapath|compare_1|equal~6_combout ),
	.dataf(!\cache|control|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|control|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|control|Selector0~1 .extended_lut = "off";
defparam \cache|control|Selector0~1 .lut_mask = 64'hFFFCEEEC00000000;
defparam \cache|control|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N5
dffeas \cache|control|state.idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|control|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|control|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|control|state.idle .is_wysiwyg = "true";
defparam \cache|control|state.idle .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N8
stratixiii_lcell_comb \cache|control|mem_resp~0 (
// Equation(s):
// \cache|control|mem_resp~0_combout  = ( !\cache|control|state.idle~q  & ( \cache|datapath|compare_0|equal~9_combout  & ( (\cpu|control|state.fetch2~q  & (((\cache|datapath|compare_1|equal~9_combout  & \cache|datapath|compare_1|equal~6_combout )) # 
// (\cache|datapath|compare_0|equal~6_combout ))) ) ) ) # ( !\cache|control|state.idle~q  & ( !\cache|datapath|compare_0|equal~9_combout  & ( (\cache|datapath|compare_1|equal~9_combout  & (\cache|datapath|compare_1|equal~6_combout  & 
// \cpu|control|state.fetch2~q )) ) ) )

	.dataa(!\cache|datapath|compare_1|equal~9_combout ),
	.datab(!\cache|datapath|compare_1|equal~6_combout ),
	.datac(!\cache|datapath|compare_0|equal~6_combout ),
	.datad(!\cpu|control|state.fetch2~q ),
	.datae(!\cache|control|state.idle~q ),
	.dataf(!\cache|datapath|compare_0|equal~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|control|mem_resp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|control|mem_resp~0 .extended_lut = "off";
defparam \cache|control|mem_resp~0 .lut_mask = 64'h00110000001F0000;
defparam \cache|control|mem_resp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N9
dffeas \cpu|control|state.fetch3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|control|mem_resp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|control|state.fetch3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|control|state.fetch3 .is_wysiwyg = "true";
defparam \cpu|control|state.fetch3 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N33
dffeas \cpu|control|state.decode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|control|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|control|state.decode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|control|state.decode .is_wysiwyg = "true";
defparam \cpu|control|state.decode .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N32
stratixiii_lcell_comb \cpu|control|WideOr8~0 (
// Equation(s):
// \cpu|control|WideOr8~0_combout  = (\cpu|control|state.decode~q ) # (\cpu|control|state.fetch3~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|control|state.fetch3~q ),
	.datad(!\cpu|control|state.decode~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|control|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|control|WideOr8~0 .extended_lut = "off";
defparam \cpu|control|WideOr8~0 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \cpu|control|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N34
stratixiii_lcell_comb \cpu|control|WideOr8 (
// Equation(s):
// \cpu|control|WideOr8~combout  = ( \cpu|control|state.fetch1~q  & ( (!\cpu|control|WideOr8~0_combout  & !\cpu|control|state.fetch2~q ) ) )

	.dataa(!\cpu|control|WideOr8~0_combout ),
	.datab(gnd),
	.datac(!\cpu|control|state.fetch2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|control|state.fetch1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|control|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|control|WideOr8 .extended_lut = "off";
defparam \cpu|control|WideOr8 .lut_mask = 64'h00000000A0A0A0A0;
defparam \cpu|control|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N1
dffeas \cpu|datapath|pc|data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[2] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N2
stratixiii_lcell_comb \cpu|datapath|Add0~5 (
// Equation(s):
// \cpu|datapath|Add0~5_sumout  = SUM(( \cpu|datapath|pc|data [3] ) + ( GND ) + ( \cpu|datapath|Add0~2  ))
// \cpu|datapath|Add0~6  = CARRY(( \cpu|datapath|pc|data [3] ) + ( GND ) + ( \cpu|datapath|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~5_sumout ),
	.cout(\cpu|datapath|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~5 .extended_lut = "off";
defparam \cpu|datapath|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N3
dffeas \cpu|datapath|pc|data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[3] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y35_N4
stratixiii_lcell_comb \cpu|datapath|Add0~9 (
// Equation(s):
// \cpu|datapath|Add0~9_sumout  = SUM(( \cpu|datapath|pc|data [4] ) + ( GND ) + ( \cpu|datapath|Add0~6  ))
// \cpu|datapath|Add0~10  = CARRY(( \cpu|datapath|pc|data [4] ) + ( GND ) + ( \cpu|datapath|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|datapath|pc|data [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|datapath|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|datapath|Add0~9_sumout ),
	.cout(\cpu|datapath|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|Add0~9 .extended_lut = "off";
defparam \cpu|datapath|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|datapath|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y35_N5
dffeas \cpu|datapath|pc|data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[4] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y37_N22
stratixiii_lcell_comb \cpu|datapath|pc|data[5]~0 (
// Equation(s):
// \cpu|datapath|pc|data[5]~0_combout  = ( !\cpu|datapath|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|datapath|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|pc|data[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|pc|data[5]~0 .extended_lut = "off";
defparam \cpu|datapath|pc|data[5]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \cpu|datapath|pc|data[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y37_N23
dffeas \cpu|datapath|pc|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|pc|data[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|control|WideOr8~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|pc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|pc|data[5] .is_wysiwyg = "true";
defparam \cpu|datapath|pc|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N0
stratixiii_lcell_comb \cpu|datapath|marreg|data[5]~0 (
// Equation(s):
// \cpu|datapath|marreg|data[5]~0_combout  = !\cpu|datapath|pc|data [5]

	.dataa(gnd),
	.datab(!\cpu|datapath|pc|data [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|datapath|marreg|data[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|datapath|marreg|data[5]~0 .extended_lut = "off";
defparam \cpu|datapath|marreg|data[5]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \cpu|datapath|marreg|data[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N1
dffeas \cpu|datapath|marreg|data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cpu|datapath|marreg|data[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\cpu|control|state.fetch1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|datapath|marreg|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|datapath|marreg|data[5] .is_wysiwyg = "true";
defparam \cpu|datapath|marreg|data[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N36
stratixiii_lcell_comb \cache|control|lru_in~0 (
// Equation(s):
// \cache|control|lru_in~0_combout  = ( \cache|datapath|compare_0|equal~9_combout  & ( (!\cache|control|state.idle~q  & (\cpu|control|state.fetch2~q  & \cache|datapath|compare_0|equal~6_combout )) ) )

	.dataa(!\cache|control|state.idle~q ),
	.datab(!\cpu|control|state.fetch2~q ),
	.datac(!\cache|datapath|compare_0|equal~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|datapath|compare_0|equal~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|control|lru_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|control|lru_in~0 .extended_lut = "off";
defparam \cache|control|lru_in~0 .lut_mask = 64'h0000000002020202;
defparam \cache|control|lru_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N16
stratixiii_lcell_comb \cache|datapath|lru_module|data~20 (
// Equation(s):
// \cache|datapath|lru_module|data~20_combout  = ( \cache|control|lru_in~0_combout  & ( ((\cpu|datapath|marreg|data [5] & (\cache|control|mem_resp~0_combout  & \cache|datapath|valid_array0|data~19_combout ))) # (\cache|datapath|lru_module|data~3_q ) ) ) # ( 
// !\cache|control|lru_in~0_combout  & ( (\cache|datapath|lru_module|data~3_q  & ((!\cpu|datapath|marreg|data [5]) # ((!\cache|control|mem_resp~0_combout ) # (!\cache|datapath|valid_array0|data~19_combout )))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|control|mem_resp~0_combout ),
	.datac(!\cache|datapath|valid_array0|data~19_combout ),
	.datad(!\cache|datapath|lru_module|data~3_q ),
	.datae(gnd),
	.dataf(!\cache|control|lru_in~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~20 .extended_lut = "off";
defparam \cache|datapath|lru_module|data~20 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \cache|datapath|lru_module|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N17
dffeas \cache|datapath|lru_module|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|lru_module|data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|lru_module|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|lru_module|data~3 .is_wysiwyg = "true";
defparam \cache|datapath|lru_module|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N18
stratixiii_lcell_comb \cache|datapath|lru_module|data~22 (
// Equation(s):
// \cache|datapath|lru_module|data~22_combout  = ( \cache|control|lru_in~0_combout  & ( ((!\cpu|datapath|marreg|data [5] & (\cache|control|mem_resp~0_combout  & \cache|datapath|valid_array0|data~19_combout ))) # (\cache|datapath|lru_module|data~2_q ) ) ) # ( 
// !\cache|control|lru_in~0_combout  & ( (\cache|datapath|lru_module|data~2_q  & (((!\cache|control|mem_resp~0_combout ) # (!\cache|datapath|valid_array0|data~19_combout )) # (\cpu|datapath|marreg|data [5]))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|control|mem_resp~0_combout ),
	.datac(!\cache|datapath|valid_array0|data~19_combout ),
	.datad(!\cache|datapath|lru_module|data~2_q ),
	.datae(gnd),
	.dataf(!\cache|control|lru_in~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~22 .extended_lut = "off";
defparam \cache|datapath|lru_module|data~22 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \cache|datapath|lru_module|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N19
dffeas \cache|datapath|lru_module|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|lru_module|data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|lru_module|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|lru_module|data~2 .is_wysiwyg = "true";
defparam \cache|datapath|lru_module|data~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N34
stratixiii_lcell_comb \cache|datapath|lru_module|data~19 (
// Equation(s):
// \cache|datapath|lru_module|data~19_combout  = ( \cache|control|lru_in~0_combout  & ( ((\cpu|datapath|marreg|data [5] & (\cache|datapath|valid_array0|data~18_combout  & \cache|control|mem_resp~0_combout ))) # (\cache|datapath|lru_module|data~1_q ) ) ) # ( 
// !\cache|control|lru_in~0_combout  & ( (\cache|datapath|lru_module|data~1_q  & ((!\cpu|datapath|marreg|data [5]) # ((!\cache|datapath|valid_array0|data~18_combout ) # (!\cache|control|mem_resp~0_combout )))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|valid_array0|data~18_combout ),
	.datac(!\cache|control|mem_resp~0_combout ),
	.datad(!\cache|datapath|lru_module|data~1_q ),
	.datae(gnd),
	.dataf(!\cache|control|lru_in~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~19 .extended_lut = "off";
defparam \cache|datapath|lru_module|data~19 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \cache|datapath|lru_module|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N35
dffeas \cache|datapath|lru_module|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|lru_module|data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|lru_module|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|lru_module|data~1 .is_wysiwyg = "true";
defparam \cache|datapath|lru_module|data~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N32
stratixiii_lcell_comb \cache|datapath|lru_module|data~21 (
// Equation(s):
// \cache|datapath|lru_module|data~21_combout  = ( \cache|control|lru_in~0_combout  & ( ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|valid_array0|data~18_combout  & \cache|control|mem_resp~0_combout ))) # (\cache|datapath|lru_module|data~0_q ) ) ) # ( 
// !\cache|control|lru_in~0_combout  & ( (\cache|datapath|lru_module|data~0_q  & (((!\cache|datapath|valid_array0|data~18_combout ) # (!\cache|control|mem_resp~0_combout )) # (\cpu|datapath|marreg|data [5]))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|valid_array0|data~18_combout ),
	.datac(!\cache|control|mem_resp~0_combout ),
	.datad(!\cache|datapath|lru_module|data~0_q ),
	.datae(gnd),
	.dataf(!\cache|control|lru_in~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~21 .extended_lut = "off";
defparam \cache|datapath|lru_module|data~21 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \cache|datapath|lru_module|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N33
dffeas \cache|datapath|lru_module|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|lru_module|data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|lru_module|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|lru_module|data~0 .is_wysiwyg = "true";
defparam \cache|datapath|lru_module|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N12
stratixiii_lcell_comb \cache|datapath|lru_module|data~8 (
// Equation(s):
// \cache|datapath|lru_module|data~8_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|lru_module|data~0_q  & ((!\cpu|datapath|marreg|data [7])))))) # (\cpu|datapath|marreg|data [5] & 
// ((((\cpu|datapath|marreg|data [7]) # (\cache|datapath|lru_module|data~1_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [5] & (((\cache|datapath|lru_module|data~2_q  & ((!\cpu|datapath|marreg|data [7])))))) # 
// (\cpu|datapath|marreg|data [5] & ((((\cpu|datapath|marreg|data [7]))) # (\cache|datapath|lru_module|data~3_q ))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|lru_module|data~3_q ),
	.datac(!\cache|datapath|lru_module|data~2_q ),
	.datad(!\cache|datapath|lru_module|data~1_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|lru_module|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~8 .extended_lut = "on";
defparam \cache|datapath|lru_module|data~8 .lut_mask = 64'h0A5F1B1B55555555;
defparam \cache|datapath|lru_module|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N6
stratixiii_lcell_comb \cache|datapath|lru_module|data~16 (
// Equation(s):
// \cache|datapath|lru_module|data~16_combout  = ( \cache|control|lru_in~0_combout  & ( ((\cpu|datapath|marreg|data [5] & (\cache|control|mem_resp~0_combout  & \cache|datapath|valid_array0|data~16_combout ))) # (\cache|datapath|lru_module|data~5_q ) ) ) # ( 
// !\cache|control|lru_in~0_combout  & ( (\cache|datapath|lru_module|data~5_q  & ((!\cpu|datapath|marreg|data [5]) # ((!\cache|control|mem_resp~0_combout ) # (!\cache|datapath|valid_array0|data~16_combout )))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|control|mem_resp~0_combout ),
	.datac(!\cache|datapath|valid_array0|data~16_combout ),
	.datad(!\cache|datapath|lru_module|data~5_q ),
	.datae(gnd),
	.dataf(!\cache|control|lru_in~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~16 .extended_lut = "off";
defparam \cache|datapath|lru_module|data~16 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \cache|datapath|lru_module|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N7
dffeas \cache|datapath|lru_module|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|lru_module|data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|lru_module|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|lru_module|data~5 .is_wysiwyg = "true";
defparam \cache|datapath|lru_module|data~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N28
stratixiii_lcell_comb \cache|datapath|lru_module|data~23 (
// Equation(s):
// \cache|datapath|lru_module|data~23_combout  = ( \cache|control|lru_in~0_combout  & ( ((!\cpu|datapath|marreg|data [5] & (\cache|datapath|valid_array0|data~17_combout  & \cache|control|mem_resp~0_combout ))) # (\cache|datapath|lru_module|data~6_q ) ) ) # ( 
// !\cache|control|lru_in~0_combout  & ( (\cache|datapath|lru_module|data~6_q  & (((!\cache|datapath|valid_array0|data~17_combout ) # (!\cache|control|mem_resp~0_combout )) # (\cpu|datapath|marreg|data [5]))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|valid_array0|data~17_combout ),
	.datac(!\cache|control|mem_resp~0_combout ),
	.datad(!\cache|datapath|lru_module|data~6_q ),
	.datae(gnd),
	.dataf(!\cache|control|lru_in~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~23 .extended_lut = "off";
defparam \cache|datapath|lru_module|data~23 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \cache|datapath|lru_module|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N29
dffeas \cache|datapath|lru_module|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|lru_module|data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|lru_module|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|lru_module|data~6 .is_wysiwyg = "true";
defparam \cache|datapath|lru_module|data~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N30
stratixiii_lcell_comb \cache|datapath|lru_module|data~17 (
// Equation(s):
// \cache|datapath|lru_module|data~17_combout  = ( \cache|control|lru_in~0_combout  & ( ((\cpu|datapath|marreg|data [5] & (\cache|datapath|valid_array0|data~17_combout  & \cache|control|mem_resp~0_combout ))) # (\cache|datapath|lru_module|data~7_q ) ) ) # ( 
// !\cache|control|lru_in~0_combout  & ( (\cache|datapath|lru_module|data~7_q  & ((!\cpu|datapath|marreg|data [5]) # ((!\cache|datapath|valid_array0|data~17_combout ) # (!\cache|control|mem_resp~0_combout )))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|datapath|valid_array0|data~17_combout ),
	.datac(!\cache|control|mem_resp~0_combout ),
	.datad(!\cache|datapath|lru_module|data~7_q ),
	.datae(gnd),
	.dataf(!\cache|control|lru_in~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~17 .extended_lut = "off";
defparam \cache|datapath|lru_module|data~17 .lut_mask = 64'h00FE00FE01FF01FF;
defparam \cache|datapath|lru_module|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N31
dffeas \cache|datapath|lru_module|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|lru_module|data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|lru_module|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|lru_module|data~7 .is_wysiwyg = "true";
defparam \cache|datapath|lru_module|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N4
stratixiii_lcell_comb \cache|datapath|lru_module|data~18 (
// Equation(s):
// \cache|datapath|lru_module|data~18_combout  = ( \cache|control|lru_in~0_combout  & ( ((!\cpu|datapath|marreg|data [5] & (\cache|control|mem_resp~0_combout  & \cache|datapath|valid_array0|data~16_combout ))) # (\cache|datapath|lru_module|data~4_q ) ) ) # ( 
// !\cache|control|lru_in~0_combout  & ( (\cache|datapath|lru_module|data~4_q  & (((!\cache|control|mem_resp~0_combout ) # (!\cache|datapath|valid_array0|data~16_combout )) # (\cpu|datapath|marreg|data [5]))) ) )

	.dataa(!\cpu|datapath|marreg|data [5]),
	.datab(!\cache|control|mem_resp~0_combout ),
	.datac(!\cache|datapath|valid_array0|data~16_combout ),
	.datad(!\cache|datapath|lru_module|data~4_q ),
	.datae(gnd),
	.dataf(!\cache|control|lru_in~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~18 .extended_lut = "off";
defparam \cache|datapath|lru_module|data~18 .lut_mask = 64'h00FD00FD02FF02FF;
defparam \cache|datapath|lru_module|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y34_N5
dffeas \cache|datapath|lru_module|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|lru_module|data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|lru_module|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|lru_module|data~4 .is_wysiwyg = "true";
defparam \cache|datapath|lru_module|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y34_N36
stratixiii_lcell_comb \cache|datapath|lru_module|data~12 (
// Equation(s):
// \cache|datapath|lru_module|data~12_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cache|datapath|lru_module|data~8_combout  & (((\cache|datapath|lru_module|data~4_q  & ((\cpu|datapath|marreg|data [7])))))) # (\cache|datapath|lru_module|data~8_combout  
// & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|lru_module|data~5_q ))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|lru_module|data~8_combout  & (((\cache|datapath|lru_module|data~6_q  & ((\cpu|datapath|marreg|data [7])))))) # 
// (\cache|datapath|lru_module|data~8_combout  & ((((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|lru_module|data~7_q ))))) ) )

	.dataa(!\cache|datapath|lru_module|data~8_combout ),
	.datab(!\cache|datapath|lru_module|data~5_q ),
	.datac(!\cache|datapath|lru_module|data~6_q ),
	.datad(!\cache|datapath|lru_module|data~7_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|lru_module|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|lru_module|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|lru_module|data~12 .extended_lut = "on";
defparam \cache|datapath|lru_module|data~12 .lut_mask = 64'h555555551B1B0A5F;
defparam \cache|datapath|lru_module|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X35_Y34_N38
stratixiii_lcell_comb \cache|datapath|valid_array0|data~21 (
// Equation(s):
// \cache|datapath|valid_array0|data~21_combout  = ( \cache|control|state.access_pmem~q  & ( (!\cache|datapath|lru_module|data~12_combout  & (\cpu|datapath|marreg|data [5] & \cache|datapath|valid_array0|data~17_combout )) ) )

	.dataa(!\cache|datapath|lru_module|data~12_combout ),
	.datab(!\cpu|datapath|marreg|data [5]),
	.datac(!\cache|datapath|valid_array0|data~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~21 .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~21 .lut_mask = 64'h0000000002020202;
defparam \cache|datapath|valid_array0|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N5
dffeas \cache|datapath|valid_array0|data~7 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache|control|state.access_pmem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array0|data~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~7 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array0|data~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N8
stratixiii_lcell_comb \cache|datapath|valid_array0|data~1feeder (
// Equation(s):
// \cache|datapath|valid_array0|data~1feeder_combout  = ( \cache|control|state.access_pmem~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~1feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~1feeder .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~1feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|valid_array0|data~1feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N9
dffeas \cache|datapath|valid_array0|data~1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|valid_array0|data~1feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array0|data~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~1 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array0|data~1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y36_N25
dffeas \cache|datapath|valid_array0|data~2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache|control|state.access_pmem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array0|data~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~2 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array0|data~2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y36_N18
stratixiii_lcell_comb \cache|datapath|valid_array0|data~3feeder (
// Equation(s):
// \cache|datapath|valid_array0|data~3feeder_combout  = ( \cache|control|state.access_pmem~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~3feeder .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|valid_array0|data~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y36_N19
dffeas \cache|datapath|valid_array0|data~3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|valid_array0|data~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array0|data~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~3 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array0|data~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N4
stratixiii_lcell_comb \cache|datapath|valid_array0|data~0feeder (
// Equation(s):
// \cache|datapath|valid_array0|data~0feeder_combout  = ( \cache|control|state.access_pmem~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|control|state.access_pmem~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~0feeder .extended_lut = "off";
defparam \cache|datapath|valid_array0|data~0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cache|datapath|valid_array0|data~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y36_N5
dffeas \cache|datapath|valid_array0|data~0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|datapath|valid_array0|data~0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cache|datapath|valid_array0|data~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array0|data~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~0 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array0|data~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y36_N24
stratixiii_lcell_comb \cache|datapath|valid_array0|data~8 (
// Equation(s):
// \cache|datapath|valid_array0|data~8_combout  = ( !\cpu|datapath|marreg|data [6] & ( (!\cpu|datapath|marreg|data [7] & (((!\cpu|datapath|marreg|data [5] & ((\cache|datapath|valid_array0|data~0_q ))) # (\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|valid_array0|data~1_q ))))) # (\cpu|datapath|marreg|data [7] & ((((\cpu|datapath|marreg|data [5]))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( ((!\cpu|datapath|marreg|data [7] & ((!\cpu|datapath|marreg|data [5] & 
// (\cache|datapath|valid_array0|data~2_q )) # (\cpu|datapath|marreg|data [5] & ((\cache|datapath|valid_array0|data~3_q ))))) # (\cpu|datapath|marreg|data [7] & (((\cpu|datapath|marreg|data [5]))))) ) )

	.dataa(!\cache|datapath|valid_array0|data~1_q ),
	.datab(!\cpu|datapath|marreg|data [7]),
	.datac(!\cache|datapath|valid_array0|data~2_q ),
	.datad(!\cache|datapath|valid_array0|data~3_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [5]),
	.datag(!\cache|datapath|valid_array0|data~0_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~8 .extended_lut = "on";
defparam \cache|datapath|valid_array0|data~8 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \cache|datapath|valid_array0|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y36_N25
dffeas \cache|datapath|valid_array0|data~6 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache|control|state.access_pmem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array0|data~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~6 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array0|data~6 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y36_N17
dffeas \cache|datapath|valid_array0|data~5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache|control|state.access_pmem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array0|data~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~5 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array0|data~5 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y36_N3
dffeas \cache|datapath|valid_array0|data~4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\cache|control|state.access_pmem~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cache|datapath|valid_array0|data~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|datapath|valid_array0|data~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~4 .is_wysiwyg = "true";
defparam \cache|datapath|valid_array0|data~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y36_N24
stratixiii_lcell_comb \cache|datapath|valid_array0|data~12 (
// Equation(s):
// \cache|datapath|valid_array0|data~12_combout  = ( !\cpu|datapath|marreg|data [6] & ( ((!\cache|datapath|valid_array0|data~8_combout  & (\cache|datapath|valid_array0|data~4_q  & ((\cpu|datapath|marreg|data [7])))) # 
// (\cache|datapath|valid_array0|data~8_combout  & (((!\cpu|datapath|marreg|data [7]) # (\cache|datapath|valid_array0|data~5_q ))))) ) ) # ( \cpu|datapath|marreg|data [6] & ( (!\cache|datapath|valid_array0|data~8_combout  & 
// (((\cache|datapath|valid_array0|data~6_q  & ((\cpu|datapath|marreg|data [7])))))) # (\cache|datapath|valid_array0|data~8_combout  & ((((!\cpu|datapath|marreg|data [7]))) # (\cache|datapath|valid_array0|data~7_q ))) ) )

	.dataa(!\cache|datapath|valid_array0|data~7_q ),
	.datab(!\cache|datapath|valid_array0|data~8_combout ),
	.datac(!\cache|datapath|valid_array0|data~6_q ),
	.datad(!\cache|datapath|valid_array0|data~5_q ),
	.datae(!\cpu|datapath|marreg|data [6]),
	.dataf(!\cpu|datapath|marreg|data [7]),
	.datag(!\cache|datapath|valid_array0|data~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|datapath|valid_array0|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|datapath|valid_array0|data~12 .extended_lut = "on";
defparam \cache|datapath|valid_array0|data~12 .lut_mask = 64'h333333330C3F1D1D;
defparam \cache|datapath|valid_array0|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N0
stratixiii_lcell_comb \cache|control|Selector1~0 (
// Equation(s):
// \cache|control|Selector1~0_combout  = ( \cache|datapath|valid_array1|data~12_combout  & ( \cache|datapath|valid_array0|data~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cache|datapath|valid_array0|data~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cache|datapath|valid_array1|data~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|control|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|control|Selector1~0 .extended_lut = "off";
defparam \cache|control|Selector1~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \cache|control|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X38_Y36_N22
stratixiii_lcell_comb \cache|control|Selector2~0 (
// Equation(s):
// \cache|control|Selector2~0_combout  = ( \cache|control|state.read_write~q  & ( (!\cache|control|Selector1~0_combout  & ((!\cache|control|always1~0_combout ) # ((!\pmem_resp~input_o  & \cache|control|state.access_pmem~q )))) # 
// (\cache|control|Selector1~0_combout  & (((!\pmem_resp~input_o  & \cache|control|state.access_pmem~q )))) ) ) # ( !\cache|control|state.read_write~q  & ( (!\pmem_resp~input_o  & \cache|control|state.access_pmem~q ) ) )

	.dataa(!\cache|control|Selector1~0_combout ),
	.datab(!\cache|control|always1~0_combout ),
	.datac(!\pmem_resp~input_o ),
	.datad(!\cache|control|state.access_pmem~q ),
	.datae(gnd),
	.dataf(!\cache|control|state.read_write~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cache|control|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cache|control|Selector2~0 .extended_lut = "off";
defparam \cache|control|Selector2~0 .lut_mask = 64'h00F000F088F888F8;
defparam \cache|control|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X38_Y36_N23
dffeas \cache|control|state.access_pmem (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cache|control|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cache|control|state.access_pmem~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cache|control|state.access_pmem .is_wysiwyg = "true";
defparam \cache|control|state.access_pmem .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y72_N63
stratixiii_io_ibuf \pmem_rdata[0]~input (
	.i(pmem_rdata[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[0]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[0]~input .bus_hold = "false";
defparam \pmem_rdata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y72_N94
stratixiii_io_ibuf \pmem_rdata[1]~input (
	.i(pmem_rdata[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[1]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[1]~input .bus_hold = "false";
defparam \pmem_rdata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y72_N1
stratixiii_io_ibuf \pmem_rdata[2]~input (
	.i(pmem_rdata[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[2]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[2]~input .bus_hold = "false";
defparam \pmem_rdata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y12_N63
stratixiii_io_ibuf \pmem_rdata[3]~input (
	.i(pmem_rdata[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[3]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[3]~input .bus_hold = "false";
defparam \pmem_rdata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y50_N63
stratixiii_io_ibuf \pmem_rdata[4]~input (
	.i(pmem_rdata[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[4]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[4]~input .bus_hold = "false";
defparam \pmem_rdata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y72_N32
stratixiii_io_ibuf \pmem_rdata[5]~input (
	.i(pmem_rdata[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[5]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[5]~input .bus_hold = "false";
defparam \pmem_rdata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y72_N1
stratixiii_io_ibuf \pmem_rdata[6]~input (
	.i(pmem_rdata[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[6]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[6]~input .bus_hold = "false";
defparam \pmem_rdata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y72_N1
stratixiii_io_ibuf \pmem_rdata[7]~input (
	.i(pmem_rdata[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[7]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[7]~input .bus_hold = "false";
defparam \pmem_rdata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y16_N94
stratixiii_io_ibuf \pmem_rdata[8]~input (
	.i(pmem_rdata[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[8]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[8]~input .bus_hold = "false";
defparam \pmem_rdata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N94
stratixiii_io_ibuf \pmem_rdata[9]~input (
	.i(pmem_rdata[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[9]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[9]~input .bus_hold = "false";
defparam \pmem_rdata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y20_N63
stratixiii_io_ibuf \pmem_rdata[10]~input (
	.i(pmem_rdata[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[10]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[10]~input .bus_hold = "false";
defparam \pmem_rdata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y24_N63
stratixiii_io_ibuf \pmem_rdata[11]~input (
	.i(pmem_rdata[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[11]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[11]~input .bus_hold = "false";
defparam \pmem_rdata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y72_N63
stratixiii_io_ibuf \pmem_rdata[12]~input (
	.i(pmem_rdata[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[12]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[12]~input .bus_hold = "false";
defparam \pmem_rdata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y29_N32
stratixiii_io_ibuf \pmem_rdata[13]~input (
	.i(pmem_rdata[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[13]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[13]~input .bus_hold = "false";
defparam \pmem_rdata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y42_N32
stratixiii_io_ibuf \pmem_rdata[14]~input (
	.i(pmem_rdata[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[14]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[14]~input .bus_hold = "false";
defparam \pmem_rdata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N63
stratixiii_io_ibuf \pmem_rdata[15]~input (
	.i(pmem_rdata[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[15]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[15]~input .bus_hold = "false";
defparam \pmem_rdata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N94
stratixiii_io_ibuf \pmem_rdata[16]~input (
	.i(pmem_rdata[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[16]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[16]~input .bus_hold = "false";
defparam \pmem_rdata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y72_N1
stratixiii_io_ibuf \pmem_rdata[17]~input (
	.i(pmem_rdata[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[17]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[17]~input .bus_hold = "false";
defparam \pmem_rdata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y72_N63
stratixiii_io_ibuf \pmem_rdata[18]~input (
	.i(pmem_rdata[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[18]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[18]~input .bus_hold = "false";
defparam \pmem_rdata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y22_N94
stratixiii_io_ibuf \pmem_rdata[19]~input (
	.i(pmem_rdata[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[19]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[19]~input .bus_hold = "false";
defparam \pmem_rdata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N32
stratixiii_io_ibuf \pmem_rdata[20]~input (
	.i(pmem_rdata[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[20]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[20]~input .bus_hold = "false";
defparam \pmem_rdata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N63
stratixiii_io_ibuf \pmem_rdata[21]~input (
	.i(pmem_rdata[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[21]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[21]~input .bus_hold = "false";
defparam \pmem_rdata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y72_N1
stratixiii_io_ibuf \pmem_rdata[22]~input (
	.i(pmem_rdata[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[22]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[22]~input .bus_hold = "false";
defparam \pmem_rdata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y72_N32
stratixiii_io_ibuf \pmem_rdata[23]~input (
	.i(pmem_rdata[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[23]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[23]~input .bus_hold = "false";
defparam \pmem_rdata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y53_N1
stratixiii_io_ibuf \pmem_rdata[24]~input (
	.i(pmem_rdata[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[24]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[24]~input .bus_hold = "false";
defparam \pmem_rdata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N1
stratixiii_io_ibuf \pmem_rdata[25]~input (
	.i(pmem_rdata[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[25]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[25]~input .bus_hold = "false";
defparam \pmem_rdata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y20_N94
stratixiii_io_ibuf \pmem_rdata[26]~input (
	.i(pmem_rdata[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[26]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[26]~input .bus_hold = "false";
defparam \pmem_rdata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y19_N94
stratixiii_io_ibuf \pmem_rdata[27]~input (
	.i(pmem_rdata[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[27]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[27]~input .bus_hold = "false";
defparam \pmem_rdata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y72_N94
stratixiii_io_ibuf \pmem_rdata[28]~input (
	.i(pmem_rdata[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[28]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[28]~input .bus_hold = "false";
defparam \pmem_rdata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N32
stratixiii_io_ibuf \pmem_rdata[29]~input (
	.i(pmem_rdata[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[29]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[29]~input .bus_hold = "false";
defparam \pmem_rdata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N32
stratixiii_io_ibuf \pmem_rdata[30]~input (
	.i(pmem_rdata[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[30]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[30]~input .bus_hold = "false";
defparam \pmem_rdata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N63
stratixiii_io_ibuf \pmem_rdata[31]~input (
	.i(pmem_rdata[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[31]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[31]~input .bus_hold = "false";
defparam \pmem_rdata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y72_N63
stratixiii_io_ibuf \pmem_rdata[32]~input (
	.i(pmem_rdata[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[32]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[32]~input .bus_hold = "false";
defparam \pmem_rdata[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
stratixiii_io_ibuf \pmem_rdata[33]~input (
	.i(pmem_rdata[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[33]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[33]~input .bus_hold = "false";
defparam \pmem_rdata[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N63
stratixiii_io_ibuf \pmem_rdata[34]~input (
	.i(pmem_rdata[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[34]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[34]~input .bus_hold = "false";
defparam \pmem_rdata[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y24_N32
stratixiii_io_ibuf \pmem_rdata[35]~input (
	.i(pmem_rdata[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[35]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[35]~input .bus_hold = "false";
defparam \pmem_rdata[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
stratixiii_io_ibuf \pmem_rdata[36]~input (
	.i(pmem_rdata[36]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[36]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[36]~input .bus_hold = "false";
defparam \pmem_rdata[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y72_N1
stratixiii_io_ibuf \pmem_rdata[37]~input (
	.i(pmem_rdata[37]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[37]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[37]~input .bus_hold = "false";
defparam \pmem_rdata[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y17_N32
stratixiii_io_ibuf \pmem_rdata[38]~input (
	.i(pmem_rdata[38]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[38]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[38]~input .bus_hold = "false";
defparam \pmem_rdata[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N94
stratixiii_io_ibuf \pmem_rdata[39]~input (
	.i(pmem_rdata[39]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[39]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[39]~input .bus_hold = "false";
defparam \pmem_rdata[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y72_N63
stratixiii_io_ibuf \pmem_rdata[40]~input (
	.i(pmem_rdata[40]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[40]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[40]~input .bus_hold = "false";
defparam \pmem_rdata[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N63
stratixiii_io_ibuf \pmem_rdata[41]~input (
	.i(pmem_rdata[41]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[41]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[41]~input .bus_hold = "false";
defparam \pmem_rdata[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N94
stratixiii_io_ibuf \pmem_rdata[42]~input (
	.i(pmem_rdata[42]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[42]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[42]~input .bus_hold = "false";
defparam \pmem_rdata[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N63
stratixiii_io_ibuf \pmem_rdata[43]~input (
	.i(pmem_rdata[43]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[43]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[43]~input .bus_hold = "false";
defparam \pmem_rdata[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N94
stratixiii_io_ibuf \pmem_rdata[44]~input (
	.i(pmem_rdata[44]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[44]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[44]~input .bus_hold = "false";
defparam \pmem_rdata[44]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y60_N32
stratixiii_io_ibuf \pmem_rdata[45]~input (
	.i(pmem_rdata[45]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[45]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[45]~input .bus_hold = "false";
defparam \pmem_rdata[45]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N94
stratixiii_io_ibuf \pmem_rdata[46]~input (
	.i(pmem_rdata[46]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[46]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[46]~input .bus_hold = "false";
defparam \pmem_rdata[46]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N94
stratixiii_io_ibuf \pmem_rdata[47]~input (
	.i(pmem_rdata[47]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[47]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[47]~input .bus_hold = "false";
defparam \pmem_rdata[47]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N32
stratixiii_io_ibuf \pmem_rdata[48]~input (
	.i(pmem_rdata[48]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[48]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[48]~input .bus_hold = "false";
defparam \pmem_rdata[48]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N32
stratixiii_io_ibuf \pmem_rdata[49]~input (
	.i(pmem_rdata[49]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[49]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[49]~input .bus_hold = "false";
defparam \pmem_rdata[49]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y29_N63
stratixiii_io_ibuf \pmem_rdata[50]~input (
	.i(pmem_rdata[50]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[50]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[50]~input .bus_hold = "false";
defparam \pmem_rdata[50]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y72_N1
stratixiii_io_ibuf \pmem_rdata[51]~input (
	.i(pmem_rdata[51]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[51]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[51]~input .bus_hold = "false";
defparam \pmem_rdata[51]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y44_N63
stratixiii_io_ibuf \pmem_rdata[52]~input (
	.i(pmem_rdata[52]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[52]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[52]~input .bus_hold = "false";
defparam \pmem_rdata[52]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y64_N1
stratixiii_io_ibuf \pmem_rdata[53]~input (
	.i(pmem_rdata[53]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[53]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[53]~input .bus_hold = "false";
defparam \pmem_rdata[53]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y41_N94
stratixiii_io_ibuf \pmem_rdata[54]~input (
	.i(pmem_rdata[54]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[54]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[54]~input .bus_hold = "false";
defparam \pmem_rdata[54]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y72_N1
stratixiii_io_ibuf \pmem_rdata[55]~input (
	.i(pmem_rdata[55]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[55]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[55]~input .bus_hold = "false";
defparam \pmem_rdata[55]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N32
stratixiii_io_ibuf \pmem_rdata[56]~input (
	.i(pmem_rdata[56]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[56]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[56]~input .bus_hold = "false";
defparam \pmem_rdata[56]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y38_N1
stratixiii_io_ibuf \pmem_rdata[57]~input (
	.i(pmem_rdata[57]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[57]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[57]~input .bus_hold = "false";
defparam \pmem_rdata[57]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y72_N1
stratixiii_io_ibuf \pmem_rdata[58]~input (
	.i(pmem_rdata[58]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[58]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[58]~input .bus_hold = "false";
defparam \pmem_rdata[58]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y72_N32
stratixiii_io_ibuf \pmem_rdata[59]~input (
	.i(pmem_rdata[59]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[59]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[59]~input .bus_hold = "false";
defparam \pmem_rdata[59]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X55_Y72_N1
stratixiii_io_ibuf \pmem_rdata[60]~input (
	.i(pmem_rdata[60]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[60]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[60]~input .bus_hold = "false";
defparam \pmem_rdata[60]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y51_N32
stratixiii_io_ibuf \pmem_rdata[61]~input (
	.i(pmem_rdata[61]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[61]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[61]~input .bus_hold = "false";
defparam \pmem_rdata[61]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y13_N1
stratixiii_io_ibuf \pmem_rdata[62]~input (
	.i(pmem_rdata[62]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[62]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[62]~input .bus_hold = "false";
defparam \pmem_rdata[62]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N1
stratixiii_io_ibuf \pmem_rdata[63]~input (
	.i(pmem_rdata[63]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[63]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[63]~input .bus_hold = "false";
defparam \pmem_rdata[63]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y7_N32
stratixiii_io_ibuf \pmem_rdata[64]~input (
	.i(pmem_rdata[64]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[64]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[64]~input .bus_hold = "false";
defparam \pmem_rdata[64]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y52_N32
stratixiii_io_ibuf \pmem_rdata[65]~input (
	.i(pmem_rdata[65]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[65]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[65]~input .bus_hold = "false";
defparam \pmem_rdata[65]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N1
stratixiii_io_ibuf \pmem_rdata[66]~input (
	.i(pmem_rdata[66]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[66]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[66]~input .bus_hold = "false";
defparam \pmem_rdata[66]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y47_N94
stratixiii_io_ibuf \pmem_rdata[67]~input (
	.i(pmem_rdata[67]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[67]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[67]~input .bus_hold = "false";
defparam \pmem_rdata[67]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y72_N32
stratixiii_io_ibuf \pmem_rdata[68]~input (
	.i(pmem_rdata[68]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[68]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[68]~input .bus_hold = "false";
defparam \pmem_rdata[68]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y58_N32
stratixiii_io_ibuf \pmem_rdata[69]~input (
	.i(pmem_rdata[69]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[69]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[69]~input .bus_hold = "false";
defparam \pmem_rdata[69]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N32
stratixiii_io_ibuf \pmem_rdata[70]~input (
	.i(pmem_rdata[70]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[70]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[70]~input .bus_hold = "false";
defparam \pmem_rdata[70]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N32
stratixiii_io_ibuf \pmem_rdata[71]~input (
	.i(pmem_rdata[71]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[71]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[71]~input .bus_hold = "false";
defparam \pmem_rdata[71]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y72_N94
stratixiii_io_ibuf \pmem_rdata[72]~input (
	.i(pmem_rdata[72]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[72]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[72]~input .bus_hold = "false";
defparam \pmem_rdata[72]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y20_N32
stratixiii_io_ibuf \pmem_rdata[73]~input (
	.i(pmem_rdata[73]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[73]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[73]~input .bus_hold = "false";
defparam \pmem_rdata[73]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y42_N94
stratixiii_io_ibuf \pmem_rdata[74]~input (
	.i(pmem_rdata[74]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[74]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[74]~input .bus_hold = "false";
defparam \pmem_rdata[74]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y72_N1
stratixiii_io_ibuf \pmem_rdata[75]~input (
	.i(pmem_rdata[75]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[75]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[75]~input .bus_hold = "false";
defparam \pmem_rdata[75]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y42_N94
stratixiii_io_ibuf \pmem_rdata[76]~input (
	.i(pmem_rdata[76]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[76]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[76]~input .bus_hold = "false";
defparam \pmem_rdata[76]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N32
stratixiii_io_ibuf \pmem_rdata[77]~input (
	.i(pmem_rdata[77]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[77]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[77]~input .bus_hold = "false";
defparam \pmem_rdata[77]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N32
stratixiii_io_ibuf \pmem_rdata[78]~input (
	.i(pmem_rdata[78]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[78]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[78]~input .bus_hold = "false";
defparam \pmem_rdata[78]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N32
stratixiii_io_ibuf \pmem_rdata[79]~input (
	.i(pmem_rdata[79]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[79]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[79]~input .bus_hold = "false";
defparam \pmem_rdata[79]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y27_N63
stratixiii_io_ibuf \pmem_rdata[80]~input (
	.i(pmem_rdata[80]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[80]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[80]~input .bus_hold = "false";
defparam \pmem_rdata[80]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y72_N1
stratixiii_io_ibuf \pmem_rdata[81]~input (
	.i(pmem_rdata[81]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[81]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[81]~input .bus_hold = "false";
defparam \pmem_rdata[81]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y48_N1
stratixiii_io_ibuf \pmem_rdata[82]~input (
	.i(pmem_rdata[82]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[82]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[82]~input .bus_hold = "false";
defparam \pmem_rdata[82]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y72_N94
stratixiii_io_ibuf \pmem_rdata[83]~input (
	.i(pmem_rdata[83]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[83]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[83]~input .bus_hold = "false";
defparam \pmem_rdata[83]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y44_N1
stratixiii_io_ibuf \pmem_rdata[84]~input (
	.i(pmem_rdata[84]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[84]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[84]~input .bus_hold = "false";
defparam \pmem_rdata[84]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
stratixiii_io_ibuf \pmem_rdata[85]~input (
	.i(pmem_rdata[85]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[85]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[85]~input .bus_hold = "false";
defparam \pmem_rdata[85]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y38_N32
stratixiii_io_ibuf \pmem_rdata[86]~input (
	.i(pmem_rdata[86]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[86]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[86]~input .bus_hold = "false";
defparam \pmem_rdata[86]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y72_N94
stratixiii_io_ibuf \pmem_rdata[87]~input (
	.i(pmem_rdata[87]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[87]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[87]~input .bus_hold = "false";
defparam \pmem_rdata[87]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y72_N63
stratixiii_io_ibuf \pmem_rdata[88]~input (
	.i(pmem_rdata[88]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[88]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[88]~input .bus_hold = "false";
defparam \pmem_rdata[88]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y62_N32
stratixiii_io_ibuf \pmem_rdata[89]~input (
	.i(pmem_rdata[89]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[89]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[89]~input .bus_hold = "false";
defparam \pmem_rdata[89]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y60_N94
stratixiii_io_ibuf \pmem_rdata[90]~input (
	.i(pmem_rdata[90]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[90]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[90]~input .bus_hold = "false";
defparam \pmem_rdata[90]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N1
stratixiii_io_ibuf \pmem_rdata[91]~input (
	.i(pmem_rdata[91]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[91]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[91]~input .bus_hold = "false";
defparam \pmem_rdata[91]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y62_N1
stratixiii_io_ibuf \pmem_rdata[92]~input (
	.i(pmem_rdata[92]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[92]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[92]~input .bus_hold = "false";
defparam \pmem_rdata[92]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y54_N63
stratixiii_io_ibuf \pmem_rdata[93]~input (
	.i(pmem_rdata[93]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[93]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[93]~input .bus_hold = "false";
defparam \pmem_rdata[93]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y21_N32
stratixiii_io_ibuf \pmem_rdata[94]~input (
	.i(pmem_rdata[94]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[94]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[94]~input .bus_hold = "false";
defparam \pmem_rdata[94]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
stratixiii_io_ibuf \pmem_rdata[95]~input (
	.i(pmem_rdata[95]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[95]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[95]~input .bus_hold = "false";
defparam \pmem_rdata[95]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y72_N63
stratixiii_io_ibuf \pmem_rdata[96]~input (
	.i(pmem_rdata[96]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[96]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[96]~input .bus_hold = "false";
defparam \pmem_rdata[96]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N1
stratixiii_io_ibuf \pmem_rdata[97]~input (
	.i(pmem_rdata[97]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[97]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[97]~input .bus_hold = "false";
defparam \pmem_rdata[97]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y72_N94
stratixiii_io_ibuf \pmem_rdata[98]~input (
	.i(pmem_rdata[98]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[98]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[98]~input .bus_hold = "false";
defparam \pmem_rdata[98]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N63
stratixiii_io_ibuf \pmem_rdata[99]~input (
	.i(pmem_rdata[99]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[99]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[99]~input .bus_hold = "false";
defparam \pmem_rdata[99]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X59_Y0_N94
stratixiii_io_ibuf \pmem_rdata[100]~input (
	.i(pmem_rdata[100]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[100]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[100]~input .bus_hold = "false";
defparam \pmem_rdata[100]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y72_N94
stratixiii_io_ibuf \pmem_rdata[101]~input (
	.i(pmem_rdata[101]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[101]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[101]~input .bus_hold = "false";
defparam \pmem_rdata[101]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N1
stratixiii_io_ibuf \pmem_rdata[102]~input (
	.i(pmem_rdata[102]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[102]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[102]~input .bus_hold = "false";
defparam \pmem_rdata[102]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y72_N32
stratixiii_io_ibuf \pmem_rdata[103]~input (
	.i(pmem_rdata[103]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[103]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[103]~input .bus_hold = "false";
defparam \pmem_rdata[103]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y49_N1
stratixiii_io_ibuf \pmem_rdata[104]~input (
	.i(pmem_rdata[104]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[104]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[104]~input .bus_hold = "false";
defparam \pmem_rdata[104]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N94
stratixiii_io_ibuf \pmem_rdata[105]~input (
	.i(pmem_rdata[105]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[105]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[105]~input .bus_hold = "false";
defparam \pmem_rdata[105]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y55_N63
stratixiii_io_ibuf \pmem_rdata[106]~input (
	.i(pmem_rdata[106]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[106]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[106]~input .bus_hold = "false";
defparam \pmem_rdata[106]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N94
stratixiii_io_ibuf \pmem_rdata[107]~input (
	.i(pmem_rdata[107]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[107]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[107]~input .bus_hold = "false";
defparam \pmem_rdata[107]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N94
stratixiii_io_ibuf \pmem_rdata[108]~input (
	.i(pmem_rdata[108]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[108]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[108]~input .bus_hold = "false";
defparam \pmem_rdata[108]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y72_N32
stratixiii_io_ibuf \pmem_rdata[109]~input (
	.i(pmem_rdata[109]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[109]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[109]~input .bus_hold = "false";
defparam \pmem_rdata[109]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y42_N1
stratixiii_io_ibuf \pmem_rdata[110]~input (
	.i(pmem_rdata[110]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[110]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[110]~input .bus_hold = "false";
defparam \pmem_rdata[110]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N63
stratixiii_io_ibuf \pmem_rdata[111]~input (
	.i(pmem_rdata[111]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[111]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[111]~input .bus_hold = "false";
defparam \pmem_rdata[111]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N1
stratixiii_io_ibuf \pmem_rdata[112]~input (
	.i(pmem_rdata[112]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[112]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[112]~input .bus_hold = "false";
defparam \pmem_rdata[112]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y6_N94
stratixiii_io_ibuf \pmem_rdata[113]~input (
	.i(pmem_rdata[113]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[113]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[113]~input .bus_hold = "false";
defparam \pmem_rdata[113]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y21_N1
stratixiii_io_ibuf \pmem_rdata[114]~input (
	.i(pmem_rdata[114]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[114]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[114]~input .bus_hold = "false";
defparam \pmem_rdata[114]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y47_N63
stratixiii_io_ibuf \pmem_rdata[115]~input (
	.i(pmem_rdata[115]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[115]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[115]~input .bus_hold = "false";
defparam \pmem_rdata[115]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N94
stratixiii_io_ibuf \pmem_rdata[116]~input (
	.i(pmem_rdata[116]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[116]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[116]~input .bus_hold = "false";
defparam \pmem_rdata[116]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y72_N32
stratixiii_io_ibuf \pmem_rdata[117]~input (
	.i(pmem_rdata[117]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[117]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[117]~input .bus_hold = "false";
defparam \pmem_rdata[117]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y72_N32
stratixiii_io_ibuf \pmem_rdata[118]~input (
	.i(pmem_rdata[118]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[118]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[118]~input .bus_hold = "false";
defparam \pmem_rdata[118]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y6_N1
stratixiii_io_ibuf \pmem_rdata[119]~input (
	.i(pmem_rdata[119]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[119]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[119]~input .bus_hold = "false";
defparam \pmem_rdata[119]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
stratixiii_io_ibuf \pmem_rdata[120]~input (
	.i(pmem_rdata[120]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[120]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[120]~input .bus_hold = "false";
defparam \pmem_rdata[120]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N63
stratixiii_io_ibuf \pmem_rdata[121]~input (
	.i(pmem_rdata[121]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[121]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[121]~input .bus_hold = "false";
defparam \pmem_rdata[121]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N63
stratixiii_io_ibuf \pmem_rdata[122]~input (
	.i(pmem_rdata[122]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[122]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[122]~input .bus_hold = "false";
defparam \pmem_rdata[122]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X27_Y72_N32
stratixiii_io_ibuf \pmem_rdata[123]~input (
	.i(pmem_rdata[123]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[123]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[123]~input .bus_hold = "false";
defparam \pmem_rdata[123]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y54_N1
stratixiii_io_ibuf \pmem_rdata[124]~input (
	.i(pmem_rdata[124]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[124]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[124]~input .bus_hold = "false";
defparam \pmem_rdata[124]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y72_N32
stratixiii_io_ibuf \pmem_rdata[125]~input (
	.i(pmem_rdata[125]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[125]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[125]~input .bus_hold = "false";
defparam \pmem_rdata[125]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y72_N1
stratixiii_io_ibuf \pmem_rdata[126]~input (
	.i(pmem_rdata[126]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[126]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[126]~input .bus_hold = "false";
defparam \pmem_rdata[126]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N1
stratixiii_io_ibuf \pmem_rdata[127]~input (
	.i(pmem_rdata[127]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[127]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[127]~input .bus_hold = "false";
defparam \pmem_rdata[127]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y18_N63
stratixiii_io_ibuf \pmem_rdata[128]~input (
	.i(pmem_rdata[128]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[128]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[128]~input .bus_hold = "false";
defparam \pmem_rdata[128]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y59_N94
stratixiii_io_ibuf \pmem_rdata[129]~input (
	.i(pmem_rdata[129]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[129]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[129]~input .bus_hold = "false";
defparam \pmem_rdata[129]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N63
stratixiii_io_ibuf \pmem_rdata[130]~input (
	.i(pmem_rdata[130]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[130]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[130]~input .bus_hold = "false";
defparam \pmem_rdata[130]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N63
stratixiii_io_ibuf \pmem_rdata[131]~input (
	.i(pmem_rdata[131]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[131]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[131]~input .bus_hold = "false";
defparam \pmem_rdata[131]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N63
stratixiii_io_ibuf \pmem_rdata[132]~input (
	.i(pmem_rdata[132]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[132]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[132]~input .bus_hold = "false";
defparam \pmem_rdata[132]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N63
stratixiii_io_ibuf \pmem_rdata[133]~input (
	.i(pmem_rdata[133]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[133]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[133]~input .bus_hold = "false";
defparam \pmem_rdata[133]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N63
stratixiii_io_ibuf \pmem_rdata[134]~input (
	.i(pmem_rdata[134]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[134]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[134]~input .bus_hold = "false";
defparam \pmem_rdata[134]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X6_Y72_N32
stratixiii_io_ibuf \pmem_rdata[135]~input (
	.i(pmem_rdata[135]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[135]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[135]~input .bus_hold = "false";
defparam \pmem_rdata[135]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X44_Y72_N1
stratixiii_io_ibuf \pmem_rdata[136]~input (
	.i(pmem_rdata[136]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[136]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[136]~input .bus_hold = "false";
defparam \pmem_rdata[136]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y0_N63
stratixiii_io_ibuf \pmem_rdata[137]~input (
	.i(pmem_rdata[137]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[137]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[137]~input .bus_hold = "false";
defparam \pmem_rdata[137]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y9_N1
stratixiii_io_ibuf \pmem_rdata[138]~input (
	.i(pmem_rdata[138]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[138]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[138]~input .bus_hold = "false";
defparam \pmem_rdata[138]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y62_N94
stratixiii_io_ibuf \pmem_rdata[139]~input (
	.i(pmem_rdata[139]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[139]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[139]~input .bus_hold = "false";
defparam \pmem_rdata[139]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y57_N63
stratixiii_io_ibuf \pmem_rdata[140]~input (
	.i(pmem_rdata[140]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[140]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[140]~input .bus_hold = "false";
defparam \pmem_rdata[140]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y72_N94
stratixiii_io_ibuf \pmem_rdata[141]~input (
	.i(pmem_rdata[141]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[141]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[141]~input .bus_hold = "false";
defparam \pmem_rdata[141]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N63
stratixiii_io_ibuf \pmem_rdata[142]~input (
	.i(pmem_rdata[142]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[142]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[142]~input .bus_hold = "false";
defparam \pmem_rdata[142]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y72_N63
stratixiii_io_ibuf \pmem_rdata[143]~input (
	.i(pmem_rdata[143]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[143]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[143]~input .bus_hold = "false";
defparam \pmem_rdata[143]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N94
stratixiii_io_ibuf \pmem_rdata[144]~input (
	.i(pmem_rdata[144]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[144]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[144]~input .bus_hold = "false";
defparam \pmem_rdata[144]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y41_N63
stratixiii_io_ibuf \pmem_rdata[145]~input (
	.i(pmem_rdata[145]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[145]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[145]~input .bus_hold = "false";
defparam \pmem_rdata[145]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
stratixiii_io_ibuf \pmem_rdata[146]~input (
	.i(pmem_rdata[146]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[146]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[146]~input .bus_hold = "false";
defparam \pmem_rdata[146]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y18_N94
stratixiii_io_ibuf \pmem_rdata[147]~input (
	.i(pmem_rdata[147]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[147]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[147]~input .bus_hold = "false";
defparam \pmem_rdata[147]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N1
stratixiii_io_ibuf \pmem_rdata[148]~input (
	.i(pmem_rdata[148]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[148]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[148]~input .bus_hold = "false";
defparam \pmem_rdata[148]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N94
stratixiii_io_ibuf \pmem_rdata[149]~input (
	.i(pmem_rdata[149]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[149]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[149]~input .bus_hold = "false";
defparam \pmem_rdata[149]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
stratixiii_io_ibuf \pmem_rdata[150]~input (
	.i(pmem_rdata[150]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[150]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[150]~input .bus_hold = "false";
defparam \pmem_rdata[150]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N63
stratixiii_io_ibuf \pmem_rdata[151]~input (
	.i(pmem_rdata[151]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[151]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[151]~input .bus_hold = "false";
defparam \pmem_rdata[151]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y32_N1
stratixiii_io_ibuf \pmem_rdata[152]~input (
	.i(pmem_rdata[152]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[152]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[152]~input .bus_hold = "false";
defparam \pmem_rdata[152]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y72_N63
stratixiii_io_ibuf \pmem_rdata[153]~input (
	.i(pmem_rdata[153]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[153]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[153]~input .bus_hold = "false";
defparam \pmem_rdata[153]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y72_N63
stratixiii_io_ibuf \pmem_rdata[154]~input (
	.i(pmem_rdata[154]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[154]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[154]~input .bus_hold = "false";
defparam \pmem_rdata[154]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y72_N94
stratixiii_io_ibuf \pmem_rdata[155]~input (
	.i(pmem_rdata[155]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[155]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[155]~input .bus_hold = "false";
defparam \pmem_rdata[155]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N32
stratixiii_io_ibuf \pmem_rdata[156]~input (
	.i(pmem_rdata[156]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[156]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[156]~input .bus_hold = "false";
defparam \pmem_rdata[156]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N94
stratixiii_io_ibuf \pmem_rdata[157]~input (
	.i(pmem_rdata[157]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[157]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[157]~input .bus_hold = "false";
defparam \pmem_rdata[157]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y16_N1
stratixiii_io_ibuf \pmem_rdata[158]~input (
	.i(pmem_rdata[158]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[158]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[158]~input .bus_hold = "false";
defparam \pmem_rdata[158]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N94
stratixiii_io_ibuf \pmem_rdata[159]~input (
	.i(pmem_rdata[159]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[159]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[159]~input .bus_hold = "false";
defparam \pmem_rdata[159]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y72_N32
stratixiii_io_ibuf \pmem_rdata[160]~input (
	.i(pmem_rdata[160]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[160]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[160]~input .bus_hold = "false";
defparam \pmem_rdata[160]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N63
stratixiii_io_ibuf \pmem_rdata[161]~input (
	.i(pmem_rdata[161]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[161]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[161]~input .bus_hold = "false";
defparam \pmem_rdata[161]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y72_N94
stratixiii_io_ibuf \pmem_rdata[162]~input (
	.i(pmem_rdata[162]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[162]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[162]~input .bus_hold = "false";
defparam \pmem_rdata[162]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y62_N63
stratixiii_io_ibuf \pmem_rdata[163]~input (
	.i(pmem_rdata[163]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[163]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[163]~input .bus_hold = "false";
defparam \pmem_rdata[163]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N63
stratixiii_io_ibuf \pmem_rdata[164]~input (
	.i(pmem_rdata[164]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[164]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[164]~input .bus_hold = "false";
defparam \pmem_rdata[164]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N94
stratixiii_io_ibuf \pmem_rdata[165]~input (
	.i(pmem_rdata[165]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[165]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[165]~input .bus_hold = "false";
defparam \pmem_rdata[165]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y16_N63
stratixiii_io_ibuf \pmem_rdata[166]~input (
	.i(pmem_rdata[166]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[166]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[166]~input .bus_hold = "false";
defparam \pmem_rdata[166]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N63
stratixiii_io_ibuf \pmem_rdata[167]~input (
	.i(pmem_rdata[167]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[167]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[167]~input .bus_hold = "false";
defparam \pmem_rdata[167]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y72_N32
stratixiii_io_ibuf \pmem_rdata[168]~input (
	.i(pmem_rdata[168]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[168]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[168]~input .bus_hold = "false";
defparam \pmem_rdata[168]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y60_N94
stratixiii_io_ibuf \pmem_rdata[169]~input (
	.i(pmem_rdata[169]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[169]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[169]~input .bus_hold = "false";
defparam \pmem_rdata[169]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y59_N32
stratixiii_io_ibuf \pmem_rdata[170]~input (
	.i(pmem_rdata[170]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[170]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[170]~input .bus_hold = "false";
defparam \pmem_rdata[170]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y49_N63
stratixiii_io_ibuf \pmem_rdata[171]~input (
	.i(pmem_rdata[171]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[171]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[171]~input .bus_hold = "false";
defparam \pmem_rdata[171]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N63
stratixiii_io_ibuf \pmem_rdata[172]~input (
	.i(pmem_rdata[172]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[172]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[172]~input .bus_hold = "false";
defparam \pmem_rdata[172]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
stratixiii_io_ibuf \pmem_rdata[173]~input (
	.i(pmem_rdata[173]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[173]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[173]~input .bus_hold = "false";
defparam \pmem_rdata[173]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y72_N1
stratixiii_io_ibuf \pmem_rdata[174]~input (
	.i(pmem_rdata[174]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[174]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[174]~input .bus_hold = "false";
defparam \pmem_rdata[174]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N1
stratixiii_io_ibuf \pmem_rdata[175]~input (
	.i(pmem_rdata[175]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[175]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[175]~input .bus_hold = "false";
defparam \pmem_rdata[175]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N94
stratixiii_io_ibuf \pmem_rdata[176]~input (
	.i(pmem_rdata[176]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[176]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[176]~input .bus_hold = "false";
defparam \pmem_rdata[176]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y53_N1
stratixiii_io_ibuf \pmem_rdata[177]~input (
	.i(pmem_rdata[177]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[177]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[177]~input .bus_hold = "false";
defparam \pmem_rdata[177]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y72_N1
stratixiii_io_ibuf \pmem_rdata[178]~input (
	.i(pmem_rdata[178]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[178]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[178]~input .bus_hold = "false";
defparam \pmem_rdata[178]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y72_N1
stratixiii_io_ibuf \pmem_rdata[179]~input (
	.i(pmem_rdata[179]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[179]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[179]~input .bus_hold = "false";
defparam \pmem_rdata[179]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N1
stratixiii_io_ibuf \pmem_rdata[180]~input (
	.i(pmem_rdata[180]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[180]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[180]~input .bus_hold = "false";
defparam \pmem_rdata[180]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N63
stratixiii_io_ibuf \pmem_rdata[181]~input (
	.i(pmem_rdata[181]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[181]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[181]~input .bus_hold = "false";
defparam \pmem_rdata[181]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y8_N1
stratixiii_io_ibuf \pmem_rdata[182]~input (
	.i(pmem_rdata[182]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[182]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[182]~input .bus_hold = "false";
defparam \pmem_rdata[182]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y10_N1
stratixiii_io_ibuf \pmem_rdata[183]~input (
	.i(pmem_rdata[183]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[183]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[183]~input .bus_hold = "false";
defparam \pmem_rdata[183]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N94
stratixiii_io_ibuf \pmem_rdata[184]~input (
	.i(pmem_rdata[184]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[184]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[184]~input .bus_hold = "false";
defparam \pmem_rdata[184]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y0_N32
stratixiii_io_ibuf \pmem_rdata[185]~input (
	.i(pmem_rdata[185]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[185]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[185]~input .bus_hold = "false";
defparam \pmem_rdata[185]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y72_N94
stratixiii_io_ibuf \pmem_rdata[186]~input (
	.i(pmem_rdata[186]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[186]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[186]~input .bus_hold = "false";
defparam \pmem_rdata[186]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y49_N63
stratixiii_io_ibuf \pmem_rdata[187]~input (
	.i(pmem_rdata[187]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[187]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[187]~input .bus_hold = "false";
defparam \pmem_rdata[187]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N32
stratixiii_io_ibuf \pmem_rdata[188]~input (
	.i(pmem_rdata[188]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[188]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[188]~input .bus_hold = "false";
defparam \pmem_rdata[188]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y72_N94
stratixiii_io_ibuf \pmem_rdata[189]~input (
	.i(pmem_rdata[189]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[189]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[189]~input .bus_hold = "false";
defparam \pmem_rdata[189]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N32
stratixiii_io_ibuf \pmem_rdata[190]~input (
	.i(pmem_rdata[190]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[190]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[190]~input .bus_hold = "false";
defparam \pmem_rdata[190]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y27_N1
stratixiii_io_ibuf \pmem_rdata[191]~input (
	.i(pmem_rdata[191]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[191]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[191]~input .bus_hold = "false";
defparam \pmem_rdata[191]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y17_N32
stratixiii_io_ibuf \pmem_rdata[192]~input (
	.i(pmem_rdata[192]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[192]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[192]~input .bus_hold = "false";
defparam \pmem_rdata[192]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X73_Y72_N63
stratixiii_io_ibuf \pmem_rdata[193]~input (
	.i(pmem_rdata[193]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[193]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[193]~input .bus_hold = "false";
defparam \pmem_rdata[193]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N1
stratixiii_io_ibuf \pmem_rdata[194]~input (
	.i(pmem_rdata[194]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[194]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[194]~input .bus_hold = "false";
defparam \pmem_rdata[194]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N32
stratixiii_io_ibuf \pmem_rdata[195]~input (
	.i(pmem_rdata[195]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[195]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[195]~input .bus_hold = "false";
defparam \pmem_rdata[195]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N63
stratixiii_io_ibuf \pmem_rdata[196]~input (
	.i(pmem_rdata[196]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[196]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[196]~input .bus_hold = "false";
defparam \pmem_rdata[196]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y40_N94
stratixiii_io_ibuf \pmem_rdata[197]~input (
	.i(pmem_rdata[197]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[197]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[197]~input .bus_hold = "false";
defparam \pmem_rdata[197]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y58_N63
stratixiii_io_ibuf \pmem_rdata[198]~input (
	.i(pmem_rdata[198]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[198]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[198]~input .bus_hold = "false";
defparam \pmem_rdata[198]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y72_N63
stratixiii_io_ibuf \pmem_rdata[199]~input (
	.i(pmem_rdata[199]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[199]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[199]~input .bus_hold = "false";
defparam \pmem_rdata[199]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X35_Y72_N32
stratixiii_io_ibuf \pmem_rdata[200]~input (
	.i(pmem_rdata[200]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[200]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[200]~input .bus_hold = "false";
defparam \pmem_rdata[200]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y72_N1
stratixiii_io_ibuf \pmem_rdata[201]~input (
	.i(pmem_rdata[201]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[201]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[201]~input .bus_hold = "false";
defparam \pmem_rdata[201]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y32_N32
stratixiii_io_ibuf \pmem_rdata[202]~input (
	.i(pmem_rdata[202]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[202]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[202]~input .bus_hold = "false";
defparam \pmem_rdata[202]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y9_N94
stratixiii_io_ibuf \pmem_rdata[203]~input (
	.i(pmem_rdata[203]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[203]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[203]~input .bus_hold = "false";
defparam \pmem_rdata[203]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y72_N1
stratixiii_io_ibuf \pmem_rdata[204]~input (
	.i(pmem_rdata[204]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[204]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[204]~input .bus_hold = "false";
defparam \pmem_rdata[204]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N94
stratixiii_io_ibuf \pmem_rdata[205]~input (
	.i(pmem_rdata[205]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[205]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[205]~input .bus_hold = "false";
defparam \pmem_rdata[205]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y17_N1
stratixiii_io_ibuf \pmem_rdata[206]~input (
	.i(pmem_rdata[206]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[206]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[206]~input .bus_hold = "false";
defparam \pmem_rdata[206]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y72_N32
stratixiii_io_ibuf \pmem_rdata[207]~input (
	.i(pmem_rdata[207]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[207]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[207]~input .bus_hold = "false";
defparam \pmem_rdata[207]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y72_N63
stratixiii_io_ibuf \pmem_rdata[208]~input (
	.i(pmem_rdata[208]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[208]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[208]~input .bus_hold = "false";
defparam \pmem_rdata[208]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y72_N63
stratixiii_io_ibuf \pmem_rdata[209]~input (
	.i(pmem_rdata[209]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[209]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[209]~input .bus_hold = "false";
defparam \pmem_rdata[209]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N1
stratixiii_io_ibuf \pmem_rdata[210]~input (
	.i(pmem_rdata[210]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[210]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[210]~input .bus_hold = "false";
defparam \pmem_rdata[210]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y20_N63
stratixiii_io_ibuf \pmem_rdata[211]~input (
	.i(pmem_rdata[211]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[211]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[211]~input .bus_hold = "false";
defparam \pmem_rdata[211]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y72_N94
stratixiii_io_ibuf \pmem_rdata[212]~input (
	.i(pmem_rdata[212]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[212]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[212]~input .bus_hold = "false";
defparam \pmem_rdata[212]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N94
stratixiii_io_ibuf \pmem_rdata[213]~input (
	.i(pmem_rdata[213]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[213]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[213]~input .bus_hold = "false";
defparam \pmem_rdata[213]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N63
stratixiii_io_ibuf \pmem_rdata[214]~input (
	.i(pmem_rdata[214]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[214]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[214]~input .bus_hold = "false";
defparam \pmem_rdata[214]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y72_N1
stratixiii_io_ibuf \pmem_rdata[215]~input (
	.i(pmem_rdata[215]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[215]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[215]~input .bus_hold = "false";
defparam \pmem_rdata[215]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y52_N1
stratixiii_io_ibuf \pmem_rdata[216]~input (
	.i(pmem_rdata[216]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[216]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[216]~input .bus_hold = "false";
defparam \pmem_rdata[216]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y72_N32
stratixiii_io_ibuf \pmem_rdata[217]~input (
	.i(pmem_rdata[217]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[217]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[217]~input .bus_hold = "false";
defparam \pmem_rdata[217]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y72_N32
stratixiii_io_ibuf \pmem_rdata[218]~input (
	.i(pmem_rdata[218]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[218]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[218]~input .bus_hold = "false";
defparam \pmem_rdata[218]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N32
stratixiii_io_ibuf \pmem_rdata[219]~input (
	.i(pmem_rdata[219]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[219]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[219]~input .bus_hold = "false";
defparam \pmem_rdata[219]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N94
stratixiii_io_ibuf \pmem_rdata[220]~input (
	.i(pmem_rdata[220]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[220]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[220]~input .bus_hold = "false";
defparam \pmem_rdata[220]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y47_N1
stratixiii_io_ibuf \pmem_rdata[221]~input (
	.i(pmem_rdata[221]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[221]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[221]~input .bus_hold = "false";
defparam \pmem_rdata[221]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y48_N1
stratixiii_io_ibuf \pmem_rdata[222]~input (
	.i(pmem_rdata[222]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[222]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[222]~input .bus_hold = "false";
defparam \pmem_rdata[222]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N32
stratixiii_io_ibuf \pmem_rdata[223]~input (
	.i(pmem_rdata[223]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[223]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[223]~input .bus_hold = "false";
defparam \pmem_rdata[223]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X61_Y0_N1
stratixiii_io_ibuf \pmem_rdata[224]~input (
	.i(pmem_rdata[224]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[224]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[224]~input .bus_hold = "false";
defparam \pmem_rdata[224]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N32
stratixiii_io_ibuf \pmem_rdata[225]~input (
	.i(pmem_rdata[225]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[225]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[225]~input .bus_hold = "false";
defparam \pmem_rdata[225]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y63_N1
stratixiii_io_ibuf \pmem_rdata[226]~input (
	.i(pmem_rdata[226]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[226]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[226]~input .bus_hold = "false";
defparam \pmem_rdata[226]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y49_N32
stratixiii_io_ibuf \pmem_rdata[227]~input (
	.i(pmem_rdata[227]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[227]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[227]~input .bus_hold = "false";
defparam \pmem_rdata[227]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y64_N94
stratixiii_io_ibuf \pmem_rdata[228]~input (
	.i(pmem_rdata[228]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[228]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[228]~input .bus_hold = "false";
defparam \pmem_rdata[228]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y40_N1
stratixiii_io_ibuf \pmem_rdata[229]~input (
	.i(pmem_rdata[229]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[229]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[229]~input .bus_hold = "false";
defparam \pmem_rdata[229]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
stratixiii_io_ibuf \pmem_rdata[230]~input (
	.i(pmem_rdata[230]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[230]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[230]~input .bus_hold = "false";
defparam \pmem_rdata[230]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y0_N94
stratixiii_io_ibuf \pmem_rdata[231]~input (
	.i(pmem_rdata[231]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[231]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[231]~input .bus_hold = "false";
defparam \pmem_rdata[231]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N32
stratixiii_io_ibuf \pmem_rdata[232]~input (
	.i(pmem_rdata[232]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[232]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[232]~input .bus_hold = "false";
defparam \pmem_rdata[232]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y51_N63
stratixiii_io_ibuf \pmem_rdata[233]~input (
	.i(pmem_rdata[233]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[233]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[233]~input .bus_hold = "false";
defparam \pmem_rdata[233]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y9_N63
stratixiii_io_ibuf \pmem_rdata[234]~input (
	.i(pmem_rdata[234]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[234]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[234]~input .bus_hold = "false";
defparam \pmem_rdata[234]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X25_Y0_N32
stratixiii_io_ibuf \pmem_rdata[235]~input (
	.i(pmem_rdata[235]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[235]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[235]~input .bus_hold = "false";
defparam \pmem_rdata[235]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y55_N94
stratixiii_io_ibuf \pmem_rdata[236]~input (
	.i(pmem_rdata[236]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[236]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[236]~input .bus_hold = "false";
defparam \pmem_rdata[236]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y50_N94
stratixiii_io_ibuf \pmem_rdata[237]~input (
	.i(pmem_rdata[237]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[237]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[237]~input .bus_hold = "false";
defparam \pmem_rdata[237]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N32
stratixiii_io_ibuf \pmem_rdata[238]~input (
	.i(pmem_rdata[238]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[238]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[238]~input .bus_hold = "false";
defparam \pmem_rdata[238]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y72_N63
stratixiii_io_ibuf \pmem_rdata[239]~input (
	.i(pmem_rdata[239]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[239]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[239]~input .bus_hold = "false";
defparam \pmem_rdata[239]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y58_N32
stratixiii_io_ibuf \pmem_rdata[240]~input (
	.i(pmem_rdata[240]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[240]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[240]~input .bus_hold = "false";
defparam \pmem_rdata[240]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N94
stratixiii_io_ibuf \pmem_rdata[241]~input (
	.i(pmem_rdata[241]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[241]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[241]~input .bus_hold = "false";
defparam \pmem_rdata[241]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X15_Y0_N32
stratixiii_io_ibuf \pmem_rdata[242]~input (
	.i(pmem_rdata[242]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[242]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[242]~input .bus_hold = "false";
defparam \pmem_rdata[242]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y54_N1
stratixiii_io_ibuf \pmem_rdata[243]~input (
	.i(pmem_rdata[243]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[243]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[243]~input .bus_hold = "false";
defparam \pmem_rdata[243]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y72_N32
stratixiii_io_ibuf \pmem_rdata[244]~input (
	.i(pmem_rdata[244]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[244]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[244]~input .bus_hold = "false";
defparam \pmem_rdata[244]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y72_N94
stratixiii_io_ibuf \pmem_rdata[245]~input (
	.i(pmem_rdata[245]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[245]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[245]~input .bus_hold = "false";
defparam \pmem_rdata[245]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y72_N63
stratixiii_io_ibuf \pmem_rdata[246]~input (
	.i(pmem_rdata[246]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[246]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[246]~input .bus_hold = "false";
defparam \pmem_rdata[246]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N94
stratixiii_io_ibuf \pmem_rdata[247]~input (
	.i(pmem_rdata[247]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[247]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[247]~input .bus_hold = "false";
defparam \pmem_rdata[247]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y8_N32
stratixiii_io_ibuf \pmem_rdata[248]~input (
	.i(pmem_rdata[248]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[248]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[248]~input .bus_hold = "false";
defparam \pmem_rdata[248]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y72_N32
stratixiii_io_ibuf \pmem_rdata[249]~input (
	.i(pmem_rdata[249]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[249]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[249]~input .bus_hold = "false";
defparam \pmem_rdata[249]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y0_N63
stratixiii_io_ibuf \pmem_rdata[250]~input (
	.i(pmem_rdata[250]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[250]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[250]~input .bus_hold = "false";
defparam \pmem_rdata[250]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N63
stratixiii_io_ibuf \pmem_rdata[251]~input (
	.i(pmem_rdata[251]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[251]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[251]~input .bus_hold = "false";
defparam \pmem_rdata[251]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y72_N32
stratixiii_io_ibuf \pmem_rdata[252]~input (
	.i(pmem_rdata[252]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[252]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[252]~input .bus_hold = "false";
defparam \pmem_rdata[252]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N32
stratixiii_io_ibuf \pmem_rdata[253]~input (
	.i(pmem_rdata[253]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[253]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[253]~input .bus_hold = "false";
defparam \pmem_rdata[253]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y72_N1
stratixiii_io_ibuf \pmem_rdata[254]~input (
	.i(pmem_rdata[254]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[254]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[254]~input .bus_hold = "false";
defparam \pmem_rdata[254]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y72_N1
stratixiii_io_ibuf \pmem_rdata[255]~input (
	.i(pmem_rdata[255]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\pmem_rdata[255]~input_o ));
// synopsys translate_off
defparam \pmem_rdata[255]~input .bus_hold = "false";
defparam \pmem_rdata[255]~input .simulate_z_as = "z";
// synopsys translate_on

assign pmem_read = \pmem_read~output_o ;

assign pmem_write = \pmem_write~output_o ;

assign pmem_address[0] = \pmem_address[0]~output_o ;

assign pmem_address[1] = \pmem_address[1]~output_o ;

assign pmem_address[2] = \pmem_address[2]~output_o ;

assign pmem_address[3] = \pmem_address[3]~output_o ;

assign pmem_address[4] = \pmem_address[4]~output_o ;

assign pmem_address[5] = \pmem_address[5]~output_o ;

assign pmem_address[6] = \pmem_address[6]~output_o ;

assign pmem_address[7] = \pmem_address[7]~output_o ;

assign pmem_address[8] = \pmem_address[8]~output_o ;

assign pmem_address[9] = \pmem_address[9]~output_o ;

assign pmem_address[10] = \pmem_address[10]~output_o ;

assign pmem_address[11] = \pmem_address[11]~output_o ;

assign pmem_address[12] = \pmem_address[12]~output_o ;

assign pmem_address[13] = \pmem_address[13]~output_o ;

assign pmem_address[14] = \pmem_address[14]~output_o ;

assign pmem_address[15] = \pmem_address[15]~output_o ;

assign pmem_address[16] = \pmem_address[16]~output_o ;

assign pmem_address[17] = \pmem_address[17]~output_o ;

assign pmem_address[18] = \pmem_address[18]~output_o ;

assign pmem_address[19] = \pmem_address[19]~output_o ;

assign pmem_address[20] = \pmem_address[20]~output_o ;

assign pmem_address[21] = \pmem_address[21]~output_o ;

assign pmem_address[22] = \pmem_address[22]~output_o ;

assign pmem_address[23] = \pmem_address[23]~output_o ;

assign pmem_address[24] = \pmem_address[24]~output_o ;

assign pmem_address[25] = \pmem_address[25]~output_o ;

assign pmem_address[26] = \pmem_address[26]~output_o ;

assign pmem_address[27] = \pmem_address[27]~output_o ;

assign pmem_address[28] = \pmem_address[28]~output_o ;

assign pmem_address[29] = \pmem_address[29]~output_o ;

assign pmem_address[30] = \pmem_address[30]~output_o ;

assign pmem_address[31] = \pmem_address[31]~output_o ;

assign pmem_wdata[0] = \pmem_wdata[0]~output_o ;

assign pmem_wdata[1] = \pmem_wdata[1]~output_o ;

assign pmem_wdata[2] = \pmem_wdata[2]~output_o ;

assign pmem_wdata[3] = \pmem_wdata[3]~output_o ;

assign pmem_wdata[4] = \pmem_wdata[4]~output_o ;

assign pmem_wdata[5] = \pmem_wdata[5]~output_o ;

assign pmem_wdata[6] = \pmem_wdata[6]~output_o ;

assign pmem_wdata[7] = \pmem_wdata[7]~output_o ;

assign pmem_wdata[8] = \pmem_wdata[8]~output_o ;

assign pmem_wdata[9] = \pmem_wdata[9]~output_o ;

assign pmem_wdata[10] = \pmem_wdata[10]~output_o ;

assign pmem_wdata[11] = \pmem_wdata[11]~output_o ;

assign pmem_wdata[12] = \pmem_wdata[12]~output_o ;

assign pmem_wdata[13] = \pmem_wdata[13]~output_o ;

assign pmem_wdata[14] = \pmem_wdata[14]~output_o ;

assign pmem_wdata[15] = \pmem_wdata[15]~output_o ;

assign pmem_wdata[16] = \pmem_wdata[16]~output_o ;

assign pmem_wdata[17] = \pmem_wdata[17]~output_o ;

assign pmem_wdata[18] = \pmem_wdata[18]~output_o ;

assign pmem_wdata[19] = \pmem_wdata[19]~output_o ;

assign pmem_wdata[20] = \pmem_wdata[20]~output_o ;

assign pmem_wdata[21] = \pmem_wdata[21]~output_o ;

assign pmem_wdata[22] = \pmem_wdata[22]~output_o ;

assign pmem_wdata[23] = \pmem_wdata[23]~output_o ;

assign pmem_wdata[24] = \pmem_wdata[24]~output_o ;

assign pmem_wdata[25] = \pmem_wdata[25]~output_o ;

assign pmem_wdata[26] = \pmem_wdata[26]~output_o ;

assign pmem_wdata[27] = \pmem_wdata[27]~output_o ;

assign pmem_wdata[28] = \pmem_wdata[28]~output_o ;

assign pmem_wdata[29] = \pmem_wdata[29]~output_o ;

assign pmem_wdata[30] = \pmem_wdata[30]~output_o ;

assign pmem_wdata[31] = \pmem_wdata[31]~output_o ;

assign pmem_wdata[32] = \pmem_wdata[32]~output_o ;

assign pmem_wdata[33] = \pmem_wdata[33]~output_o ;

assign pmem_wdata[34] = \pmem_wdata[34]~output_o ;

assign pmem_wdata[35] = \pmem_wdata[35]~output_o ;

assign pmem_wdata[36] = \pmem_wdata[36]~output_o ;

assign pmem_wdata[37] = \pmem_wdata[37]~output_o ;

assign pmem_wdata[38] = \pmem_wdata[38]~output_o ;

assign pmem_wdata[39] = \pmem_wdata[39]~output_o ;

assign pmem_wdata[40] = \pmem_wdata[40]~output_o ;

assign pmem_wdata[41] = \pmem_wdata[41]~output_o ;

assign pmem_wdata[42] = \pmem_wdata[42]~output_o ;

assign pmem_wdata[43] = \pmem_wdata[43]~output_o ;

assign pmem_wdata[44] = \pmem_wdata[44]~output_o ;

assign pmem_wdata[45] = \pmem_wdata[45]~output_o ;

assign pmem_wdata[46] = \pmem_wdata[46]~output_o ;

assign pmem_wdata[47] = \pmem_wdata[47]~output_o ;

assign pmem_wdata[48] = \pmem_wdata[48]~output_o ;

assign pmem_wdata[49] = \pmem_wdata[49]~output_o ;

assign pmem_wdata[50] = \pmem_wdata[50]~output_o ;

assign pmem_wdata[51] = \pmem_wdata[51]~output_o ;

assign pmem_wdata[52] = \pmem_wdata[52]~output_o ;

assign pmem_wdata[53] = \pmem_wdata[53]~output_o ;

assign pmem_wdata[54] = \pmem_wdata[54]~output_o ;

assign pmem_wdata[55] = \pmem_wdata[55]~output_o ;

assign pmem_wdata[56] = \pmem_wdata[56]~output_o ;

assign pmem_wdata[57] = \pmem_wdata[57]~output_o ;

assign pmem_wdata[58] = \pmem_wdata[58]~output_o ;

assign pmem_wdata[59] = \pmem_wdata[59]~output_o ;

assign pmem_wdata[60] = \pmem_wdata[60]~output_o ;

assign pmem_wdata[61] = \pmem_wdata[61]~output_o ;

assign pmem_wdata[62] = \pmem_wdata[62]~output_o ;

assign pmem_wdata[63] = \pmem_wdata[63]~output_o ;

assign pmem_wdata[64] = \pmem_wdata[64]~output_o ;

assign pmem_wdata[65] = \pmem_wdata[65]~output_o ;

assign pmem_wdata[66] = \pmem_wdata[66]~output_o ;

assign pmem_wdata[67] = \pmem_wdata[67]~output_o ;

assign pmem_wdata[68] = \pmem_wdata[68]~output_o ;

assign pmem_wdata[69] = \pmem_wdata[69]~output_o ;

assign pmem_wdata[70] = \pmem_wdata[70]~output_o ;

assign pmem_wdata[71] = \pmem_wdata[71]~output_o ;

assign pmem_wdata[72] = \pmem_wdata[72]~output_o ;

assign pmem_wdata[73] = \pmem_wdata[73]~output_o ;

assign pmem_wdata[74] = \pmem_wdata[74]~output_o ;

assign pmem_wdata[75] = \pmem_wdata[75]~output_o ;

assign pmem_wdata[76] = \pmem_wdata[76]~output_o ;

assign pmem_wdata[77] = \pmem_wdata[77]~output_o ;

assign pmem_wdata[78] = \pmem_wdata[78]~output_o ;

assign pmem_wdata[79] = \pmem_wdata[79]~output_o ;

assign pmem_wdata[80] = \pmem_wdata[80]~output_o ;

assign pmem_wdata[81] = \pmem_wdata[81]~output_o ;

assign pmem_wdata[82] = \pmem_wdata[82]~output_o ;

assign pmem_wdata[83] = \pmem_wdata[83]~output_o ;

assign pmem_wdata[84] = \pmem_wdata[84]~output_o ;

assign pmem_wdata[85] = \pmem_wdata[85]~output_o ;

assign pmem_wdata[86] = \pmem_wdata[86]~output_o ;

assign pmem_wdata[87] = \pmem_wdata[87]~output_o ;

assign pmem_wdata[88] = \pmem_wdata[88]~output_o ;

assign pmem_wdata[89] = \pmem_wdata[89]~output_o ;

assign pmem_wdata[90] = \pmem_wdata[90]~output_o ;

assign pmem_wdata[91] = \pmem_wdata[91]~output_o ;

assign pmem_wdata[92] = \pmem_wdata[92]~output_o ;

assign pmem_wdata[93] = \pmem_wdata[93]~output_o ;

assign pmem_wdata[94] = \pmem_wdata[94]~output_o ;

assign pmem_wdata[95] = \pmem_wdata[95]~output_o ;

assign pmem_wdata[96] = \pmem_wdata[96]~output_o ;

assign pmem_wdata[97] = \pmem_wdata[97]~output_o ;

assign pmem_wdata[98] = \pmem_wdata[98]~output_o ;

assign pmem_wdata[99] = \pmem_wdata[99]~output_o ;

assign pmem_wdata[100] = \pmem_wdata[100]~output_o ;

assign pmem_wdata[101] = \pmem_wdata[101]~output_o ;

assign pmem_wdata[102] = \pmem_wdata[102]~output_o ;

assign pmem_wdata[103] = \pmem_wdata[103]~output_o ;

assign pmem_wdata[104] = \pmem_wdata[104]~output_o ;

assign pmem_wdata[105] = \pmem_wdata[105]~output_o ;

assign pmem_wdata[106] = \pmem_wdata[106]~output_o ;

assign pmem_wdata[107] = \pmem_wdata[107]~output_o ;

assign pmem_wdata[108] = \pmem_wdata[108]~output_o ;

assign pmem_wdata[109] = \pmem_wdata[109]~output_o ;

assign pmem_wdata[110] = \pmem_wdata[110]~output_o ;

assign pmem_wdata[111] = \pmem_wdata[111]~output_o ;

assign pmem_wdata[112] = \pmem_wdata[112]~output_o ;

assign pmem_wdata[113] = \pmem_wdata[113]~output_o ;

assign pmem_wdata[114] = \pmem_wdata[114]~output_o ;

assign pmem_wdata[115] = \pmem_wdata[115]~output_o ;

assign pmem_wdata[116] = \pmem_wdata[116]~output_o ;

assign pmem_wdata[117] = \pmem_wdata[117]~output_o ;

assign pmem_wdata[118] = \pmem_wdata[118]~output_o ;

assign pmem_wdata[119] = \pmem_wdata[119]~output_o ;

assign pmem_wdata[120] = \pmem_wdata[120]~output_o ;

assign pmem_wdata[121] = \pmem_wdata[121]~output_o ;

assign pmem_wdata[122] = \pmem_wdata[122]~output_o ;

assign pmem_wdata[123] = \pmem_wdata[123]~output_o ;

assign pmem_wdata[124] = \pmem_wdata[124]~output_o ;

assign pmem_wdata[125] = \pmem_wdata[125]~output_o ;

assign pmem_wdata[126] = \pmem_wdata[126]~output_o ;

assign pmem_wdata[127] = \pmem_wdata[127]~output_o ;

assign pmem_wdata[128] = \pmem_wdata[128]~output_o ;

assign pmem_wdata[129] = \pmem_wdata[129]~output_o ;

assign pmem_wdata[130] = \pmem_wdata[130]~output_o ;

assign pmem_wdata[131] = \pmem_wdata[131]~output_o ;

assign pmem_wdata[132] = \pmem_wdata[132]~output_o ;

assign pmem_wdata[133] = \pmem_wdata[133]~output_o ;

assign pmem_wdata[134] = \pmem_wdata[134]~output_o ;

assign pmem_wdata[135] = \pmem_wdata[135]~output_o ;

assign pmem_wdata[136] = \pmem_wdata[136]~output_o ;

assign pmem_wdata[137] = \pmem_wdata[137]~output_o ;

assign pmem_wdata[138] = \pmem_wdata[138]~output_o ;

assign pmem_wdata[139] = \pmem_wdata[139]~output_o ;

assign pmem_wdata[140] = \pmem_wdata[140]~output_o ;

assign pmem_wdata[141] = \pmem_wdata[141]~output_o ;

assign pmem_wdata[142] = \pmem_wdata[142]~output_o ;

assign pmem_wdata[143] = \pmem_wdata[143]~output_o ;

assign pmem_wdata[144] = \pmem_wdata[144]~output_o ;

assign pmem_wdata[145] = \pmem_wdata[145]~output_o ;

assign pmem_wdata[146] = \pmem_wdata[146]~output_o ;

assign pmem_wdata[147] = \pmem_wdata[147]~output_o ;

assign pmem_wdata[148] = \pmem_wdata[148]~output_o ;

assign pmem_wdata[149] = \pmem_wdata[149]~output_o ;

assign pmem_wdata[150] = \pmem_wdata[150]~output_o ;

assign pmem_wdata[151] = \pmem_wdata[151]~output_o ;

assign pmem_wdata[152] = \pmem_wdata[152]~output_o ;

assign pmem_wdata[153] = \pmem_wdata[153]~output_o ;

assign pmem_wdata[154] = \pmem_wdata[154]~output_o ;

assign pmem_wdata[155] = \pmem_wdata[155]~output_o ;

assign pmem_wdata[156] = \pmem_wdata[156]~output_o ;

assign pmem_wdata[157] = \pmem_wdata[157]~output_o ;

assign pmem_wdata[158] = \pmem_wdata[158]~output_o ;

assign pmem_wdata[159] = \pmem_wdata[159]~output_o ;

assign pmem_wdata[160] = \pmem_wdata[160]~output_o ;

assign pmem_wdata[161] = \pmem_wdata[161]~output_o ;

assign pmem_wdata[162] = \pmem_wdata[162]~output_o ;

assign pmem_wdata[163] = \pmem_wdata[163]~output_o ;

assign pmem_wdata[164] = \pmem_wdata[164]~output_o ;

assign pmem_wdata[165] = \pmem_wdata[165]~output_o ;

assign pmem_wdata[166] = \pmem_wdata[166]~output_o ;

assign pmem_wdata[167] = \pmem_wdata[167]~output_o ;

assign pmem_wdata[168] = \pmem_wdata[168]~output_o ;

assign pmem_wdata[169] = \pmem_wdata[169]~output_o ;

assign pmem_wdata[170] = \pmem_wdata[170]~output_o ;

assign pmem_wdata[171] = \pmem_wdata[171]~output_o ;

assign pmem_wdata[172] = \pmem_wdata[172]~output_o ;

assign pmem_wdata[173] = \pmem_wdata[173]~output_o ;

assign pmem_wdata[174] = \pmem_wdata[174]~output_o ;

assign pmem_wdata[175] = \pmem_wdata[175]~output_o ;

assign pmem_wdata[176] = \pmem_wdata[176]~output_o ;

assign pmem_wdata[177] = \pmem_wdata[177]~output_o ;

assign pmem_wdata[178] = \pmem_wdata[178]~output_o ;

assign pmem_wdata[179] = \pmem_wdata[179]~output_o ;

assign pmem_wdata[180] = \pmem_wdata[180]~output_o ;

assign pmem_wdata[181] = \pmem_wdata[181]~output_o ;

assign pmem_wdata[182] = \pmem_wdata[182]~output_o ;

assign pmem_wdata[183] = \pmem_wdata[183]~output_o ;

assign pmem_wdata[184] = \pmem_wdata[184]~output_o ;

assign pmem_wdata[185] = \pmem_wdata[185]~output_o ;

assign pmem_wdata[186] = \pmem_wdata[186]~output_o ;

assign pmem_wdata[187] = \pmem_wdata[187]~output_o ;

assign pmem_wdata[188] = \pmem_wdata[188]~output_o ;

assign pmem_wdata[189] = \pmem_wdata[189]~output_o ;

assign pmem_wdata[190] = \pmem_wdata[190]~output_o ;

assign pmem_wdata[191] = \pmem_wdata[191]~output_o ;

assign pmem_wdata[192] = \pmem_wdata[192]~output_o ;

assign pmem_wdata[193] = \pmem_wdata[193]~output_o ;

assign pmem_wdata[194] = \pmem_wdata[194]~output_o ;

assign pmem_wdata[195] = \pmem_wdata[195]~output_o ;

assign pmem_wdata[196] = \pmem_wdata[196]~output_o ;

assign pmem_wdata[197] = \pmem_wdata[197]~output_o ;

assign pmem_wdata[198] = \pmem_wdata[198]~output_o ;

assign pmem_wdata[199] = \pmem_wdata[199]~output_o ;

assign pmem_wdata[200] = \pmem_wdata[200]~output_o ;

assign pmem_wdata[201] = \pmem_wdata[201]~output_o ;

assign pmem_wdata[202] = \pmem_wdata[202]~output_o ;

assign pmem_wdata[203] = \pmem_wdata[203]~output_o ;

assign pmem_wdata[204] = \pmem_wdata[204]~output_o ;

assign pmem_wdata[205] = \pmem_wdata[205]~output_o ;

assign pmem_wdata[206] = \pmem_wdata[206]~output_o ;

assign pmem_wdata[207] = \pmem_wdata[207]~output_o ;

assign pmem_wdata[208] = \pmem_wdata[208]~output_o ;

assign pmem_wdata[209] = \pmem_wdata[209]~output_o ;

assign pmem_wdata[210] = \pmem_wdata[210]~output_o ;

assign pmem_wdata[211] = \pmem_wdata[211]~output_o ;

assign pmem_wdata[212] = \pmem_wdata[212]~output_o ;

assign pmem_wdata[213] = \pmem_wdata[213]~output_o ;

assign pmem_wdata[214] = \pmem_wdata[214]~output_o ;

assign pmem_wdata[215] = \pmem_wdata[215]~output_o ;

assign pmem_wdata[216] = \pmem_wdata[216]~output_o ;

assign pmem_wdata[217] = \pmem_wdata[217]~output_o ;

assign pmem_wdata[218] = \pmem_wdata[218]~output_o ;

assign pmem_wdata[219] = \pmem_wdata[219]~output_o ;

assign pmem_wdata[220] = \pmem_wdata[220]~output_o ;

assign pmem_wdata[221] = \pmem_wdata[221]~output_o ;

assign pmem_wdata[222] = \pmem_wdata[222]~output_o ;

assign pmem_wdata[223] = \pmem_wdata[223]~output_o ;

assign pmem_wdata[224] = \pmem_wdata[224]~output_o ;

assign pmem_wdata[225] = \pmem_wdata[225]~output_o ;

assign pmem_wdata[226] = \pmem_wdata[226]~output_o ;

assign pmem_wdata[227] = \pmem_wdata[227]~output_o ;

assign pmem_wdata[228] = \pmem_wdata[228]~output_o ;

assign pmem_wdata[229] = \pmem_wdata[229]~output_o ;

assign pmem_wdata[230] = \pmem_wdata[230]~output_o ;

assign pmem_wdata[231] = \pmem_wdata[231]~output_o ;

assign pmem_wdata[232] = \pmem_wdata[232]~output_o ;

assign pmem_wdata[233] = \pmem_wdata[233]~output_o ;

assign pmem_wdata[234] = \pmem_wdata[234]~output_o ;

assign pmem_wdata[235] = \pmem_wdata[235]~output_o ;

assign pmem_wdata[236] = \pmem_wdata[236]~output_o ;

assign pmem_wdata[237] = \pmem_wdata[237]~output_o ;

assign pmem_wdata[238] = \pmem_wdata[238]~output_o ;

assign pmem_wdata[239] = \pmem_wdata[239]~output_o ;

assign pmem_wdata[240] = \pmem_wdata[240]~output_o ;

assign pmem_wdata[241] = \pmem_wdata[241]~output_o ;

assign pmem_wdata[242] = \pmem_wdata[242]~output_o ;

assign pmem_wdata[243] = \pmem_wdata[243]~output_o ;

assign pmem_wdata[244] = \pmem_wdata[244]~output_o ;

assign pmem_wdata[245] = \pmem_wdata[245]~output_o ;

assign pmem_wdata[246] = \pmem_wdata[246]~output_o ;

assign pmem_wdata[247] = \pmem_wdata[247]~output_o ;

assign pmem_wdata[248] = \pmem_wdata[248]~output_o ;

assign pmem_wdata[249] = \pmem_wdata[249]~output_o ;

assign pmem_wdata[250] = \pmem_wdata[250]~output_o ;

assign pmem_wdata[251] = \pmem_wdata[251]~output_o ;

assign pmem_wdata[252] = \pmem_wdata[252]~output_o ;

assign pmem_wdata[253] = \pmem_wdata[253]~output_o ;

assign pmem_wdata[254] = \pmem_wdata[254]~output_o ;

assign pmem_wdata[255] = \pmem_wdata[255]~output_o ;

endmodule
