#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* cts */
#define cts__0__MASK 0x04u
#define cts__0__PC CYREG_PRT2_PC2
#define cts__0__PORT 2u
#define cts__0__SHIFT 2
#define cts__AG CYREG_PRT2_AG
#define cts__AMUX CYREG_PRT2_AMUX
#define cts__BIE CYREG_PRT2_BIE
#define cts__BIT_MASK CYREG_PRT2_BIT_MASK
#define cts__BYP CYREG_PRT2_BYP
#define cts__CTL CYREG_PRT2_CTL
#define cts__DM0 CYREG_PRT2_DM0
#define cts__DM1 CYREG_PRT2_DM1
#define cts__DM2 CYREG_PRT2_DM2
#define cts__DR CYREG_PRT2_DR
#define cts__INP_DIS CYREG_PRT2_INP_DIS
#define cts__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define cts__LCD_EN CYREG_PRT2_LCD_EN
#define cts__MASK 0x04u
#define cts__PORT 2u
#define cts__PRT CYREG_PRT2_PRT
#define cts__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define cts__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define cts__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define cts__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define cts__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define cts__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define cts__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define cts__PS CYREG_PRT2_PS
#define cts__SHIFT 2
#define cts__SLW CYREG_PRT2_SLW

/* rts */
#define rts__0__MASK 0x80u
#define rts__0__PC CYREG_PRT2_PC7
#define rts__0__PORT 2u
#define rts__0__SHIFT 7
#define rts__AG CYREG_PRT2_AG
#define rts__AMUX CYREG_PRT2_AMUX
#define rts__BIE CYREG_PRT2_BIE
#define rts__BIT_MASK CYREG_PRT2_BIT_MASK
#define rts__BYP CYREG_PRT2_BYP
#define rts__CTL CYREG_PRT2_CTL
#define rts__DM0 CYREG_PRT2_DM0
#define rts__DM1 CYREG_PRT2_DM1
#define rts__DM2 CYREG_PRT2_DM2
#define rts__DR CYREG_PRT2_DR
#define rts__INP_DIS CYREG_PRT2_INP_DIS
#define rts__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define rts__LCD_EN CYREG_PRT2_LCD_EN
#define rts__MASK 0x80u
#define rts__PORT 2u
#define rts__PRT CYREG_PRT2_PRT
#define rts__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define rts__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define rts__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define rts__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define rts__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define rts__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define rts__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define rts__PS CYREG_PRT2_PS
#define rts__SHIFT 7
#define rts__SLW CYREG_PRT2_SLW

/* LED1 */
#define LED1__0__MASK 0x80u
#define LED1__0__PC CYREG_PRT4_PC7
#define LED1__0__PORT 4u
#define LED1__0__SHIFT 7
#define LED1__AG CYREG_PRT4_AG
#define LED1__AMUX CYREG_PRT4_AMUX
#define LED1__BIE CYREG_PRT4_BIE
#define LED1__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED1__BYP CYREG_PRT4_BYP
#define LED1__CTL CYREG_PRT4_CTL
#define LED1__DM0 CYREG_PRT4_DM0
#define LED1__DM1 CYREG_PRT4_DM1
#define LED1__DM2 CYREG_PRT4_DM2
#define LED1__DR CYREG_PRT4_DR
#define LED1__INP_DIS CYREG_PRT4_INP_DIS
#define LED1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT4_LCD_EN
#define LED1__MASK 0x80u
#define LED1__PORT 4u
#define LED1__PRT CYREG_PRT4_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED1__PS CYREG_PRT4_PS
#define LED1__SHIFT 7
#define LED1__SLW CYREG_PRT4_SLW

/* LED2 */
#define LED2__0__MASK 0x40u
#define LED2__0__PC CYREG_PRT4_PC6
#define LED2__0__PORT 4u
#define LED2__0__SHIFT 6
#define LED2__AG CYREG_PRT4_AG
#define LED2__AMUX CYREG_PRT4_AMUX
#define LED2__BIE CYREG_PRT4_BIE
#define LED2__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED2__BYP CYREG_PRT4_BYP
#define LED2__CTL CYREG_PRT4_CTL
#define LED2__DM0 CYREG_PRT4_DM0
#define LED2__DM1 CYREG_PRT4_DM1
#define LED2__DM2 CYREG_PRT4_DM2
#define LED2__DR CYREG_PRT4_DR
#define LED2__INP_DIS CYREG_PRT4_INP_DIS
#define LED2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED2__LCD_EN CYREG_PRT4_LCD_EN
#define LED2__MASK 0x40u
#define LED2__PORT 4u
#define LED2__PRT CYREG_PRT4_PRT
#define LED2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED2__PS CYREG_PRT4_PS
#define LED2__SHIFT 6
#define LED2__SLW CYREG_PRT4_SLW

/* LED3 */
#define LED3__0__MASK 0x20u
#define LED3__0__PC CYREG_PRT4_PC5
#define LED3__0__PORT 4u
#define LED3__0__SHIFT 5
#define LED3__AG CYREG_PRT4_AG
#define LED3__AMUX CYREG_PRT4_AMUX
#define LED3__BIE CYREG_PRT4_BIE
#define LED3__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED3__BYP CYREG_PRT4_BYP
#define LED3__CTL CYREG_PRT4_CTL
#define LED3__DM0 CYREG_PRT4_DM0
#define LED3__DM1 CYREG_PRT4_DM1
#define LED3__DM2 CYREG_PRT4_DM2
#define LED3__DR CYREG_PRT4_DR
#define LED3__INP_DIS CYREG_PRT4_INP_DIS
#define LED3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED3__LCD_EN CYREG_PRT4_LCD_EN
#define LED3__MASK 0x20u
#define LED3__PORT 4u
#define LED3__PRT CYREG_PRT4_PRT
#define LED3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED3__PS CYREG_PRT4_PS
#define LED3__SHIFT 5
#define LED3__SLW CYREG_PRT4_SLW

/* LED4 */
#define LED4__0__MASK 0x10u
#define LED4__0__PC CYREG_PRT4_PC4
#define LED4__0__PORT 4u
#define LED4__0__SHIFT 4
#define LED4__AG CYREG_PRT4_AG
#define LED4__AMUX CYREG_PRT4_AMUX
#define LED4__BIE CYREG_PRT4_BIE
#define LED4__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED4__BYP CYREG_PRT4_BYP
#define LED4__CTL CYREG_PRT4_CTL
#define LED4__DM0 CYREG_PRT4_DM0
#define LED4__DM1 CYREG_PRT4_DM1
#define LED4__DM2 CYREG_PRT4_DM2
#define LED4__DR CYREG_PRT4_DR
#define LED4__INP_DIS CYREG_PRT4_INP_DIS
#define LED4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT4_LCD_EN
#define LED4__MASK 0x10u
#define LED4__PORT 4u
#define LED4__PRT CYREG_PRT4_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED4__PS CYREG_PRT4_PS
#define LED4__SHIFT 4
#define LED4__SLW CYREG_PRT4_SLW

/* Rx_1 */
#define Rx_1__0__MASK 0x08u
#define Rx_1__0__PC CYREG_PRT2_PC3
#define Rx_1__0__PORT 2u
#define Rx_1__0__SHIFT 3
#define Rx_1__AG CYREG_PRT2_AG
#define Rx_1__AMUX CYREG_PRT2_AMUX
#define Rx_1__BIE CYREG_PRT2_BIE
#define Rx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Rx_1__BYP CYREG_PRT2_BYP
#define Rx_1__CTL CYREG_PRT2_CTL
#define Rx_1__DM0 CYREG_PRT2_DM0
#define Rx_1__DM1 CYREG_PRT2_DM1
#define Rx_1__DM2 CYREG_PRT2_DM2
#define Rx_1__DR CYREG_PRT2_DR
#define Rx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Rx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Rx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Rx_1__MASK 0x08u
#define Rx_1__PORT 2u
#define Rx_1__PRT CYREG_PRT2_PRT
#define Rx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Rx_1__PS CYREG_PRT2_PS
#define Rx_1__SHIFT 3
#define Rx_1__SLW CYREG_PRT2_SLW

/* Tx_1 */
#define Tx_1__0__MASK 0x20u
#define Tx_1__0__PC CYREG_PRT2_PC5
#define Tx_1__0__PORT 2u
#define Tx_1__0__SHIFT 5
#define Tx_1__AG CYREG_PRT2_AG
#define Tx_1__AMUX CYREG_PRT2_AMUX
#define Tx_1__BIE CYREG_PRT2_BIE
#define Tx_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Tx_1__BYP CYREG_PRT2_BYP
#define Tx_1__CTL CYREG_PRT2_CTL
#define Tx_1__DM0 CYREG_PRT2_DM0
#define Tx_1__DM1 CYREG_PRT2_DM1
#define Tx_1__DM2 CYREG_PRT2_DM2
#define Tx_1__DR CYREG_PRT2_DR
#define Tx_1__INP_DIS CYREG_PRT2_INP_DIS
#define Tx_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Tx_1__LCD_EN CYREG_PRT2_LCD_EN
#define Tx_1__MASK 0x20u
#define Tx_1__PORT 2u
#define Tx_1__PRT CYREG_PRT2_PRT
#define Tx_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Tx_1__PS CYREG_PRT2_PS
#define Tx_1__SHIFT 5
#define Tx_1__SLW CYREG_PRT2_SLW

/* I2C_1_I2C_FF */
#define I2C_1_I2C_FF__ADR CYREG_I2C_ADR
#define I2C_1_I2C_FF__CFG CYREG_I2C_CFG
#define I2C_1_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2C_1_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2C_1_I2C_FF__CSR CYREG_I2C_CSR
#define I2C_1_I2C_FF__D CYREG_I2C_D
#define I2C_1_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2C_1_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2C_1_I2C_FF__PM_ACT_MSK 0x04u
#define I2C_1_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2C_1_I2C_FF__PM_STBY_MSK 0x04u
#define I2C_1_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2C_1_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2C_1_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2C_1_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2C_1_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
#define I2C_1_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2C_1_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2C_1_I2C_IRQ__INTC_MASK 0x8000u
#define I2C_1_I2C_IRQ__INTC_NUMBER 15u
#define I2C_1_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2C_1_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2C_1_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2C_1_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* PWM_1_PWMUDB */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define PWM_1_PWMUDB_genblk8_stsreg__5__POS 5
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x2Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB08_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB08_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB08_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB08_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB08_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB08_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB08_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB08_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL

/* SCL_1 */
#define SCL_1__0__MASK 0x40u
#define SCL_1__0__PC CYREG_PRT1_PC6
#define SCL_1__0__PORT 1u
#define SCL_1__0__SHIFT 6
#define SCL_1__AG CYREG_PRT1_AG
#define SCL_1__AMUX CYREG_PRT1_AMUX
#define SCL_1__BIE CYREG_PRT1_BIE
#define SCL_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define SCL_1__BYP CYREG_PRT1_BYP
#define SCL_1__CTL CYREG_PRT1_CTL
#define SCL_1__DM0 CYREG_PRT1_DM0
#define SCL_1__DM1 CYREG_PRT1_DM1
#define SCL_1__DM2 CYREG_PRT1_DM2
#define SCL_1__DR CYREG_PRT1_DR
#define SCL_1__INP_DIS CYREG_PRT1_INP_DIS
#define SCL_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT1_LCD_EN
#define SCL_1__MASK 0x40u
#define SCL_1__PORT 1u
#define SCL_1__PRT CYREG_PRT1_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define SCL_1__PS CYREG_PRT1_PS
#define SCL_1__SHIFT 6
#define SCL_1__SLW CYREG_PRT1_SLW

/* SDA_1 */
#define SDA_1__0__MASK 0x40u
#define SDA_1__0__PC CYREG_PRT12_PC6
#define SDA_1__0__PORT 12u
#define SDA_1__0__SHIFT 6
#define SDA_1__AG CYREG_PRT12_AG
#define SDA_1__BIE CYREG_PRT12_BIE
#define SDA_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define SDA_1__BYP CYREG_PRT12_BYP
#define SDA_1__DM0 CYREG_PRT12_DM0
#define SDA_1__DM1 CYREG_PRT12_DM1
#define SDA_1__DM2 CYREG_PRT12_DM2
#define SDA_1__DR CYREG_PRT12_DR
#define SDA_1__INP_DIS CYREG_PRT12_INP_DIS
#define SDA_1__MASK 0x40u
#define SDA_1__PORT 12u
#define SDA_1__PRT CYREG_PRT12_PRT
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define SDA_1__PS CYREG_PRT12_PS
#define SDA_1__SHIFT 6
#define SDA_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define SDA_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define SDA_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define SDA_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define SDA_1__SLW CYREG_PRT12_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_2 */
#define isr_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_2__INTC_MASK 0x02u
#define isr_2__INTC_NUMBER 1u
#define isr_2__INTC_PRIOR_NUM 7u
#define isr_2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define isr_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* BUZZER */
#define BUZZER__0__MASK 0x08u
#define BUZZER__0__PC CYREG_PRT12_PC3
#define BUZZER__0__PORT 12u
#define BUZZER__0__SHIFT 3
#define BUZZER__AG CYREG_PRT12_AG
#define BUZZER__BIE CYREG_PRT12_BIE
#define BUZZER__BIT_MASK CYREG_PRT12_BIT_MASK
#define BUZZER__BYP CYREG_PRT12_BYP
#define BUZZER__DM0 CYREG_PRT12_DM0
#define BUZZER__DM1 CYREG_PRT12_DM1
#define BUZZER__DM2 CYREG_PRT12_DM2
#define BUZZER__DR CYREG_PRT12_DR
#define BUZZER__INP_DIS CYREG_PRT12_INP_DIS
#define BUZZER__MASK 0x08u
#define BUZZER__PORT 12u
#define BUZZER__PRT CYREG_PRT12_PRT
#define BUZZER__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define BUZZER__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define BUZZER__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define BUZZER__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define BUZZER__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define BUZZER__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define BUZZER__PS CYREG_PRT12_PS
#define BUZZER__SHIFT 3
#define BUZZER__SIO_CFG CYREG_PRT12_SIO_CFG
#define BUZZER__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define BUZZER__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define BUZZER__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define BUZZER__SLW CYREG_PRT12_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB13_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB13_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB13_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB13_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB13_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB10_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB10_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB10_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB10_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB10_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB10_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB11_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB11_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB11_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB11_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB11_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB11_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB11_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x01u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x02u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x02u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x03u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x08u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x08u

/* Clock_4 */
#define Clock_4__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_4__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_4__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_4__CFG2_SRC_SEL_MASK 0x07u
#define Clock_4__INDEX 0x00u
#define Clock_4__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_4__PM_ACT_MSK 0x01u
#define Clock_4__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_4__PM_STBY_MSK 0x01u

/* LeftRear */
#define LeftRear__0__MASK 0x10u
#define LeftRear__0__PC CYREG_IO_PC_PRT15_PC4
#define LeftRear__0__PORT 15u
#define LeftRear__0__SHIFT 4
#define LeftRear__AG CYREG_PRT15_AG
#define LeftRear__AMUX CYREG_PRT15_AMUX
#define LeftRear__BIE CYREG_PRT15_BIE
#define LeftRear__BIT_MASK CYREG_PRT15_BIT_MASK
#define LeftRear__BYP CYREG_PRT15_BYP
#define LeftRear__CTL CYREG_PRT15_CTL
#define LeftRear__DM0 CYREG_PRT15_DM0
#define LeftRear__DM1 CYREG_PRT15_DM1
#define LeftRear__DM2 CYREG_PRT15_DM2
#define LeftRear__DR CYREG_PRT15_DR
#define LeftRear__INP_DIS CYREG_PRT15_INP_DIS
#define LeftRear__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LeftRear__LCD_EN CYREG_PRT15_LCD_EN
#define LeftRear__MASK 0x10u
#define LeftRear__PORT 15u
#define LeftRear__PRT CYREG_PRT15_PRT
#define LeftRear__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LeftRear__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LeftRear__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LeftRear__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LeftRear__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LeftRear__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LeftRear__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LeftRear__PS CYREG_PRT15_PS
#define LeftRear__SHIFT 4
#define LeftRear__SLW CYREG_PRT15_SLW

/* LeftRear_Rev */
#define LeftRear_Rev__0__MASK 0x80u
#define LeftRear_Rev__0__PC CYREG_PRT6_PC7
#define LeftRear_Rev__0__PORT 6u
#define LeftRear_Rev__0__SHIFT 7
#define LeftRear_Rev__AG CYREG_PRT6_AG
#define LeftRear_Rev__AMUX CYREG_PRT6_AMUX
#define LeftRear_Rev__BIE CYREG_PRT6_BIE
#define LeftRear_Rev__BIT_MASK CYREG_PRT6_BIT_MASK
#define LeftRear_Rev__BYP CYREG_PRT6_BYP
#define LeftRear_Rev__CTL CYREG_PRT6_CTL
#define LeftRear_Rev__DM0 CYREG_PRT6_DM0
#define LeftRear_Rev__DM1 CYREG_PRT6_DM1
#define LeftRear_Rev__DM2 CYREG_PRT6_DM2
#define LeftRear_Rev__DR CYREG_PRT6_DR
#define LeftRear_Rev__INP_DIS CYREG_PRT6_INP_DIS
#define LeftRear_Rev__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define LeftRear_Rev__LCD_EN CYREG_PRT6_LCD_EN
#define LeftRear_Rev__MASK 0x80u
#define LeftRear_Rev__PORT 6u
#define LeftRear_Rev__PRT CYREG_PRT6_PRT
#define LeftRear_Rev__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define LeftRear_Rev__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define LeftRear_Rev__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define LeftRear_Rev__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define LeftRear_Rev__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define LeftRear_Rev__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define LeftRear_Rev__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define LeftRear_Rev__PS CYREG_PRT6_PS
#define LeftRear_Rev__SHIFT 7
#define LeftRear_Rev__SLW CYREG_PRT6_SLW

/* LeftFront */
#define LeftFront__0__MASK 0x20u
#define LeftFront__0__PC CYREG_IO_PC_PRT15_PC5
#define LeftFront__0__PORT 15u
#define LeftFront__0__SHIFT 5
#define LeftFront__AG CYREG_PRT15_AG
#define LeftFront__AMUX CYREG_PRT15_AMUX
#define LeftFront__BIE CYREG_PRT15_BIE
#define LeftFront__BIT_MASK CYREG_PRT15_BIT_MASK
#define LeftFront__BYP CYREG_PRT15_BYP
#define LeftFront__CTL CYREG_PRT15_CTL
#define LeftFront__DM0 CYREG_PRT15_DM0
#define LeftFront__DM1 CYREG_PRT15_DM1
#define LeftFront__DM2 CYREG_PRT15_DM2
#define LeftFront__DR CYREG_PRT15_DR
#define LeftFront__INP_DIS CYREG_PRT15_INP_DIS
#define LeftFront__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LeftFront__LCD_EN CYREG_PRT15_LCD_EN
#define LeftFront__MASK 0x20u
#define LeftFront__PORT 15u
#define LeftFront__PRT CYREG_PRT15_PRT
#define LeftFront__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LeftFront__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LeftFront__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LeftFront__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LeftFront__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LeftFront__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LeftFront__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LeftFront__PS CYREG_PRT15_PS
#define LeftFront__SHIFT 5
#define LeftFront__SLW CYREG_PRT15_SLW

/* LeftFront_Rev */
#define LeftFront_Rev__0__MASK 0x40u
#define LeftFront_Rev__0__PC CYREG_PRT3_PC6
#define LeftFront_Rev__0__PORT 3u
#define LeftFront_Rev__0__SHIFT 6
#define LeftFront_Rev__AG CYREG_PRT3_AG
#define LeftFront_Rev__AMUX CYREG_PRT3_AMUX
#define LeftFront_Rev__BIE CYREG_PRT3_BIE
#define LeftFront_Rev__BIT_MASK CYREG_PRT3_BIT_MASK
#define LeftFront_Rev__BYP CYREG_PRT3_BYP
#define LeftFront_Rev__CTL CYREG_PRT3_CTL
#define LeftFront_Rev__DM0 CYREG_PRT3_DM0
#define LeftFront_Rev__DM1 CYREG_PRT3_DM1
#define LeftFront_Rev__DM2 CYREG_PRT3_DM2
#define LeftFront_Rev__DR CYREG_PRT3_DR
#define LeftFront_Rev__INP_DIS CYREG_PRT3_INP_DIS
#define LeftFront_Rev__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LeftFront_Rev__LCD_EN CYREG_PRT3_LCD_EN
#define LeftFront_Rev__MASK 0x40u
#define LeftFront_Rev__PORT 3u
#define LeftFront_Rev__PRT CYREG_PRT3_PRT
#define LeftFront_Rev__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LeftFront_Rev__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LeftFront_Rev__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LeftFront_Rev__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LeftFront_Rev__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LeftFront_Rev__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LeftFront_Rev__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LeftFront_Rev__PS CYREG_PRT3_PS
#define LeftFront_Rev__SHIFT 6
#define LeftFront_Rev__SLW CYREG_PRT3_SLW

/* RightRear */
#define RightRear__0__MASK 0x01u
#define RightRear__0__PC CYREG_PRT6_PC0
#define RightRear__0__PORT 6u
#define RightRear__0__SHIFT 0
#define RightRear__AG CYREG_PRT6_AG
#define RightRear__AMUX CYREG_PRT6_AMUX
#define RightRear__BIE CYREG_PRT6_BIE
#define RightRear__BIT_MASK CYREG_PRT6_BIT_MASK
#define RightRear__BYP CYREG_PRT6_BYP
#define RightRear__CTL CYREG_PRT6_CTL
#define RightRear__DM0 CYREG_PRT6_DM0
#define RightRear__DM1 CYREG_PRT6_DM1
#define RightRear__DM2 CYREG_PRT6_DM2
#define RightRear__DR CYREG_PRT6_DR
#define RightRear__INP_DIS CYREG_PRT6_INP_DIS
#define RightRear__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RightRear__LCD_EN CYREG_PRT6_LCD_EN
#define RightRear__MASK 0x01u
#define RightRear__PORT 6u
#define RightRear__PRT CYREG_PRT6_PRT
#define RightRear__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RightRear__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RightRear__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RightRear__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RightRear__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RightRear__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RightRear__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RightRear__PS CYREG_PRT6_PS
#define RightRear__SHIFT 0
#define RightRear__SLW CYREG_PRT6_SLW

/* RightRear_Rev */
#define RightRear_Rev__0__MASK 0x08u
#define RightRear_Rev__0__PC CYREG_PRT5_PC3
#define RightRear_Rev__0__PORT 5u
#define RightRear_Rev__0__SHIFT 3
#define RightRear_Rev__AG CYREG_PRT5_AG
#define RightRear_Rev__AMUX CYREG_PRT5_AMUX
#define RightRear_Rev__BIE CYREG_PRT5_BIE
#define RightRear_Rev__BIT_MASK CYREG_PRT5_BIT_MASK
#define RightRear_Rev__BYP CYREG_PRT5_BYP
#define RightRear_Rev__CTL CYREG_PRT5_CTL
#define RightRear_Rev__DM0 CYREG_PRT5_DM0
#define RightRear_Rev__DM1 CYREG_PRT5_DM1
#define RightRear_Rev__DM2 CYREG_PRT5_DM2
#define RightRear_Rev__DR CYREG_PRT5_DR
#define RightRear_Rev__INP_DIS CYREG_PRT5_INP_DIS
#define RightRear_Rev__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RightRear_Rev__LCD_EN CYREG_PRT5_LCD_EN
#define RightRear_Rev__MASK 0x08u
#define RightRear_Rev__PORT 5u
#define RightRear_Rev__PRT CYREG_PRT5_PRT
#define RightRear_Rev__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RightRear_Rev__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RightRear_Rev__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RightRear_Rev__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RightRear_Rev__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RightRear_Rev__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RightRear_Rev__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RightRear_Rev__PS CYREG_PRT5_PS
#define RightRear_Rev__SHIFT 3
#define RightRear_Rev__SLW CYREG_PRT5_SLW

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT0_PC0
#define LCD_Char_1_LCDPort__0__PORT 0u
#define LCD_Char_1_LCDPort__0__SHIFT 0
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT0_PC1
#define LCD_Char_1_LCDPort__1__PORT 0u
#define LCD_Char_1_LCDPort__1__SHIFT 1
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT0_PC2
#define LCD_Char_1_LCDPort__2__PORT 0u
#define LCD_Char_1_LCDPort__2__SHIFT 2
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT0_PC3
#define LCD_Char_1_LCDPort__3__PORT 0u
#define LCD_Char_1_LCDPort__3__SHIFT 3
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT0_PC4
#define LCD_Char_1_LCDPort__4__PORT 0u
#define LCD_Char_1_LCDPort__4__SHIFT 4
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT0_PC5
#define LCD_Char_1_LCDPort__5__PORT 0u
#define LCD_Char_1_LCDPort__5__SHIFT 5
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT0_PC6
#define LCD_Char_1_LCDPort__6__PORT 0u
#define LCD_Char_1_LCDPort__6__SHIFT 6
#define LCD_Char_1_LCDPort__AG CYREG_PRT0_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT0_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT0_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT0_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT0_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT0_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT0_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT0_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT0_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT0_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT0_INP_DIS
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT0_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 0u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT0_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT0_PS
#define LCD_Char_1_LCDPort__SHIFT 0
#define LCD_Char_1_LCDPort__SLW CYREG_PRT0_SLW

/* RightFront */
#define RightFront__0__MASK 0x04u
#define RightFront__0__PC CYREG_PRT6_PC2
#define RightFront__0__PORT 6u
#define RightFront__0__SHIFT 2
#define RightFront__AG CYREG_PRT6_AG
#define RightFront__AMUX CYREG_PRT6_AMUX
#define RightFront__BIE CYREG_PRT6_BIE
#define RightFront__BIT_MASK CYREG_PRT6_BIT_MASK
#define RightFront__BYP CYREG_PRT6_BYP
#define RightFront__CTL CYREG_PRT6_CTL
#define RightFront__DM0 CYREG_PRT6_DM0
#define RightFront__DM1 CYREG_PRT6_DM1
#define RightFront__DM2 CYREG_PRT6_DM2
#define RightFront__DR CYREG_PRT6_DR
#define RightFront__INP_DIS CYREG_PRT6_INP_DIS
#define RightFront__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define RightFront__LCD_EN CYREG_PRT6_LCD_EN
#define RightFront__MASK 0x04u
#define RightFront__PORT 6u
#define RightFront__PRT CYREG_PRT6_PRT
#define RightFront__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define RightFront__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define RightFront__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define RightFront__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define RightFront__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define RightFront__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define RightFront__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define RightFront__PS CYREG_PRT6_PS
#define RightFront__SHIFT 2
#define RightFront__SLW CYREG_PRT6_SLW

/* RightFront_Rev */
#define RightFront_Rev__0__MASK 0x02u
#define RightFront_Rev__0__PC CYREG_PRT5_PC1
#define RightFront_Rev__0__PORT 5u
#define RightFront_Rev__0__SHIFT 1
#define RightFront_Rev__AG CYREG_PRT5_AG
#define RightFront_Rev__AMUX CYREG_PRT5_AMUX
#define RightFront_Rev__BIE CYREG_PRT5_BIE
#define RightFront_Rev__BIT_MASK CYREG_PRT5_BIT_MASK
#define RightFront_Rev__BYP CYREG_PRT5_BYP
#define RightFront_Rev__CTL CYREG_PRT5_CTL
#define RightFront_Rev__DM0 CYREG_PRT5_DM0
#define RightFront_Rev__DM1 CYREG_PRT5_DM1
#define RightFront_Rev__DM2 CYREG_PRT5_DM2
#define RightFront_Rev__DR CYREG_PRT5_DR
#define RightFront_Rev__INP_DIS CYREG_PRT5_INP_DIS
#define RightFront_Rev__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define RightFront_Rev__LCD_EN CYREG_PRT5_LCD_EN
#define RightFront_Rev__MASK 0x02u
#define RightFront_Rev__PORT 5u
#define RightFront_Rev__PRT CYREG_PRT5_PRT
#define RightFront_Rev__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define RightFront_Rev__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define RightFront_Rev__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define RightFront_Rev__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define RightFront_Rev__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define RightFront_Rev__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define RightFront_Rev__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define RightFront_Rev__PS CYREG_PRT5_PS
#define RightFront_Rev__SHIFT 1
#define RightFront_Rev__SLW CYREG_PRT5_SLW

/* MotorPwmLeft_PWMUDB */
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__7__POS 7
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB15_CTL
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB15_CTL
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPwmLeft_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB15_MSK
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__0__POS 0
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__1__POS 1
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__2__POS 2
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__3__POS 3
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__5__POS 5
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define MotorPwmLeft_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB15_A0
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB15_A1
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB15_D0
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB15_D1
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB15_F0
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB15_F1
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define MotorPwmLeft_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* MotorPwmRight_PWMUDB */
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__7__POS 7
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB14_CTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB14_CTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define MotorPwmRight_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB14_MSK
#define MotorPwmRight_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define MotorPwmRight_PWMUDB_genblk8_stsreg__0__POS 0
#define MotorPwmRight_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define MotorPwmRight_PWMUDB_genblk8_stsreg__1__POS 1
#define MotorPwmRight_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define MotorPwmRight_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define MotorPwmRight_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define MotorPwmRight_PWMUDB_genblk8_stsreg__2__POS 2
#define MotorPwmRight_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define MotorPwmRight_PWMUDB_genblk8_stsreg__3__POS 3
#define MotorPwmRight_PWMUDB_genblk8_stsreg__5__MASK 0x20u
#define MotorPwmRight_PWMUDB_genblk8_stsreg__5__POS 5
#define MotorPwmRight_PWMUDB_genblk8_stsreg__MASK 0x2Fu
#define MotorPwmRight_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB14_MSK
#define MotorPwmRight_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define MotorPwmRight_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define MotorPwmRight_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB14_ST
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB14_A0
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB14_A1
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB14_D0
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB14_D1
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB14_F0
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB14_F1
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define MotorPwmRight_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 66000000U
#define BCLK__BUS_CLK__KHZ 66000U
#define BCLK__BUS_CLK__MHZ 66U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 4u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_PSOC5LP 5u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_5A 4u
#define CYDEV_CHIP_MEMBER_5B 5u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_ES0 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008003u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
