$date
	Sun May 17 01:38:10 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! b $end
$var reg 1 " clk $end
$var reg 1 # en $end
$var reg 1 $ rst $end
$var reg 8 % val [7:0] $end
$scope module tm $end
$var wire 1 " clk $end
$var wire 1 # en $end
$var wire 1 $ rst $end
$var wire 8 & val [7:0] $end
$var reg 1 ! b $end
$var reg 2 ' b_count [1:0] $end
$var reg 8 ( count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
1$
0#
1"
0!
$end
#1
b100 (
1"
b100 %
b100 &
0$
#2
b11 (
1"
1#
#3
b10 (
1"
#4
b1 (
1"
#5
b0 (
1"
#6
b1 '
1!
1"
#7
0!
1"
#8
b10 '
1!
1"
#9
0!
1"
#10
b11 '
1!
1"
#11
0!
1"
#12
b0 '
1"
1$
#13
1"
#14
1"
