Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Feb  4 20:56:40 2026
| Host         : C27-5CG3121F3M running 64-bit major release  (build 9200)
| Command      : report_methodology -file lab1_methodology_drc_routed.rpt -pb lab1_methodology_drc_routed.pb -rpx lab1_methodology_drc_routed.rpx
| Design       : lab1
| Device       : xc7a200tsbg484-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 4
+-----------+----------+---------------------------------------------------+--------+
| Rule      | Severity | Description                                       | Checks |
+-----------+----------+---------------------------------------------------+--------+
| LUTAR-1   | Warning  | LUT drives async reset alert                      | 1      |
| TIMING-20 | Warning  | Non-clocked latch                                 | 1      |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 1      |
| LATCH-1   | Advisory | Existing latches in the design                    | 1      |
+-----------+----------+---------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell video_inst/Inst_vga/vga_sig_gen/row_counter/v_blank_is_low_reg_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg cannot be properly analyzed as its control pin video_inst/Inst_vga/vga_sig_gen/v_blank_is_low_reg/G is not reached by a timing clock
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on reset_n overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/C27Justin.Bonilla/Downloads/Lab1.xdc (Line: 38)
Previous Source: c:/Users/C27Justin.Bonilla/ece383/ece383_wksp/lab1/lab1-demo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc (Line: 4)
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 1 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


