

================================================================
== Vitis HLS Report for 'convolution_1_1'
================================================================
* Date:           Wed May 14 20:37:44 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        HLSEindoefening
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  8.760 ns|     3.24 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + VITIS_LOOP_8_2  |        ?|        ?|    8 ~ 62|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1370|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    469|    -|
|Register         |        -|    -|    1357|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    1357|   1859|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_32s_31ns_63_1_1_U9  |mul_32s_31ns_63_1_1  |        0|   4|  0|  20|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   4|  0|  20|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln12_1_fu_432_p2   |         +|   0|  0|  38|          31|           1|
    |add_ln12_fu_393_p2     |         +|   0|  0|  38|          31|           2|
    |add_ln15_10_fu_564_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln15_1_fu_370_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln15_2_fu_375_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln15_3_fu_413_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln15_4_fu_462_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln15_5_fu_490_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln15_6_fu_360_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln15_7_fu_513_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln15_8_fu_541_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln15_fu_365_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln21_fu_583_p2     |         +|   0|  0|  29|          22|          22|
    |add_ln7_fu_313_p2      |         +|   0|  0|  38|          31|           1|
    |sub2_fu_265_p2         |         +|   0|  0|  39|          32|           2|
    |sub_fu_259_p2          |         +|   0|  0|  39|          32|           2|
    |sum_4_fu_503_p2        |         +|   0|  0|  13|          10|          10|
    |sum_8_fu_554_p2        |         +|   0|  0|  12|          11|          11|
    |empty_55_fu_350_p2     |         -|   0|  0|  70|          63|          63|
    |sum_10_fu_577_p2       |         -|   0|  0|  12|          11|          11|
    |sum_2_fu_476_p2        |         -|   0|  0|  14|           9|           9|
    |sum_6_fu_526_p2        |         -|   0|  0|  13|          10|          10|
    |cmp20_fu_323_p2        |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln14_1_fu_446_p2  |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln14_fu_403_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln20_fu_617_p2    |      icmp|   0|  0|  10|           2|           1|
    |icmp_ln7_fu_299_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln8_fu_384_p2     |      icmp|   0|  0|  39|          32|          32|
    |slt46_fu_339_p2        |      icmp|   0|  0|  39|          32|          32|
    |slt_fu_328_p2          |      icmp|   0|  0|  39|          32|          32|
    |or_ln14_1_fu_457_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln14_2_fu_486_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln14_3_fu_509_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln14_4_fu_537_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln14_5_fu_560_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln14_fu_408_p2      |        or|   0|  0|   2|           1|           1|
    |select_ln21_fu_627_p3  |    select|   0|  0|   8|           1|           2|
    |sum_12_fu_599_p3       |    select|   0|  0|  10|           1|           1|
    |rev47_fu_344_p2        |       xor|   0|  0|   2|           1|           2|
    |rev_fu_333_p2          |       xor|   0|  0|   2|           1|           2|
    |xor_ln14_fu_451_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|1370|        1170|        1024|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  297|         67|    1|         67|
    |ap_phi_mux_sum_1_phi_fu_199_p4  |    9|          2|    8|         16|
    |ap_phi_mux_sum_3_phi_fu_209_p4  |    9|          2|    9|         18|
    |ap_phi_mux_sum_5_phi_fu_218_p4  |    9|          2|   10|         20|
    |ap_phi_mux_sum_7_phi_fu_228_p4  |    9|          2|   10|         20|
    |ap_phi_mux_sum_9_phi_fu_238_p4  |    9|          2|   11|         22|
    |gmem_blk_n_AR                   |    9|          2|    1|          2|
    |gmem_blk_n_R                    |    9|          2|    1|          2|
    |m_axi_gmem_0_ARADDR             |   37|          7|   64|        448|
    |pos_y_fu_76                     |    9|          2|   31|         62|
    |sum_11_reg_245                  |    9|          2|   11|         22|
    |sum_1_reg_195                   |    9|          2|    8|         16|
    |sum_3_reg_206                   |    9|          2|    9|         18|
    |sum_5_reg_215                   |    9|          2|   10|         20|
    |sum_7_reg_225                   |    9|          2|   10|         20|
    |sum_9_reg_235                   |    9|          2|   11|         22|
    |x_reg_183                       |    9|          2|   31|         62|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  469|        104|  236|        857|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln12_1_reg_789        |  31|   0|   31|          0|
    |add_ln15_1_reg_736        |  64|   0|   64|          0|
    |add_ln15_2_reg_742        |  64|   0|   64|          0|
    |add_ln15_reg_730          |  64|   0|   64|          0|
    |add_ln21_reg_898          |  22|   0|   22|          0|
    |add_ln7_reg_702           |  31|   0|   31|          0|
    |ap_CS_fsm                 |  66|   0|   66|          0|
    |cmp20_reg_707             |   1|   0|    1|          0|
    |empty_55_reg_725          |  63|   0|   63|          0|
    |empty_reg_691             |  63|   0|   63|          0|
    |gmem_addr_4_read_reg_816  |   8|   0|    8|          0|
    |gmem_addr_4_reg_810       |  64|   0|   64|          0|
    |gmem_addr_5_read_reg_837  |   8|   0|    8|          0|
    |gmem_addr_5_reg_831       |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_852  |   8|   0|    8|          0|
    |gmem_addr_6_reg_846       |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_873  |   8|   0|    8|          0|
    |gmem_addr_7_reg_867       |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_888  |   8|   0|    8|          0|
    |gmem_addr_8_reg_882       |  64|   0|   64|          0|
    |gmem_addr_reg_772         |  64|   0|   64|          0|
    |icmp_ln14_reg_762         |   1|   0|    1|          0|
    |or_ln14_1_reg_806         |   1|   0|    1|          0|
    |or_ln14_2_reg_827         |   1|   0|    1|          0|
    |or_ln14_3_reg_842         |   1|   0|    1|          0|
    |or_ln14_4_reg_863         |   1|   0|    1|          0|
    |or_ln14_5_reg_878         |   1|   0|    1|          0|
    |or_ln14_reg_768           |   1|   0|    1|          0|
    |pos_y_fu_76               |  31|   0|   31|          0|
    |rev47_reg_719             |   1|   0|    1|          0|
    |rev_reg_713               |   1|   0|    1|          0|
    |sext_ln7_1_reg_683        |  63|   0|   64|          1|
    |sext_ln7_reg_677          |  63|   0|   63|          0|
    |sext_ln9_1_reg_857        |  11|   0|   11|          0|
    |sext_ln9_reg_821          |  10|   0|   10|          0|
    |sub2_reg_672              |  32|   0|   32|          0|
    |sub_reg_667               |  32|   0|   32|          0|
    |sum_11_reg_245            |  11|   0|   11|          0|
    |sum_1_reg_195             |   8|   0|    8|          0|
    |sum_3_reg_206             |   9|   0|    9|          0|
    |sum_5_reg_215             |  10|   0|   10|          0|
    |sum_7_reg_225             |  10|   0|   10|          0|
    |sum_9_reg_235             |  11|   0|   11|          0|
    |sum_reg_778               |   8|   0|    8|          0|
    |trunc_ln7_reg_697         |  22|   0|   22|          0|
    |trunc_ln8_reg_751         |  22|   0|   22|          0|
    |x_reg_183                 |  31|   0|   31|          0|
    |xor_ln14_reg_800          |   1|   0|    1|          0|
    |zext_ln14_1_reg_794       |  31|   0|   64|         33|
    |zext_ln14_reg_756         |  31|   0|   64|         33|
    |zext_ln9_reg_783          |   8|   0|    9|          1|
    +--------------------------+----+----+-----+-----------+
    |Total                     |1357|   0| 1425|         68|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  convolution.1.1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  convolution.1.1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  convolution.1.1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  convolution.1.1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  convolution.1.1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  convolution.1.1|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|   11|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|             gmem|       pointer|
|input_r                |   in|   64|     ap_none|          input_r|        scalar|
|output_r_address0      |  out|   22|   ap_memory|         output_r|         array|
|output_r_ce0           |  out|    1|   ap_memory|         output_r|         array|
|output_r_we0           |  out|    1|   ap_memory|         output_r|         array|
|output_r_d0            |  out|    8|   ap_memory|         output_r|         array|
|img_height             |   in|   32|     ap_none|       img_height|        scalar|
|img_width              |   in|   32|     ap_none|        img_width|        scalar|
+-----------------------+-----+-----+------------+-----------------+--------------+

