

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Mar 18 20:33:25 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min |   max  |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+
        |grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282  |RNI_Pipeline_VITIS_LOOP_29_2  |        6|        6|  60.000 ns|  60.000 ns|    6|       6|       no|
        |grp_inner_layer_fu_295                   |inner_layer                   |        6|   132351|  60.000 ns|   1.324 ms|    6|  132351|       no|
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312     |RNI_Pipeline_WEIGHTS_LOOP     |        2|      260|  20.000 ns|   2.600 us|    2|     260|       no|
        |grp_RNI_Pipeline_RESET_LOOP_fu_328       |RNI_Pipeline_RESET_LOOP       |        6|        6|  60.000 ns|  60.000 ns|    6|       6|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+--------+---------+

        * Loop: 
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        ?|        ?|  97 ~ 268979|          -|          -|   inf|        no|
        | + NEURONS_LOOP    |       64|     4256|      4 ~ 266|          -|          -|    16|        no|
        +-------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 11 
6 --> 7 9 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 5 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_list_0_01 = alloca i32 1"   --->   Operation 16 'alloca' 'input_list_0_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_list_1_02 = alloca i32 1"   --->   Operation 17 'alloca' 'input_list_1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_list_2_03 = alloca i32 1"   --->   Operation 18 'alloca' 'input_list_2_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_list_3_04 = alloca i32 1"   --->   Operation 19 'alloca' 'input_list_3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 20 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_list_0_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'input_list_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%input_list_1_1_loc = alloca i64 1"   --->   Operation 22 'alloca' 'input_list_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_list_2_1_loc = alloca i64 1"   --->   Operation 23 'alloca' 'input_list_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%input_list_3_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'input_list_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [B_RNI_HLS/apc/src/RNI_2.cpp:12]   --->   Operation 25 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_9, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_10" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 43 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_11" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 44 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 45 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.73>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_list_0_01_load = load i8 %input_list_0_01"   --->   Operation 46 'load' 'input_list_0_01_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%input_list_1_02_load = load i8 %input_list_1_02"   --->   Operation 47 'load' 'input_list_1_02_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_list_2_03_load = load i8 %input_list_2_03"   --->   Operation 48 'load' 'input_list_2_03_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_list_3_04_load = load i8 %input_list_3_04"   --->   Operation 49 'load' 'input_list_3_04_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 50 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%input_buffer_data = extractvalue i54 %empty" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 51 'extractvalue' 'input_buffer_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i32 %input_buffer_data" [B_RNI_HLS/apc/src/RNI_2.cpp:25]   --->   Operation 52 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (4.73ns)   --->   "%call_ln25 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_04_load, i8 %input_list_2_03_load, i8 %input_list_1_02_load, i8 %input_list_0_01_load, i8 %trunc_ln25, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:25]   --->   Operation 53 'call' 'call_ln25' <Predicate = true> <Delay = 4.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 54 [1/2] (3.23ns)   --->   "%call_ln25 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_04_load, i8 %input_list_2_03_load, i8 %input_list_1_02_load, i8 %input_list_0_01_load, i8 %trunc_ln25, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:25]   --->   Operation 54 'call' 'call_ln25' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%loop_begin = specloopbegin i32 @_ssdm_op_SpecLoopBegin"   --->   Operation 55 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 56 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%input_list_3_1_loc_load = load i8 %input_list_3_1_loc"   --->   Operation 57 'load' 'input_list_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%input_list_2_1_loc_load = load i8 %input_list_2_1_loc"   --->   Operation 58 'load' 'input_list_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%input_list_1_1_loc_load = load i8 %input_list_1_1_loc"   --->   Operation 59 'load' 'input_list_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%input_list_0_1_loc_load = load i8 %input_list_0_1_loc"   --->   Operation 60 'load' 'input_list_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln54 = br void %WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 61 'br' 'br_ln54' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.66>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%neuron_index = phi i5 %add_ln54, void %for.inc34.i, i5 0, void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 62 'phi' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.78ns)   --->   "%icmp_ln54 = icmp_eq  i5 %neuron_index, i5 16" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 63 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (1.78ns)   --->   "%add_ln54 = add i5 %neuron_index, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 64 'add' 'add_ln54' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %WEIGHTS_LOOP.i.split, void %_Z11input_layerP6ap_intILi8EE.exit" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 65 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i5 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 66 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_addr = getelementptr i6 %NEURONS_INDEX, i64 0, i64 %zext_ln54" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 67 'getelementptr' 'NEURONS_INDEX_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 68 'load' 'NEURONS_INDEX_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%empty_25 = trunc i5 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 69 'trunc' 'empty_25' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i4 %empty_25" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 70 'zext' 'neuron_index_cast_cast' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.73ns)   --->   "%add_i_i67_i = add i5 %neuron_index_cast_cast, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 71 'add' 'add_i_i67_i' <Predicate = (!icmp_ln54)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%conv_i63_i = zext i5 %add_i_i67_i" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 72 'zext' 'conv_i63_i' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i8 %WEIGHTS_INDEX, i64 0, i64 %conv_i63_i" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 73 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 74 'load' 'WEIGHTS_INDEX_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln54" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 75 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 76 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln54)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_5 : Operation 77 [2/2] (3.88ns)   --->   "%call_ln37 = call void @inner_layer, i2 1, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 77 'call' 'call_ln37' <Predicate = (icmp_ln54)> <Delay = 3.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_3_1_loc_load, i8 %input_list_3_04" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 78 'store' 'store_ln23' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_2_1_loc_load, i8 %input_list_2_03" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 79 'store' 'store_ln23' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_1_1_loc_load, i8 %input_list_1_02" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 80 'store' 'store_ln23' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_0_1_loc_load, i8 %input_list_0_01" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 81 'store' 'store_ln23' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.82>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 82 'speclooptripcount' 'speclooptripcount_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 83 'specloopname' 'specloopname_ln54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 84 'load' 'NEURONS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i6 %NEURONS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 85 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 86 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>
ST_6 : Operation 87 [1/1] (1.91ns)   --->   "%icmp_ln56 = icmp_slt  i8 %zext_ln56, i8 %WEIGHTS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 87 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 88 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_6 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.end.i, void %for.body13.lr.ph.i" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 89 'br' 'br_ln56' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i8 %WEIGHTS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 90 'trunc' 'trunc_ln56' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_6 : Operation 91 [2/2] (1.58ns)   --->   "%call_ln56 = call void @RNI_Pipeline_WEIGHTS_LOOP, i6 %NEURONS_INDEX_load, i8 %NEURONS_MEMBRANE_load, i7 %trunc_ln56, i8 %input_list_0_1_loc_load, i8 %input_list_1_1_loc_load, i8 %input_list_2_1_loc_load, i8 %input_list_3_1_loc_load, i8 %p_loc, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 91 'call' 'call_ln56' <Predicate = (icmp_ln56)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 92 [1/2] (0.00ns)   --->   "%call_ln56 = call void @RNI_Pipeline_WEIGHTS_LOOP, i6 %NEURONS_INDEX_load, i8 %NEURONS_MEMBRANE_load, i7 %trunc_ln56, i8 %input_list_0_1_loc_load, i8 %input_list_1_1_loc_load, i8 %input_list_2_1_loc_load, i8 %input_list_3_1_loc_load, i8 %p_loc, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:56->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 92 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.32>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 93 'load' 'p_loc_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln58 = store i8 %p_loc_load, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:58->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 94 'store' 'store_ln58' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_8 : Operation 95 [1/1] (1.58ns)   --->   "%br_ln61 = br void %for.end.i" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 95 'br' 'br_ln61' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 4.23>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln61)   --->   "%empty_26 = phi i8 %p_loc_load, void %for.body13.lr.ph.i, i8 %NEURONS_MEMBRANE_load, void %WEIGHTS_LOOP.i.split" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 96 'phi' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (1.91ns) (out node of the LUT)   --->   "%icmp_ln61 = icmp_sgt  i8 %empty_26, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 97 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc34.i, void %if.then.i250" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 98 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln54" [B_RNI_HLS/apc/src/RNI_2.cpp:63->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 99 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (2.32ns)   --->   "%store_ln63 = store i1 1, i6 %NEURONS_STATE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:63->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 100 'store' 'store_ln63' <Predicate = (icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 40> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln64 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:64->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 101 'store' 'store_ln64' <Predicate = (icmp_ln61)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc34.i" [B_RNI_HLS/apc/src/RNI_2.cpp:65->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 102 'br' 'br_ln65' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln54 = br void %WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:54->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 103 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln37 = call void @inner_layer, i2 1, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 104 'call' 'call_ln37' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 3.88>
ST_12 : Operation 105 [2/2] (3.88ns)   --->   "%call_ln38 = call void @inner_layer, i2 2, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 105 'call' 'call_ln38' <Predicate = true> <Delay = 3.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 7> <Delay = 0.00>
ST_13 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln38 = call void @inner_layer, i2 2, i6 %NEURONS_INDEX, i1 %NEURONS_STATE, i8 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:38]   --->   Operation 106 'call' 'call_ln38' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 8> <Delay = 0.00>
ST_14 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 108 [2/2] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 0, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:46]   --->   Operation 108 'write' 'write_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 15 <SV = 9> <Delay = 0.00>
ST_15 : Operation 109 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 109 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 110 [1/2] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 0, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:46]   --->   Operation 110 'write' 'write_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 111 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NEURONS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[111]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ NEURONS_MEMBRANE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ NEURONS_STATE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_list_0_01          (alloca             ) [ 0011111111111111]
input_list_1_02          (alloca             ) [ 0011111111111111]
input_list_2_03          (alloca             ) [ 0011111111111111]
input_list_3_04          (alloca             ) [ 0011111111111111]
p_loc                    (alloca             ) [ 0011111111111111]
input_list_0_1_loc       (alloca             ) [ 0011111111111111]
input_list_1_1_loc       (alloca             ) [ 0011111111111111]
input_list_2_1_loc       (alloca             ) [ 0011111111111111]
input_list_3_1_loc       (alloca             ) [ 0011111111111111]
spectopmodule_ln12       (spectopmodule      ) [ 0000000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000000]
specaxissidechannel_ln23 (specaxissidechannel) [ 0000000000000000]
specaxissidechannel_ln23 (specaxissidechannel) [ 0000000000000000]
br_ln23                  (br                 ) [ 0000000000000000]
input_list_0_01_load     (load               ) [ 0001000000000000]
input_list_1_02_load     (load               ) [ 0001000000000000]
input_list_2_03_load     (load               ) [ 0001000000000000]
input_list_3_04_load     (load               ) [ 0001000000000000]
empty                    (read               ) [ 0000000000000000]
input_buffer_data        (extractvalue       ) [ 0000000000000000]
trunc_ln25               (trunc              ) [ 0001000000000000]
call_ln25                (call               ) [ 0000000000000000]
loop_begin               (specloopbegin      ) [ 0000000000000000]
specloopname_ln23        (specloopname       ) [ 0000000000000000]
input_list_3_1_loc_load  (load               ) [ 0000011111100000]
input_list_2_1_loc_load  (load               ) [ 0000011111100000]
input_list_1_1_loc_load  (load               ) [ 0000011111100000]
input_list_0_1_loc_load  (load               ) [ 0000011111100000]
br_ln54                  (br                 ) [ 0011111111111111]
neuron_index             (phi                ) [ 0000010000000000]
icmp_ln54                (icmp               ) [ 0011111111111111]
add_ln54                 (add                ) [ 0011111111111111]
br_ln54                  (br                 ) [ 0000000000000000]
zext_ln54                (zext               ) [ 0000001111000000]
NEURONS_INDEX_addr       (getelementptr      ) [ 0000001000000000]
empty_25                 (trunc              ) [ 0000000000000000]
neuron_index_cast_cast   (zext               ) [ 0000000000000000]
add_i_i67_i              (add                ) [ 0000000000000000]
conv_i63_i               (zext               ) [ 0000000000000000]
WEIGHTS_INDEX_addr       (getelementptr      ) [ 0000001000000000]
NEURONS_MEMBRANE_addr    (getelementptr      ) [ 0000001111100000]
store_ln23               (store              ) [ 0000000000000000]
store_ln23               (store              ) [ 0000000000000000]
store_ln23               (store              ) [ 0000000000000000]
store_ln23               (store              ) [ 0000000000000000]
speclooptripcount_ln54   (speclooptripcount  ) [ 0000000000000000]
specloopname_ln54        (specloopname       ) [ 0000000000000000]
NEURONS_INDEX_load       (load               ) [ 0000000100000000]
zext_ln56                (zext               ) [ 0000000000000000]
WEIGHTS_INDEX_load       (load               ) [ 0000000000000000]
icmp_ln56                (icmp               ) [ 0011111111111111]
NEURONS_MEMBRANE_load    (load               ) [ 0011111111111111]
br_ln56                  (br                 ) [ 0011111111111111]
trunc_ln56               (trunc              ) [ 0000000100000000]
call_ln56                (call               ) [ 0000000000000000]
p_loc_load               (load               ) [ 0011111111111111]
store_ln58               (store              ) [ 0000000000000000]
br_ln61                  (br                 ) [ 0011111111111111]
empty_26                 (phi                ) [ 0000000001000000]
icmp_ln61                (icmp               ) [ 0011111111111111]
br_ln61                  (br                 ) [ 0000000000000000]
NEURONS_STATE_addr       (getelementptr      ) [ 0000000000000000]
store_ln63               (store              ) [ 0000000000000000]
store_ln64               (store              ) [ 0000000000000000]
br_ln65                  (br                 ) [ 0000000000000000]
br_ln54                  (br                 ) [ 0011111111111111]
call_ln37                (call               ) [ 0000000000000000]
call_ln38                (call               ) [ 0000000000000000]
call_ln0                 (call               ) [ 0000000000000000]
write_ln46               (write              ) [ 0000000000000000]
br_ln23                  (br                 ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="NEURONS_INDEX">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_INDEX"/><MemPortTyVec>1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="WEIGHTS">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="NEURONS_STATE">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_STATE"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_29_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inner_layer"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_WEIGHTS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_RESET_LOOP"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1004" name="input_list_0_01_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_0_01/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="input_list_1_02_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_02/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="input_list_2_03_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_2_03/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="input_list_3_04_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_3_04/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="p_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="input_list_0_1_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_0_1_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_list_1_1_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_1_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="input_list_2_1_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_2_1_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="input_list_3_1_loc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_3_1_loc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="empty_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="54" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="4" slack="0"/>
<pin id="163" dir="0" index="4" bw="2" slack="0"/>
<pin id="164" dir="0" index="5" bw="1" slack="0"/>
<pin id="165" dir="0" index="6" bw="5" slack="0"/>
<pin id="166" dir="0" index="7" bw="6" slack="0"/>
<pin id="167" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_write_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="0" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="4" slack="0"/>
<pin id="181" dir="0" index="4" bw="2" slack="0"/>
<pin id="182" dir="0" index="5" bw="1" slack="0"/>
<pin id="183" dir="0" index="6" bw="5" slack="0"/>
<pin id="184" dir="0" index="7" bw="6" slack="0"/>
<pin id="185" dir="0" index="8" bw="1" slack="0"/>
<pin id="186" dir="0" index="9" bw="1" slack="0"/>
<pin id="187" dir="0" index="10" bw="1" slack="0"/>
<pin id="188" dir="0" index="11" bw="1" slack="0"/>
<pin id="189" dir="0" index="12" bw="1" slack="0"/>
<pin id="190" dir="0" index="13" bw="1" slack="0"/>
<pin id="191" dir="0" index="14" bw="1" slack="0"/>
<pin id="192" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/14 "/>
</bind>
</comp>

<comp id="208" class="1004" name="NEURONS_INDEX_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="5" slack="0"/>
<pin id="212" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_INDEX_addr/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_INDEX_load/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_access_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="6" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_INDEX_load/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="5" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="8" slack="0"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/5 store_ln58/8 store_ln64/10 "/>
</bind>
</comp>

<comp id="247" class="1004" name="NEURONS_STATE_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="4"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_STATE_addr/9 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln63_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/9 "/>
</bind>
</comp>

<comp id="262" class="1005" name="neuron_index_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="5" slack="1"/>
<pin id="264" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="neuron_index (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="neuron_index_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="1" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuron_index/5 "/>
</bind>
</comp>

<comp id="273" class="1005" name="empty_26_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="275" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_26 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="empty_26_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="8" slack="3"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_26/9 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="8" slack="0"/>
<pin id="285" dir="0" index="2" bw="8" slack="0"/>
<pin id="286" dir="0" index="3" bw="8" slack="0"/>
<pin id="287" dir="0" index="4" bw="8" slack="0"/>
<pin id="288" dir="0" index="5" bw="8" slack="0"/>
<pin id="289" dir="0" index="6" bw="8" slack="1"/>
<pin id="290" dir="0" index="7" bw="8" slack="1"/>
<pin id="291" dir="0" index="8" bw="8" slack="1"/>
<pin id="292" dir="0" index="9" bw="8" slack="1"/>
<pin id="293" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln25/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_inner_layer_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="0" index="3" bw="1" slack="0"/>
<pin id="300" dir="0" index="4" bw="8" slack="0"/>
<pin id="301" dir="0" index="5" bw="8" slack="0"/>
<pin id="302" dir="0" index="6" bw="8" slack="0"/>
<pin id="303" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln37/5 call_ln38/12 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="0" slack="0"/>
<pin id="314" dir="0" index="1" bw="6" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="0"/>
<pin id="316" dir="0" index="3" bw="7" slack="0"/>
<pin id="317" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="318" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="320" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="321" dir="0" index="8" bw="8" slack="5"/>
<pin id="322" dir="0" index="9" bw="8" slack="0"/>
<pin id="323" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln56/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_RNI_Pipeline_RESET_LOOP_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="0" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="334" class="1004" name="input_list_0_01_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="1"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_0_01_load/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="input_list_1_02_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="1"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_02_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="input_list_2_03_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_2_03_load/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="input_list_3_04_load_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="1"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_3_04_load/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="input_buffer_data_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="54" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_buffer_data/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="trunc_ln25_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="input_list_3_1_loc_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="3"/>
<pin id="361" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_3_1_loc_load/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="input_list_2_1_loc_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="3"/>
<pin id="364" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_2_1_loc_load/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="input_list_1_1_loc_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="3"/>
<pin id="367" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_1_loc_load/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="input_list_0_1_loc_load_load_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="3"/>
<pin id="370" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_0_1_loc_load/4 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln54_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="5" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln54_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln54_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/5 "/>
</bind>
</comp>

<comp id="389" class="1004" name="empty_25_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/5 "/>
</bind>
</comp>

<comp id="393" class="1004" name="neuron_index_cast_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="0"/>
<pin id="395" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_index_cast_cast/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_i_i67_i_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="4" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i67_i/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="conv_i63_i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i63_i/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln23_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="8" slack="4"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln23_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="414" dir="0" index="1" bw="8" slack="4"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln23_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="8" slack="4"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="store_ln23_store_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="422" dir="0" index="1" bw="8" slack="4"/>
<pin id="423" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="zext_ln56_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="6" slack="0"/>
<pin id="426" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln56_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="6" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="trunc_ln56_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_loc_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="7"/>
<pin id="441" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln61_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/9 "/>
</bind>
</comp>

<comp id="449" class="1005" name="input_list_0_01_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_0_01 "/>
</bind>
</comp>

<comp id="455" class="1005" name="input_list_1_02_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1_02 "/>
</bind>
</comp>

<comp id="461" class="1005" name="input_list_2_03_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_2_03 "/>
</bind>
</comp>

<comp id="467" class="1005" name="input_list_3_04_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_3_04 "/>
</bind>
</comp>

<comp id="473" class="1005" name="p_loc_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="5"/>
<pin id="475" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="479" class="1005" name="input_list_0_1_loc_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_0_1_loc "/>
</bind>
</comp>

<comp id="485" class="1005" name="input_list_1_1_loc_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1_1_loc "/>
</bind>
</comp>

<comp id="491" class="1005" name="input_list_2_1_loc_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="1"/>
<pin id="493" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_2_1_loc "/>
</bind>
</comp>

<comp id="497" class="1005" name="input_list_3_1_loc_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="8" slack="1"/>
<pin id="499" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_3_1_loc "/>
</bind>
</comp>

<comp id="515" class="1005" name="trunc_ln25_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="1"/>
<pin id="517" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln25 "/>
</bind>
</comp>

<comp id="535" class="1005" name="add_ln54_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln54 "/>
</bind>
</comp>

<comp id="540" class="1005" name="zext_ln54_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="64" slack="4"/>
<pin id="542" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln54 "/>
</bind>
</comp>

<comp id="545" class="1005" name="NEURONS_INDEX_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="3" slack="1"/>
<pin id="547" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_INDEX_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="WEIGHTS_INDEX_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="1"/>
<pin id="552" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="NEURONS_MEMBRANE_addr_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="1"/>
<pin id="557" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="NEURONS_INDEX_load_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="6" slack="1"/>
<pin id="562" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_INDEX_load "/>
</bind>
</comp>

<comp id="568" class="1005" name="NEURONS_MEMBRANE_load_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="8" slack="1"/>
<pin id="570" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

<comp id="574" class="1005" name="trunc_ln56_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="1"/>
<pin id="576" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="582" class="1005" name="icmp_ln61_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="1"/>
<pin id="584" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="38" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="38" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="40" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="158" pin=5"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="158" pin=6"/></net>

<net id="175"><net_src comp="12" pin="0"/><net_sink comp="158" pin=7"/></net>

<net id="193"><net_src comp="110" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="194"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="198"><net_src comp="22" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="200"><net_src comp="26" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="176" pin=8"/></net>

<net id="202"><net_src comp="112" pin="0"/><net_sink comp="176" pin=9"/></net>

<net id="203"><net_src comp="112" pin="0"/><net_sink comp="176" pin=10"/></net>

<net id="204"><net_src comp="114" pin="0"/><net_sink comp="176" pin=11"/></net>

<net id="205"><net_src comp="116" pin="0"/><net_sink comp="176" pin=12"/></net>

<net id="206"><net_src comp="118" pin="0"/><net_sink comp="176" pin=13"/></net>

<net id="207"><net_src comp="120" pin="0"/><net_sink comp="176" pin=14"/></net>

<net id="213"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="86" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="226"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="86" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="233"><net_src comp="221" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="86" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="102" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="260"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="104" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="265"><net_src comp="80" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="294"><net_src comp="72" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="304"><net_src comp="88" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="90" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="295" pin=4"/></net>

<net id="309"><net_src comp="32" pin="0"/><net_sink comp="295" pin=5"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="295" pin=6"/></net>

<net id="311"><net_src comp="106" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="324"><net_src comp="98" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="325"><net_src comp="215" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="326"><net_src comp="241" pin="3"/><net_sink comp="312" pin=2"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="312" pin=9"/></net>

<net id="332"><net_src comp="108" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="334" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="282" pin=3"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="349"><net_src comp="346" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="353"><net_src comp="158" pin="8"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="282" pin=5"/></net>

<net id="375"><net_src comp="266" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="82" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="266" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="84" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="266" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="392"><net_src comp="266" pin="4"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="389" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="393" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="84" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="427"><net_src comp="215" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="228" pin="3"/><net_sink comp="428" pin=1"/></net>

<net id="437"><net_src comp="228" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="442"><net_src comp="439" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="447"><net_src comp="276" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="100" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="122" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="458"><net_src comp="126" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="464"><net_src comp="130" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="470"><net_src comp="134" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="476"><net_src comp="138" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="312" pin=8"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="482"><net_src comp="142" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="282" pin=9"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="488"><net_src comp="146" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="282" pin=8"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="494"><net_src comp="150" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="282" pin=7"/></net>

<net id="496"><net_src comp="491" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="500"><net_src comp="154" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="518"><net_src comp="354" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="282" pin=5"/></net>

<net id="538"><net_src comp="377" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="543"><net_src comp="383" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="548"><net_src comp="208" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="553"><net_src comp="221" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="558"><net_src comp="234" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="563"><net_src comp="215" pin="3"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="571"><net_src comp="241" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="577"><net_src comp="434" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="312" pin=3"/></net>

<net id="585"><net_src comp="443" pin="2"/><net_sink comp="582" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {15 }
	Port: output_stream_V_keep_V | {15 }
	Port: output_stream_V_strb_V | {15 }
	Port: output_stream_V_user_V | {15 }
	Port: output_stream_V_last_V | {15 }
	Port: output_stream_V_id_V | {15 }
	Port: output_stream_V_dest_V | {15 }
	Port: NEURONS_MEMBRANE | {5 8 10 11 12 13 }
	Port: NEURONS_STATE | {5 9 11 12 13 14 15 }
 - Input state : 
	Port: RNI : input_stream_V_data_V | {2 }
	Port: RNI : input_stream_V_keep_V | {2 }
	Port: RNI : input_stream_V_strb_V | {2 }
	Port: RNI : input_stream_V_user_V | {2 }
	Port: RNI : input_stream_V_last_V | {2 }
	Port: RNI : input_stream_V_id_V | {2 }
	Port: RNI : input_stream_V_dest_V | {2 }
	Port: RNI : NEURONS_INDEX | {5 6 11 12 13 }
	Port: RNI : WEIGHTS_INDEX | {5 6 11 12 13 }
	Port: RNI : NEURONS_MEMBRANE | {5 6 11 12 13 }
	Port: RNI : WEIGHTS | {5 6 7 11 12 13 }
	Port: RNI : NEURONS_STATE | {5 11 12 13 }
  - Chain level:
	State 1
	State 2
		trunc_ln25 : 1
		call_ln25 : 2
	State 3
	State 4
	State 5
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		zext_ln54 : 1
		NEURONS_INDEX_addr : 2
		NEURONS_INDEX_load : 3
		empty_25 : 1
		neuron_index_cast_cast : 2
		add_i_i67_i : 3
		conv_i63_i : 4
		WEIGHTS_INDEX_addr : 5
		WEIGHTS_INDEX_load : 6
		NEURONS_MEMBRANE_addr : 2
		NEURONS_MEMBRANE_load : 3
	State 6
		zext_ln56 : 1
		icmp_ln56 : 2
		br_ln56 : 3
		trunc_ln56 : 1
		call_ln56 : 2
	State 7
	State 8
		store_ln58 : 1
	State 9
		icmp_ln61 : 1
		br_ln61 : 2
		store_ln63 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282 |    0    |    0    |    35   |    39   |
|   call   |          grp_inner_layer_fu_295         |    0    |  17.468 |   499   |   481   |
|          |   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312  |    1    |  4.8833 |   203   |   194   |
|          |    grp_RNI_Pipeline_RESET_LOOP_fu_328   |    0    |    0    |    6    |    28   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln54_fu_371            |    0    |    0    |    0    |    13   |
|   icmp   |             icmp_ln56_fu_428            |    0    |    0    |    0    |    15   |
|          |             icmp_ln61_fu_443            |    0    |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln54_fu_377             |    0    |    0    |    0    |    13   |
|          |            add_i_i67_i_fu_397           |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |            empty_read_fu_158            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   write  |             grp_write_fu_176            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|extractvalue|         input_buffer_data_fu_350        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln25_fu_354            |    0    |    0    |    0    |    0    |
|   trunc  |             empty_25_fu_389             |    0    |    0    |    0    |    0    |
|          |            trunc_ln56_fu_434            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             zext_ln54_fu_383            |    0    |    0    |    0    |    0    |
|   zext   |      neuron_index_cast_cast_fu_393      |    0    |    0    |    0    |    0    |
|          |            conv_i63_i_fu_403            |    0    |    0    |    0    |    0    |
|          |             zext_ln56_fu_424            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    1    | 22.3513 |   743   |   811   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|  NEURONS_INDEX |    0   |   18   |    1   |    -   |
|NEURONS_MEMBRANE|    0   |    8   |    5   |    0   |
|  NEURONS_STATE |    0   |    1   |    1   |    0   |
|     WEIGHTS    |    1   |    0   |    0   |    -   |
|  WEIGHTS_INDEX |    0   |   16   |    6   |    -   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |   43   |   13   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  NEURONS_INDEX_addr_reg_545 |    3   |
|  NEURONS_INDEX_load_reg_560 |    6   |
|NEURONS_MEMBRANE_addr_reg_555|    6   |
|NEURONS_MEMBRANE_load_reg_568|    8   |
|  WEIGHTS_INDEX_addr_reg_550 |    6   |
|       add_ln54_reg_535      |    5   |
|       empty_26_reg_273      |    8   |
|      icmp_ln61_reg_582      |    1   |
|   input_list_0_01_reg_449   |    8   |
|  input_list_0_1_loc_reg_479 |    8   |
|   input_list_1_02_reg_455   |    8   |
|  input_list_1_1_loc_reg_485 |    8   |
|   input_list_2_03_reg_461   |    8   |
|  input_list_2_1_loc_reg_491 |    8   |
|   input_list_3_04_reg_467   |    8   |
|  input_list_3_1_loc_reg_497 |    8   |
|     neuron_index_reg_262    |    5   |
|        p_loc_reg_473        |    8   |
|      trunc_ln25_reg_515     |    8   |
|      trunc_ln56_reg_574     |    7   |
|      zext_ln54_reg_540      |   64   |
+-----------------------------+--------+
|            Total            |   199  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_215            |  p0  |   2  |   3  |    6   ||    9    |
|            grp_access_fu_228            |  p0  |   2  |   6  |   12   ||    9    |
|            grp_access_fu_241            |  p0  |   2  |   6  |   12   ||    9    |
|            grp_access_fu_241            |  p1  |   2  |   8  |   16   ||    9    |
| grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_282 |  p5  |   2  |   8  |   16   ||    9    |
|          grp_inner_layer_fu_295         |  p1  |   2  |   2  |    4   |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312  |  p1  |   2  |   6  |   12   ||    9    |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312  |  p2  |   2  |   8  |   16   ||    9    |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_312  |  p3  |   2  |   7  |   14   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   108  ||  14.292 ||    72   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |   22   |   743  |   811  |    -   |
|   Memory  |    1   |    -   |    -   |   43   |   13   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |   199  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   36   |   985  |   896  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
