
*** Running vivado
    with args -log c_counter_binary_divideur_select_outp_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source c_counter_binary_divideur_select_outp_0_0.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source c_counter_binary_divideur_select_outp_0_0.tcl -notrace
Command: synth_design -top c_counter_binary_divideur_select_outp_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4540 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 390.504 ; gain = 100.418
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_divideur_select_outp_0_0' [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/synth/c_counter_binary_divideur_select_outp_0_0.vhd:63]
INFO: [Synth 8-3491] module 'divideur_select_output' declared at 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:34' bound to instance 'U0' of component 'divideur_select_output' [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/synth/c_counter_binary_divideur_select_outp_0_0.vhd:81]
INFO: [Synth 8-638] synthesizing module 'divideur_select_output' [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'divideur_select_output' (1#1) [E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/new/divideur_select_output.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_divideur_select_outp_0_0' (2#1) [e:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.srcs/sources_1/bd/c_counter_binary/ip/c_counter_binary_divideur_select_outp_0_0/synth/c_counter_binary_divideur_select_outp_0_0.vhd:63]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[39]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[38]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[37]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[36]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[35]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[34]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[33]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[32]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[31]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[30]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[29]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[28]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[15]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[14]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[13]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[12]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[11]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[10]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[9]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[8]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[7]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[6]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[5]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[4]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[3]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[2]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[1]
WARNING: [Synth 8-3331] design divideur_select_output has unconnected port Entree[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 445.598 ; gain = 155.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 445.598 ; gain = 155.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:53 . Memory (MB): peak = 445.598 ; gain = 155.512
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:01:19 . Memory (MB): peak = 571.590 ; gain = 281.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design c_counter_binary_divideur_select_outp_0_0 has an empty top module
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[39]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[38]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[37]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[36]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[35]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[34]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[33]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[32]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[31]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[30]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[29]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[28]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[15]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[14]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[13]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[12]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[11]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[10]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[9]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[8]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[7]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[6]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[5]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[4]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[3]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[2]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[1]
WARNING: [Synth 8-3331] design c_counter_binary_divideur_select_outp_0_0 has unconnected port Entree[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:03:25 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:03:25 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:03:25 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:03:26 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:03:26 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:03:26 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:03:26 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:03:26 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:03:26 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:03:26 . Memory (MB): peak = 573.203 ; gain = 283.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:03:26 . Memory (MB): peak = 573.203 ; gain = 283.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:03:26 . Memory (MB): peak = 573.203 ; gain = 283.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:03:36 . Memory (MB): peak = 695.121 ; gain = 418.086
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_divideur_select_outp_0_0_synth_1/c_counter_binary_divideur_select_outp_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 1127.344 ; gain = 432.223
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/VLSI/Segmentation+detectionCentre/ZYBO_HDMI_MGA/project_1/project_1.runs/c_counter_binary_divideur_select_outp_0_0_synth_1/c_counter_binary_divideur_select_outp_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1127.344 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file c_counter_binary_divideur_select_outp_0_0_utilization_synth.rpt -pb c_counter_binary_divideur_select_outp_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.305 . Memory (MB): peak = 1127.344 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec  2 20:27:55 2018...
