/*H***************************************************************************
* NAME: at89c51RC2.h           
*----------------------------------------------------------------------------
* PURPOSE: SFR Description file for AT89C51RC2 products 
* 				ON KEIL compiler
*****************************************************************************/

#define Sfr(x, y)	  	sfr x = y
#define Sbit(x, y, z)   sbit x = y^z
#define Sfr16(x,y)	sfr16 x = y

/*----------------------------------------*/
/* Include file for 8051 SFR Definitions  */
/*----------------------------------------*/

//C51 Core SFRs
Sfr (ACC , 0xE0);       
Sfr (B , 0xF0);
Sfr (PSW , 0xD0);       
Sfr (SP , 0x81);        
Sfr (DPL , 0x82);       
Sfr (DPH , 0x83);
//System Management SFRs       
Sfr (PCON , 0x87); 
Sfr ( AUXR , 0x8E);
Sfr ( AUXR1, 0xA2);
Sfr ( CKRL , 0x97 );
Sfr (CKCON0 , 0x8F);     
Sfr (CKCON1 , 0xAF);
//Interrupt Registres
Sfr (IEN0  , 0xA8);      
Sfr (IEN1  , 0xB1);      
Sfr (IPH0 , 0xB7);
Sfr (IPL0 , 0xB8);      
Sfr (IPH1 , 0xB3);      
Sfr (IPL1 , 0xB2);
//Port SFRs   
Sfr (P0 , 0x80);        
Sfr (P1 , 0x90);
Sfr (P2 , 0xA0);
Sfr (P3 , 0xB0);
//Timer SFRs
Sfr (TCON , 0x88);        
Sfr (TMOD , 0x89);      
Sfr (TL0 , 0x8A);       
Sfr (TH0 , 0x8C);       
Sfr (TL1 , 0x8B);       
Sfr (TH1 , 0x8D);       
Sfr (WDTRST , 0xA6);    
Sfr (WDTPRG , 0xA7);    
Sfr  (T2CON , 0xC8);        
Sfr (T2MOD , 0xC9);
Sfr (RCAP2L , 0xCA);    
Sfr (RCAP2H , 0xCB);    
Sfr (TL2 , 0xCC);       
Sfr (TH2 , 0xCD);       
//PCA SFRs
Sfr (CCON , 0xD8);      
Sfr (CMOD , 0xD9);
Sfr (CL , 0xE9);      
Sfr (CH , 0xF9);        
Sfr (CCAPM0  , 0xDA);   
Sfr (CCAPM1  , 0xDB);   
Sfr (CCAPM2  , 0xDC);   
Sfr (CCAPM3  , 0xDD);   
Sfr (CCAPM4  , 0xDE);   
Sfr (CCAP0H  , 0xFA);   
Sfr (CCAP1H  , 0xFB);   
Sfr (CCAP2H  , 0xFC);   
Sfr (CCAP3H  , 0xFD);   
Sfr (CCAP4H  , 0xFE);   
Sfr (CCAP0L  , 0xEA);   
Sfr (CCAP1L  , 0xEB);   
Sfr (CCAP2L  , 0xEC);   
Sfr (CCAP3L  , 0xED);   
Sfr (CCAP4L  , 0xEE);
// Serial I/O SFRs
Sfr (SCON , 0x98);
Sfr (SBUF , 0x99);      
Sfr (SADEN , 0xB9);     
Sfr (SADDR , 0xA9);     
Sfr (BDRCON , 0x9B);      
Sfr (BRL  	, 0x9A);      
//SPI Controller SFRs
Sfr	(SPCON,0xC3);
Sfr	(SPSTA,0xC4);
Sfr	(SPDAT,0xC5);
//Keyboard Interface SFRs
Sfr ( KBLS , 0x9C );
Sfr ( KBE , 0x9D );
Sfr ( KBF , 0x9E );

//PSW
Sbit (CY  , 0xD0  , 7);
Sbit (AC  , 0xD0  , 6);
Sbit (F0  , 0xD0  , 5);
Sbit (RS1 , 0xD0  , 4);
Sbit (RS0 , 0xD0  , 3);
Sbit (OV  , 0xD0  , 2);
Sbit (F1  , 0xD0  , 1);
Sbit (P   , 0xD0  , 0);
//PCON
Sbit (SMOD1  , 0x87  , 7);
Sbit (SMOD0  , 0x87  , 6);
Sbit (POF , 0x87  , 4);
Sbit (GF1 , 0x87  , 3);
Sbit (GF0  , 0x87  , 2);
Sbit (PD  , 0x87  , 1);
Sbit (IDL   , 0x87  , 0); 
//AUXR
Sbit (DPU  , 0X8E  , 7);
Sbit (M0  , 0X8E  , 5);
Sbit (XRS2 , 0X8E  , 4);
Sbit (XRS1 , 0X8E  , 3);
Sbit (XRS0  , 0X8E  , 2);
Sbit (EXTRAM  , 0X8E  , 1);
Sbit (AO   , 0X8E  , 0);
//AUXR1
Sbit (ENBOOT  , 0xA2  , 5);
Sbit (GF3 , 0xA2  , 3);
Sbit (DPS   , 0xA2  , 0);
//CKRL
Sbit (CKRL7  , 0X97  , 7);
Sbit (CKRL6  , 0X97  , 6);
Sbit (CKRL5  , 0X97  , 5);
Sbit (CKRL4 , 0X97  , 4);
Sbit (CKRL3 , 0X97  , 3);
Sbit (CKRL2  , 0X97  , 2);
Sbit (CKRL1  , 0X97  , 1);
Sbit (CKRL0   , 0X97  , 0);
//CKCKON0
Sbit (WDTX2  , 0x8F  , 6);
Sbit (PCAX2  , 0x8F  , 5);
Sbit (SIX2 , 0x8F  , 4);
Sbit (T2X2 , 0x8F  , 3);
Sbit (T1X2  , 0x8F  , 2);
Sbit (T0X2  , 0x8F  , 1);
Sbit (X2   , 0x8F  , 0);
//CKCK0N1
Sbit (SPIX2   , 0xAF  , 0);
//IEN0
Sbit (EA   , 0xA8, 7);
Sbit (EC   , 0xA8, 6);
Sbit (ET2  , 0xA8, 5);
Sbit (ES   , 0xA8, 4);
Sbit (ET1  , 0xA8, 3);
Sbit (EX1  , 0xA8, 2);
Sbit (ET0  , 0xA8, 1);
Sbit (EX0  , 0xA8, 0);
//IEN1
Sbit (ESPI  , 0xB1, 2);
Sbit (EI2C  , 0xB1, 1);
Sbit (KBD  , 0xB1, 0);
//IPH0
Sbit (PPCH   , 0xB7, 6);
Sbit (PT2H  , 0xB7, 5);
Sbit (PHS   , 0xB7, 4);
Sbit (PT1H  , 0xB7, 3);
Sbit (PX1H  , 0xB7, 2);
Sbit (PT0H  , 0xB7, 1);
Sbit (PX0H  , 0xB7, 0);
//IPL0
Sbit (PPCL   , 0xB8, 6);
Sbit (PT2L  , 0xB8, 5);
Sbit (PLS   , 0xB8, 4);
Sbit (PT1L  , 0xB8, 3);
Sbit (PX1L  , 0xB8, 2);
Sbit (PT0L  , 0xB8, 1);
Sbit (PX0L  , 0xB8, 0);
//IPH1
Sbit (SPIH  , 0xB3, 2);
Sbit (IE2CH  , 0xB3, 1);
Sbit (KBDH  , 0xB3, 0);
//IPL1
Sbit (SPIL  , 0xB2, 2);
Sbit (IE2CL  , 0xB2, 1);
Sbit (KBDL  , 0xB2, 0);
//P0
Sbit (P0_7 , 0x80, 7);
Sbit (P0_6 , 0x80, 6);
Sbit (P0_5 , 0x80, 5);
Sbit (P0_4 , 0x80, 4);
Sbit (P0_3 , 0x80, 3);
Sbit (P0_2 , 0x80, 2);
Sbit (P0_1 , 0x80, 1);
Sbit (P0_0 , 0x80, 0);
//P1
Sbit (P1_7 , 0x90, 7);
Sbit (P1_6 , 0x90, 6);
Sbit (P1_5 , 0x90, 5);
Sbit (P1_4 , 0x90, 4);
Sbit (P1_3 , 0x90, 3);
Sbit (P1_2 , 0x90, 2);
Sbit (P1_1 , 0x90, 1);
Sbit (P1_0 , 0x90, 0);
//P2
Sbit (P2_7 , 0xA0, 7);
Sbit (P2_6 , 0xA0, 6);
Sbit (P2_5 , 0xA0, 5);
Sbit (P2_4 , 0xA0, 4);
Sbit (P2_3 , 0xA0, 3);
Sbit (P2_2 , 0xA0, 2);
Sbit (P2_1 , 0xA0, 1);
Sbit (P2_0 , 0xA0, 0);
//P3
Sbit (P3_7 , 0xB0, 7);
Sbit (P3_6 , 0xB0, 6);
Sbit (P3_5 , 0xB0, 5);
Sbit (P3_4 , 0xB0, 4);
Sbit (P3_3 , 0xB0, 3);
Sbit (P3_2 , 0xB0, 2);
Sbit (P3_1 , 0xB0, 1);
Sbit (P3_0 , 0xB0, 0);
//P3 ALTERNATIVE
Sbit (RD , 0xB0, 7);
Sbit (WR , 0xB0, 6);
Sbit (T1 , 0xB0, 5);
Sbit (T0 , 0xB0, 4);
Sbit (INT1 , 0xB0, 3);
Sbit (INT0 , 0xB0, 2);
Sbit (TXD , 0xB0, 1);
Sbit (RXD , 0xB0, 0);
//TCON
Sbit (TF1 , 0x88, 7);
Sbit (TR1 , 0x88, 6);
Sbit (TF0 , 0x88, 5);
Sbit (TR0 , 0x88, 4);
Sbit (IE1 , 0x88, 3);
Sbit (IT1 , 0x88, 2);
Sbit (IE0 , 0x88, 1);
Sbit (IT0 , 0x88, 0);
//TMOD
Sbit (GATE1 , 0x89, 7);
Sbit (C_T1 , 0x89,6);
Sbit (M11 , 0x89, 5);
Sbit (M01 , 0x89, 4);
Sbit (GATE0 , 0x89, 3);
Sbit (C_T0 , 0x89, 2);
Sbit (M10 , 0x89, 1);
Sbit (M00 , 0x89, 0);
//WDTRST
Sbit (WTO2 , 0xA7, 2);
Sbit (WTO1 , 0xA7, 1);
Sbit (WTO0 , 0xA7, 0);
//T2CON
Sbit (TF2   , 0xC8, 7);
Sbit (EXF2  , 0xC8, 6);
Sbit (RCLK  , 0xC8, 5);
Sbit (TCLK  , 0xC8, 4);
Sbit (EXEN2 , 0xC8, 3);
Sbit (TR2   , 0xC8, 2);
Sbit (C_T2  , 0xC8, 1);
Sbit (CP_RL2, 0xC8, 0);
//T2MOD
Sbit (T2OE  , 0xC9, 1);
Sbit (DCEN, 0xC9, 0);
//CCON
Sbit (CF   , 0xD8, 7);
Sbit (CR   , 0xD8, 6);
Sbit (CCF4   , 0xD8, 4);
Sbit (CCF3  , 0xD8, 3);
Sbit (CCF2  , 0xD8, 2);
Sbit (CCF1  , 0xD8, 1);
Sbit (CCF0  , 0xD8, 0);
//CMOD
Sbit (CIDL  , 0xD9, 7);
Sbit (WDTE  , 0xD9, 6);
Sbit (CPS1  , 0xD9, 2);
Sbit (CPS0  , 0xD9, 1);
Sbit (ECF  , 0xD9, 0);
//CCAPM0
Sbit (ECOM0  , 0xDA, 6);
Sbit (CAPP0  , 0xDA, 5);
Sbit (CAPN0  , 0xDA, 4);
Sbit (MAT0   , 0xDA, 3);
Sbit (TOG0   , 0xDA, 2);
Sbit (PWM0   , 0xDA, 1);
Sbit (ECCF0  , 0xDA, 0);
//CCAPM1
Sbit (ECOM1  , 0xDB, 6);
Sbit (CAPP1  , 0xDB, 5);
Sbit (CAPN1  , 0xDB, 4);
Sbit (MAT1   , 0xDB, 3);
Sbit (TOG1   , 0xDB, 2);
Sbit (PWM1   , 0xDB, 1);
Sbit (ECCF1  , 0xDB, 0);
//CCAPM2
Sbit (ECOM2  , 0xDC, 6);
Sbit (CAPP2  , 0xDC, 5);
Sbit (CAPN2  , 0xDC, 4);
Sbit (MAT2   , 0xDC, 3);
Sbit (TOG2   , 0xDC, 2);
Sbit (PWM2   , 0xDC, 1);
Sbit (ECCF2  , 0xDC, 0);
//CCAPM3
Sbit (ECOM3  , 0xDD, 6);
Sbit (CAPP3  , 0xDD, 5);
Sbit (CAPN3  , 0xDD, 4);
Sbit (MAT3   , 0xDD, 3);
Sbit (TOG3   , 0xDD, 2);
Sbit (PWM3   , 0xDD, 1);
Sbit (ECCF3  , 0xDD, 0);
//CCAPM4
Sbit (ECOM4  , 0xDE, 6);
Sbit (CAPP4  , 0xDE, 5);
Sbit (CAPN4  , 0xDE, 4);
Sbit (MAT4   , 0xDE, 3);
Sbit (TOG4   , 0xDE, 2);
Sbit (PWM4   , 0xDE, 1);
Sbit (ECCF4  , 0xDE, 0);
//SCON
Sbit (SM0  , 0x98, 7);
Sbit (FE   , 0x98, 7);
Sbit (SM1  , 0x98, 6);
Sbit (SM2  , 0x98, 5);
Sbit (REN  , 0x98, 4);
Sbit (TB8  , 0x98, 3);
Sbit (RB8  , 0x98, 2);
Sbit (TI   , 0x98, 1);
Sbit (RI   , 0x98, 0);
//BDRCON
Sbit (BRR  , 0x9B, 4);
Sbit (TBCK  , 0x9B, 3);
Sbit (RBCK  , 0x9B, 2);
Sbit (SPD   , 0x9B, 1);
Sbit (SRC   , 0x9B, 0);

/*--------------------- PCA registers -----------------------------*/
   

/* CCON */
Sbit (CF   , 0xD8, 7);
Sbit (CR   , 0xD8, 6);

Sbit (CCF4   , 0xD8, 4);
Sbit (CCF3  , 0xD8, 3);
Sbit (CCF2  , 0xD8, 2);
Sbit (CCF1  , 0xD8, 1);
Sbit (CCF0  , 0xD8, 0);

/*-------------------- Keyboard control registers -----------------*/

Sbit (KBLS7 , 0x9C, 7);
Sbit (KBLS6 , 0x9C, 6);
Sbit (KBLS5 , 0x9C, 5);
Sbit (KBLS4 , 0x9C, 4);
Sbit (KBLS3 , 0x9C, 3);
Sbit (KBLS2 , 0x9C, 2);
Sbit (KBLS1 , 0x9C, 1);
Sbit (KBLS0 , 0x9C, 0);


Sbit (KBE7 , 0x9D, 7);
Sbit (KBE6 , 0x9D, 6);
Sbit (KBE5 , 0x9D, 5);
Sbit (KBE4 , 0x9D, 4);
Sbit (KBE3 , 0x9D, 3);
Sbit (KBE2 , 0x9D, 2);
Sbit (KBE1 , 0x9D, 1);
Sbit (KBE0 , 0x9D, 0);


Sbit (KBF7 , 0x9E, 7);
Sbit (KBF6 , 0x9E, 6);
Sbit (KBF5 , 0x9E, 5);
Sbit (KBF4 , 0x9E, 4);
Sbit (KBF3 , 0x9E, 3);
Sbit (KBF2 , 0x9E, 2);
Sbit (KBF1 , 0x9E, 1);
Sbit (KBF0 , 0x9E, 0);

/*------ Misc ----------------------------------------------------*/
Sfr ( FCON,  0xD1 );

/*SPI*/

Sbit (SPR0 , 0xC3, 7);
Sbit (SPR1 , 0xC3, 6);
Sbit (CPHA , 0xC3, 5);
Sbit (CPOL , 0xC3, 4);
Sbit (MSTR , 0xC3, 3);
Sbit (SSDIS , 0xC3, 2);
Sbit (SPEN , 0xC3, 1);
Sbit (SPR2 , 0xC3, 0);

Sbit (SPIF , 0xC4, 7);
Sbit (WCOL , 0xC4, 6);
Sbit (SSERR , 0xC4, 5);
Sbit (MODF , 0xC4, 4);


