<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ROSE: InstructionEnumsAarch32.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="ROSE"/>
<link href="roseDoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ROSE<span id="projectnumber">&#160;0.11.145.141</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,true,'search.html','Search');
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_9e62d0ec1b5e35066c963e582c20357f.html">Rose</a></li><li class="navelem"><a class="el" href="dir_b6b36e208517412b6f28695766cc080b.html">BinaryAnalysis</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">InstructionEnumsAarch32.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="preprocessor">#ifndef ROSE_BinaryAnalysis_InstructionEnumsAarch32_H</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="preprocessor">#define ROSE_BinaryAnalysis_InstructionEnumsAarch32_H</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="preprocessor">#include &lt;featureTests.h&gt;</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="preprocessor">#ifdef ROSE_ENABLE_ASM_AARCH32</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span> </div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="preprocessor">#include &lt;capstone/arm.h&gt;</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespaceRose.html">Rose</a> {</div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="keyword">namespace </span>BinaryAnalysis {</div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span>using ::arm_insn;                                       <span class="comment">// from capstone</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">using </span>Aarch32InstructionKind = ::arm_insn;              </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>using ::arm_cc;</div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="keyword">using </span>Aarch32InstructionCondition = ::arm_cc;           </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Exception major numbers.</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="keyword">enum</span> <a class="code hl_function" href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#aa680946874bfb122e9d21fa36e09e484">Aarch32Exception</a> {</div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>    aarch32_exception_svc,                              <span class="comment">// Exception for the SVC instruction.</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>    aarch32_exception_udf,                              <span class="comment">// Exception for the UDF instruction.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>    aarch32_exception_hvc                               <span class="comment">// Exception for hypervisor calls.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>};</div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span> </div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Major register numbers for AArch32.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="keyword">enum</span> <a class="code hl_function" href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#affeef36cf946b1a445d42f847b84c3ca">Aarch32RegisterClass</a> {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    aarch32_regclass_gpr,                               <span class="comment">// General purpose registers.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    aarch32_regclass_sys,                               <span class="comment">// Special purpose, non-user registers.</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    aarch32_regclass_ext,                               <span class="comment">// NEON and VFP extension register bank.</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    aarch32_regclass_coproc,                            <span class="comment">// Coprocessor.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    aarch32_regclass_debug                              <span class="comment">// Debug registers.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>};</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// General purpose registers for AArch32.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">enum</span> <a class="code hl_function" href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#ab37a1e26ab3edd13be3003b803d64712">Aarch32GeneralPurposeRegister</a> {</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    aarch32_gpr_sb = 9,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    aarch32_gpr_sl = 10,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    aarch32_gpr_fp = 11,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    aarch32_gpr_ip = 12,                                <span class="comment">// not the instruction pointer</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    aarch32_gpr_sp = 13,                                <span class="comment">// User stack pointer. Not the priviledged stack pointers.</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    aarch32_gpr_lr = 14,                                <span class="comment">// User link register. Not the privileged link registers.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    aarch32_gpr_pc = 15</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>};</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">// Debug registers for AArch32.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">enum</span> <a class="code hl_function" href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#a0b4650b3dc1117a51c308878bb57681c">Aarch32DebugRegister</a> {</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    <span class="comment">// These numbers are specified in the ARM documentation</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    aarch32_debug_didr = 0,                             <span class="comment">// Debug ID register.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="comment">// 1 - 5 is reserved</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>    aarch32_debug_wfar = 6,                             <span class="comment">// Watchpoint fault address register.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>    aarch32_debug_vcr = 7,                              <span class="comment">// Vector catch register.</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="comment">// 8 reserved</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    aarch32_debug_ecr = 9,                              <span class="comment">// Event catch register.</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    aarch32_debug_dsccr = 10,                           <span class="comment">// Debug state catch control register.</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    aarch32_debug_dsmcr = 11,                           <span class="comment">// Debug state MMU control register.</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>    <span class="comment">// 12 - 31 are reserved</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    aarch32_debug_dtrrx = 32,                           <span class="comment">// DTRRX external view.</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    aarch32_debug_itr = 33,                             <span class="comment">// Instruction transfer register.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    aarch32_debug_dscr = 34,                            <span class="comment">// DSCR external view.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    aarch32_debug_dtrtx = 35,                           <span class="comment">// DTRTX external view.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    aarch32_debug_drcr = 36,                            <span class="comment">// Debug run control register.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="comment">// 37 - 63 are reserved</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    aarch32_debug_bvr0 = 64,                            <span class="comment">// First breakpoint value register. There are 16 of these.</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="comment">// 65 - 79 are the other 15 BVR registers</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>    aarch32_debug_bcr0 = 80,                            <span class="comment">// First breakpiont control register. There are 16 of these.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <span class="comment">// 81 - 95 are the other 15 BCR registers</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    aarch32_debug_wvr0 = 96,                            <span class="comment">// First watchpoint value register. There are 16 of these.</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="comment">// 97 - 111 are the other 15 WVR registers</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    aarch32_debug_wcr0 = 112,                           <span class="comment">// First watchpoint control register. There are 16 of these.</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>    <span class="comment">// 128 - 191 are reserved</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>    aarch32_debug_oslar = 192,                          <span class="comment">// OS lock access register.</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    aarch32_debug_oslsr = 193,                          <span class="comment">// OS lock status register.</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    aarch32_debug_ossrr = 194,                          <span class="comment">// OS save and restore register.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="comment">// 195 reserved</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    aarch32_debug_prcr = 196,                           <span class="comment">// Device power-down and reset control register.</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    aarch32_debug_prsr = 197,                           <span class="comment">// Device power-down and reset status register.</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="comment">// 198 - 511 are reserved</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="comment">// 512 - 575 are implementation defined</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="comment">// 576 - 831 are reserved</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="comment">// 832 - 895 are processor identification registers (no names given in documentation)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>    <span class="comment">// 896 - 927 are reserved</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <span class="comment">// 928 - 959 are implementation defined</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    aarch32_debug_itctrl = 960,                         <span class="comment">// Integration mode control register.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="comment">// 961 -999 are reserved for management register expansion</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    aarch32_debug_claimset = 1000,                      <span class="comment">// Claim tag set register.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    aarch32_debug_claimclr = 1001,                      <span class="comment">// Claim tag clear register.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="comment">// 1002 - 1003 are reserved</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    aarch32_debug_lar = 1004,                           <span class="comment">// Lock access register.</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    aarch32_debug_lsr = 1005,                           <span class="comment">// Lock status register.</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    aarch32_debug_authstatus = 1006,                    <span class="comment">// Authentication status register.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span>    <span class="comment">// 1007 - 1009 are reserved</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    aarch32_debug_devid = 1010,                         <span class="comment">// Device identifier.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    aarch32_debug_devtype = 1011,                       <span class="comment">// Device type register.</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    aarch32_debug_peripheralid0 = 1012,                 <span class="comment">// Peripheral identification registers. There are 8 of these.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    aarch32_debug_componentid0 = 1020,                  <span class="comment">// Component identification registers. There are 4 of these.</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="comment">// These registers have their register number specified as &quot;N/A&quot; in the documentation: &quot;These registers are only</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="comment">// implemented through the Baseline CP14 Interface and do not have register numbers or offsets.&quot;</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    aarch32_debug_drar = 2000,</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    aarch32_debug_dsar</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>};</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">// System (non-user) registers for AArch32.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="keyword">enum</span> <a class="code hl_function" href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#a507971253145f1c21cac4dab9b53d2bc">Aarch32SystemRegister</a> {</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    aarch32_sys_r8_usr,</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    aarch32_sys_r8_fiq,</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    aarch32_sys_r9_usr,</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    aarch32_sys_r9_fiq,</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    aarch32_sys_r10_usr,</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>    aarch32_sys_r10_fiq,</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    aarch32_sys_r11_usr,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    aarch32_sys_r11_fiq,</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    aarch32_sys_r12_usr,</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    aarch32_sys_r12_fiq,</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    aarch32_sys_sp_hyp,</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    aarch32_sys_sp_svc,</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    aarch32_sys_sp_abt,</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    aarch32_sys_sp_und,</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    aarch32_sys_sp_mon,</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    aarch32_sys_sp_irq,</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    aarch32_sys_sp_fiq,</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    aarch32_sys_sp_usr,</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    aarch32_sys_lr_svc,</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    aarch32_sys_lr_abt,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    aarch32_sys_lr_und,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    aarch32_sys_lr_mon,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    aarch32_sys_lr_irq,</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    aarch32_sys_lr_fiq,</div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    aarch32_sys_lr_usr,</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    aarch32_sys_cpsr,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    aarch32_sys_apsr,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    aarch32_sys_spsr,                                   <span class="comment">// not really a hardware register: stand in for aarch32_sys_spsr_*</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    aarch32_sys_spsr_hyp,</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    aarch32_sys_spsr_svc,</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    aarch32_sys_spsr_abt,</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    aarch32_sys_spsr_und,</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    aarch32_sys_spsr_mon,</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    aarch32_sys_spsr_irq,</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>    aarch32_sys_spsr_fiq,</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    aarch32_sys_ipsr,</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    aarch32_sys_iepsr,</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    aarch32_sys_iapsr,</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    aarch32_sys_eapsr,</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    aarch32_sys_psr,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    aarch32_sys_msp,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    aarch32_sys_psp,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    aarch32_sys_primask,</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    aarch32_sys_control,</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    aarch32_sys_fpsid,</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    aarch32_sys_fpscr,</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    aarch32_sys_fpexc,</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    aarch32_sys_fpinst,</div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    aarch32_sys_fpinst2,</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    aarch32_sys_mvfr0,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    aarch32_sys_mvfr1,</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    aarch32_sys_mvfr2,</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    aarch32_sys_itstate,</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    aarch32_sys_unknown                                 <span class="comment">// not really a hardware register; used internally by ROSE</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>};</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>} <span class="comment">// namespace</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>} <span class="comment">// namespace</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="anamespaceRose_html"><div class="ttname"><a href="namespaceRose.html">Rose</a></div><div class="ttdoc">The ROSE library.</div><div class="ttdef"><b>Definition</b> <a href="BinaryTutorial_8dox_source.html#l00003">BinaryTutorial.dox:3</a></div></div>
<div class="ttc" id="anamespacestringify_1_1Rose_1_1BinaryAnalysis_html_a0b4650b3dc1117a51c308878bb57681c"><div class="ttname"><a href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#a0b4650b3dc1117a51c308878bb57681c">stringify::Rose::BinaryAnalysis::Aarch32DebugRegister</a></div><div class="ttdeci">const char * Aarch32DebugRegister(int64_t)</div><div class="ttdoc">Convert Rose::BinaryAnalysis::Aarch32DebugRegister enum constant to a string.</div></div>
<div class="ttc" id="anamespacestringify_1_1Rose_1_1BinaryAnalysis_html_a507971253145f1c21cac4dab9b53d2bc"><div class="ttname"><a href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#a507971253145f1c21cac4dab9b53d2bc">stringify::Rose::BinaryAnalysis::Aarch32SystemRegister</a></div><div class="ttdeci">const char * Aarch32SystemRegister(int64_t)</div><div class="ttdoc">Convert Rose::BinaryAnalysis::Aarch32SystemRegister enum constant to a string.</div></div>
<div class="ttc" id="anamespacestringify_1_1Rose_1_1BinaryAnalysis_html_aa680946874bfb122e9d21fa36e09e484"><div class="ttname"><a href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#aa680946874bfb122e9d21fa36e09e484">stringify::Rose::BinaryAnalysis::Aarch32Exception</a></div><div class="ttdeci">const char * Aarch32Exception(int64_t)</div><div class="ttdoc">Convert Rose::BinaryAnalysis::Aarch32Exception enum constant to a string.</div></div>
<div class="ttc" id="anamespacestringify_1_1Rose_1_1BinaryAnalysis_html_ab37a1e26ab3edd13be3003b803d64712"><div class="ttname"><a href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#ab37a1e26ab3edd13be3003b803d64712">stringify::Rose::BinaryAnalysis::Aarch32GeneralPurposeRegister</a></div><div class="ttdeci">const char * Aarch32GeneralPurposeRegister(int64_t)</div><div class="ttdoc">Convert Rose::BinaryAnalysis::Aarch32GeneralPurposeRegister enum constant to a string.</div></div>
<div class="ttc" id="anamespacestringify_1_1Rose_1_1BinaryAnalysis_html_affeef36cf946b1a445d42f847b84c3ca"><div class="ttname"><a href="namespacestringify_1_1Rose_1_1BinaryAnalysis.html#affeef36cf946b1a445d42f847b84c3ca">stringify::Rose::BinaryAnalysis::Aarch32RegisterClass</a></div><div class="ttdeci">const char * Aarch32RegisterClass(int64_t)</div><div class="ttdoc">Convert Rose::BinaryAnalysis::Aarch32RegisterClass enum constant to a string.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Oct 2 2024 00:08:24 for ROSE by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
