#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000156f1352d90 .scope module, "fifo_tb" "fifo_tb" 2 2;
 .timescale -9 -12;
P_00000156f134d4a0 .param/l "depth" 0 2 4, +C4<00000000000000000000000001100000>;
P_00000156f134d4d8 .param/l "ptr_size" 0 2 5, +C4<00000000000000000000000000000111>;
P_00000156f134d510 .param/l "width_in" 0 2 6, +C4<00000000000000000000000000001000>;
P_00000156f134d548 .param/l "width_out" 0 2 7, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
v00000156f13cc970_0 .var "clk_read", 0 0;
v00000156f13ccf10_0 .var "clk_write", 0 0;
v00000156f13cc8d0_0 .net "counter", 7 0, v00000156f135dfd0_0;  1 drivers
v00000156f13cd2d0_0 .var "data_in", 7 0;
v00000156f13cc790_0 .net "data_out", 7 0, v00000156f1354420_0;  1 drivers
v00000156f13ccbf0_0 .net "empty", 0 0, v00000156f13544c0_0;  1 drivers
v00000156f13cc6f0_0 .var "enable_read", 0 0;
v00000156f13ccfb0_0 .var "enable_write", 0 0;
v00000156f13cca10_0 .net "full", 0 0, v00000156f13cc240_0;  1 drivers
v00000156f13cc510_0 .net "half_full", 0 0, v00000156f13cc2e0_0;  1 drivers
v00000156f13cd0f0_0 .var/i "i", 31 0;
v00000156f13cc5b0_0 .var "rst", 0 0;
v00000156f13ccc90_0 .var/i "tb_cycle_number", 31 0;
v00000156f13cc830_0 .var "temp_data", 7 0;
v00000156f13cc3d0_0 .var/i "total_errors", 31 0;
E_00000156f134f9f0 .event "tb_write_until_full";
E_00000156f134fa70 .event "tb_reset";
E_00000156f134f770 .event "tb_read_until_empty";
E_00000156f134eeb0 .event "tb_cycle_update";
E_00000156f134f0b0 .event "rst_low";
E_00000156f134f470 .event "rst_high";
E_00000156f134f370 .event "error";
S_00000156f135dcb0 .scope task, "dequeue" "dequeue" 2 115, 2 115 0, S_00000156f1352d90;
 .timescale -9 -12;
v00000156f1307360_0 .var "data", 7 0;
E_00000156f134f570 .event posedge, v00000156f1352f20_0;
TD_fifo_tb.dequeue ;
    %load/vec4 v00000156f13ccbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 118 "$display", "Warning: Cannot dequeue: FIFO is empty." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000156f13cc790_0;
    %store/vec4 v00000156f1307360_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156f13cc6f0_0, 0, 1;
    %wait E_00000156f134f570;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156f13cc6f0_0, 0, 1;
T_0.1 ;
    %end;
S_00000156f135de40 .scope task, "enqueue" "enqueue" 2 100, 2 100 0, S_00000156f1352d90;
 .timescale -9 -12;
v00000156f1306f10_0 .var "data", 7 0;
E_00000156f134f4f0 .event posedge, v00000156f134d790_0;
TD_fifo_tb.enqueue ;
    %load/vec4 v00000156f13cca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 2 103 "$display", "Warning: Cannot enqueue: FIFO is full." {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000156f1306f10_0;
    %store/vec4 v00000156f13cd2d0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156f13ccfb0_0, 0, 1;
    %wait E_00000156f134f4f0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156f13ccfb0_0, 0, 1;
T_1.3 ;
    %end;
S_00000156f1354290 .scope module, "queue" "fifo" 2 84, 3 10 0, S_00000156f1352d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_read";
    .port_info 1 /INPUT 1 "clk_write";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "enable_read";
    .port_info 4 /INPUT 1 "enable_write";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "full";
    .port_info 9 /OUTPUT 1 "half_full";
    .port_info 10 /OUTPUT 8 "counter";
P_00000156f130bd60 .param/l "depth" 0 3 11, +C4<00000000000000000000000001100000>;
P_00000156f130bd98 .param/l "ptr_size" 0 3 12, +C4<00000000000000000000000000000111>;
P_00000156f130bdd0 .param/l "width_in" 0 3 13, +C4<00000000000000000000000000001000>;
P_00000156f130be08 .param/l "width_out" 0 3 14, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
v00000156f1352f20_0 .net "clk_read", 0 0, v00000156f13cc970_0;  1 drivers
v00000156f134d790_0 .net "clk_write", 0 0, v00000156f13ccf10_0;  1 drivers
v00000156f135dfd0_0 .var "counter", 7 0;
v00000156f135e070_0 .net "data_in", 7 0, v00000156f13cd2d0_0;  1 drivers
v00000156f1354420_0 .var "data_out", 7 0;
v00000156f13544c0_0 .var "empty", 0 0;
v00000156f13cc060_0 .net "enable_read", 0 0, v00000156f13cc6f0_0;  1 drivers
v00000156f13cc100_0 .net "enable_write", 0 0, v00000156f13ccfb0_0;  1 drivers
v00000156f13cc1a0 .array "fifo_mem", 0 95, 7 0;
v00000156f13cc240_0 .var "full", 0 0;
v00000156f13cc2e0_0 .var "half_full", 0 0;
v00000156f13cd050_0 .var/i "i", 31 0;
v00000156f13ccdd0_0 .var "ptr_read", 6 0;
v00000156f13cce70_0 .var "ptr_write", 6 0;
v00000156f13ccd30_0 .net "rst", 0 0, v00000156f13cc5b0_0;  1 drivers
E_00000156f134f2f0 .event posedge, v00000156f13ccd30_0;
E_00000156f134f130 .event anyedge, v00000156f135dfd0_0;
    .scope S_00000156f1354290;
T_2 ;
    %wait E_00000156f134f130;
    %load/vec4 v00000156f135dfd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000156f13544c0_0, 0, 1;
    %load/vec4 v00000156f135dfd0_0;
    %pad/u 32;
    %pushi/vec4 96, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000156f13cc240_0, 0, 1;
    %load/vec4 v00000156f135dfd0_0;
    %pad/u 32;
    %pushi/vec4 48, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000156f13cc2e0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000156f1354290;
T_3 ;
    %wait E_00000156f134f2f0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000156f135dfd0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000156f13cce70_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v00000156f13ccdd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000156f1354420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000156f13544c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156f13cc240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000156f13cc2e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156f13cd050_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000156f13cd050_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000156f13cd050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156f13cc1a0, 0, 4;
    %load/vec4 v00000156f13cd050_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156f13cd050_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000156f1354290;
T_4 ;
    %wait E_00000156f134f570;
    %load/vec4 v00000156f13cc060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000156f13544c0_0;
    %nor/r;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000156f13ccdd0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000156f13cc1a0, 4;
    %assign/vec4 v00000156f1354420_0, 0;
    %load/vec4 v00000156f13ccdd0_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000156f13ccdd0_0, 0;
    %load/vec4 v00000156f135dfd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v00000156f135dfd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000156f1354420_0;
    %assign/vec4 v00000156f1354420_0, 0;
    %load/vec4 v00000156f13ccdd0_0;
    %assign/vec4 v00000156f13ccdd0_0, 0;
    %load/vec4 v00000156f135dfd0_0;
    %assign/vec4 v00000156f135dfd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000156f1354290;
T_5 ;
    %wait E_00000156f134f4f0;
    %load/vec4 v00000156f13cc100_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000156f13cc240_0;
    %nor/r;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000156f135e070_0;
    %load/vec4 v00000156f13cce70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156f13cc1a0, 0, 4;
    %load/vec4 v00000156f13cce70_0;
    %addi 1, 0, 7;
    %assign/vec4 v00000156f13cce70_0, 0;
    %load/vec4 v00000156f135dfd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000156f135dfd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000156f13cce70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000156f13cc1a0, 4;
    %load/vec4 v00000156f13cce70_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000156f13cc1a0, 0, 4;
    %load/vec4 v00000156f13cce70_0;
    %assign/vec4 v00000156f13cce70_0, 0;
    %load/vec4 v00000156f135dfd0_0;
    %assign/vec4 v00000156f135dfd0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000156f1352d90;
T_6 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000156f13ccc90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156f13cc3d0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_00000156f1352d90;
T_7 ;
T_7.0 ;
    %wait E_00000156f134eeb0;
    %load/vec4 v00000156f13ccc90_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156f13ccc90_0, 0, 32;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_00000156f1352d90;
T_8 ;
T_8.0 ;
    %wait E_00000156f134f370;
    %load/vec4 v00000156f13cc3d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156f13cc3d0_0, 0, 32;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_00000156f1352d90;
T_9 ;
    %vpi_call 2 49 "$display", "\011\011TB Cycle Number,\011error count" {0 0 0};
    %vpi_call 2 50 "$monitor", "\011%d,\011%d", v00000156f13ccc90_0, v00000156f13cc3d0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000156f1352d90;
T_10 ;
T_10.0 ;
    %wait E_00000156f134f0b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156f13cc5b0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_00000156f1352d90;
T_11 ;
T_11.0 ;
    %wait E_00000156f134f470;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000156f13cc5b0_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_00000156f1352d90;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156f13cc970_0, 0, 1;
T_12.0 ;
    %delay 2000, 0;
    %load/vec4 v00000156f13cc970_0;
    %inv;
    %store/vec4 v00000156f13cc970_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_00000156f1352d90;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000156f13ccf10_0, 0, 1;
T_13.0 ;
    %delay 1500, 0;
    %load/vec4 v00000156f13ccf10_0;
    %inv;
    %store/vec4 v00000156f13ccf10_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_00000156f1352d90;
T_14 ;
T_14.0 ;
    %wait E_00000156f134fa70;
    %delay 3000, 0;
    %event E_00000156f134f470;
    %delay 3000, 0;
    %event E_00000156f134f0b0;
    %load/vec4 v00000156f13ccbf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_14.1, 4;
    %event E_00000156f134f370;
T_14.1 ;
    %load/vec4 v00000156f13cca10_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_14.3, 4;
    %event E_00000156f134f370;
T_14.3 ;
    %load/vec4 v00000156f13cc510_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_14.5, 4;
    %event E_00000156f134f370;
T_14.5 ;
    %load/vec4 v00000156f13cc790_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.7, 4;
    %event E_00000156f134f370;
T_14.7 ;
    %load/vec4 v00000156f13cc8d0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.9, 4;
    %event E_00000156f134f370;
T_14.9 ;
    %event E_00000156f134eeb0;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_00000156f1352d90;
T_15 ;
T_15.0 ;
    %wait E_00000156f134f9f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156f13cd0f0_0, 0, 32;
T_15.1 ;
    %load/vec4 v00000156f13cd0f0_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_15.2, 5;
    %load/vec4 v00000156f13cca10_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_15.3, 4;
    %event E_00000156f134f370;
T_15.3 ;
    %load/vec4 v00000156f13cd0f0_0;
    %pad/s 8;
    %store/vec4 v00000156f1306f10_0, 0, 8;
    %fork TD_fifo_tb.enqueue, S_00000156f135de40;
    %join;
    %load/vec4 v00000156f13ccbf0_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_15.5, 4;
    %event E_00000156f134f370;
T_15.5 ;
    %load/vec4 v00000156f13cd0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156f13cd0f0_0, 0, 32;
    %jmp T_15.1;
T_15.2 ;
    %load/vec4 v00000156f13cd0f0_0;
    %pad/s 8;
    %store/vec4 v00000156f1306f10_0, 0, 8;
    %fork TD_fifo_tb.enqueue, S_00000156f135de40;
    %join;
    %load/vec4 v00000156f13cca10_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_15.7, 4;
    %event E_00000156f134f370;
T_15.7 ;
    %load/vec4 v00000156f13ccbf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.9, 4;
    %event E_00000156f134f370;
T_15.9 ;
    %event E_00000156f134eeb0;
    %delay 5000, 0;
    %event E_00000156f134f770;
    %jmp T_15.0;
    %end;
    .thread T_15;
    .scope S_00000156f1352d90;
T_16 ;
T_16.0 ;
    %wait E_00000156f134f770;
    %load/vec4 v00000156f13ccbf0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.1, 4;
    %event E_00000156f134f370;
T_16.1 ;
    %load/vec4 v00000156f13cca10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.3, 4;
    %event E_00000156f134f370;
T_16.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000156f13cd0f0_0, 0, 32;
T_16.5 ;
    %load/vec4 v00000156f13cd0f0_0;
    %cmpi/s 96, 0, 32;
    %jmp/0xz T_16.6, 5;
    %fork TD_fifo_tb.dequeue, S_00000156f135dcb0;
    %join;
    %load/vec4 v00000156f1307360_0;
    %store/vec4 v00000156f13cc830_0, 0, 8;
    %load/vec4 v00000156f13cca10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.7, 4;
    %event E_00000156f134f370;
T_16.7 ;
    %load/vec4 v00000156f13cd0f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000156f13cd0f0_0, 0, 32;
    %jmp T_16.5;
T_16.6 ;
    %fork TD_fifo_tb.dequeue, S_00000156f135dcb0;
    %join;
    %load/vec4 v00000156f1307360_0;
    %store/vec4 v00000156f13cc830_0, 0, 8;
    %load/vec4 v00000156f13ccbf0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_16.9, 4;
    %event E_00000156f134f370;
T_16.9 ;
    %load/vec4 v00000156f13cca10_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_16.11, 4;
    %event E_00000156f134f370;
T_16.11 ;
    %event E_00000156f134eeb0;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_00000156f1352d90;
T_17 ;
    %delay 0, 0;
    %event E_00000156f134fa70;
    %delay 6000, 0;
    %event E_00000156f134f9f0;
    %end;
    .thread T_17;
    .scope S_00000156f1352d90;
T_18 ;
    %delay 5000000, 0;
    %vpi_call 2 205 "$display", "Total Error Count: ", v00000156f13cc3d0_0 {0 0 0};
    %vpi_call 2 206 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_00000156f1352d90;
T_19 ;
    %vpi_call 2 211 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call 2 212 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000156f1352d90 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fifo_tb.v";
    "fifo.v";
