// Seed: 1906570682
module module_0;
  always begin : LABEL_0
    id_1 <= -1'h0;
  end
  wire id_2, id_3;
  wire id_4, id_5;
  assign id_4 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri0 id_2,
    output wire id_3,
    output wire id_4,
    output wand id_5,
    output supply1 id_6,
    output supply1 id_7,
    input supply1 id_8,
    output wire id_9,
    input wor id_10#(-1),
    id_23,
    output wor id_11,
    output wire id_12,
    input tri id_13,
    input uwire id_14,
    input wor id_15,
    input wire id_16,
    output uwire id_17,
    input tri1 id_18,
    output wire id_19,
    input uwire id_20,
    output tri id_21
);
  assign id_17 = 1 <= 1;
  wire id_24, id_25;
  module_0 modCall_1 ();
endmodule
