FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"V3P3\G";
2"UN$1$RSMD0805$I16$B";
3"VTT\G";
4"TUB_CLK_IN";
5"EN_CLK_DIV_ECL";
6"GND\G";
7"VEE\G";
8"DEFAULT_CLK";
9"BCKP_CLK";
10"VEE\G";
11"FOX_100MHZ_P";
12"CLK_SEL_ECL_P";
13"CLK_SEL_ECL_N";
14"RESET_CLK_DIV_ECL";
15"VCC\G";
16"UN$1$RSMD0805$I17$B";
17"VEE\G";
18"RESET";
19"CLK_SEL";
20"GND\G";
21"GND\G";
22"GND\G";
23"VCC\G";
24"GND\G";
25"VEE\G";
26"BCKP_CLK*";
27"FOX_CLK_LVPECL_N";
28"FOX_CLK_LVPECL_P";
%"FOXCLOCK"
"1","(-3775,3425)","0","misc","I1";
;
ROOM"CLK_PICK"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"NC"0;
"ED"0;
"OUT* \B"27;
"OUT"28;
%"RSMD0805"
"1","(-775,3075)","1","resistors","I10";
;
$LOCATION"?"
VALUE"50"
ROOM"CLK_PICK"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"3;
"B<0>"12;
%"RSMD0805"
"1","(-975,3175)","1","resistors","I11";
;
VALUE"50"
$LOCATION"?"
ROOM"CLK_PICK"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"3;
"B<0>"11;
%"RSMD0805"
"1","(-825,3100)","1","resistors","I12";
;
$LOCATION"?"
ROOM"CLK_PICK"
VALUE"50"
PACKTYPE"0805"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"3;
"B<0>"13;
%"OUTPORT"
"1","(1075,3625)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(1075,3475)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"9;
%"SY100EL91L"
"1","(-2450,3275)","0","ecl","I15";
;
ROOM"CLK_PICK"
CDS_LMAN_SYM_OUTLINE"-150,325,150,-200"
CDS_LIB"ecl";
"VCC2"1;
"VCC1"1;
"GND1"6;
"GND0"6;
"VCC0"1;
"PECL_VBB0"0;
"PECL_VBB1"0;
"Q2* \B"0;
"Q1* \B"0;
"Q0* \B"16;
"Q2"0;
"Q1"0;
"Q0"2;
"D2* \B"0;
"D1* \B"0;
"D0* \B"27;
"D2"0;
"D1"0;
"D0"28;
"VEE"7;
%"RSMD0805"
"1","(-2025,2975)","1","resistors","I16";
;
VALUE"50"
$LOCATION"?"
ROOM"CLK_PICK"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
PACKTYPE"0805"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"3;
"B<0>"2;
%"RSMD0805"
"1","(-1975,3000)","1","resistors","I17";
;
VALUE"50"
ROOM"CLK_PICK"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"3;
"B<0>"16;
%"RSMD0805"
"1","(-1750,2850)","1","resistors","I18";
;
VALUE"50"
$LOCATION"?"
ROOM"CLK_PICK"
PACKTYPE"0805"
TOL_ON_OFF"ON"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"3;
"B<0>"14;
%"RSMD0805"
"1","(-1600,2850)","1","resistors","I19";
;
VALUE"50"
ROOM"CLK_PICK"
$LOCATION"?"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"3;
"B<0>"5;
%"INPORT"
"1","(-2000,4500)","0","standard","I20";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"18;
%"CSMD0603"
"1","(-425,3950)","0","capacitors","I21";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
ROOM"CLK_PICK"
TOL"10%"
CDS_LIB"capacitors"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
POSTOL"10%";
"B<0>"10;
"A<0>"21;
%"CSMD0603"
"1","(-1075,3900)","0","capacitors","I22";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"CLK_PICK"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"17;
"A<0>"22;
%"CSMD0603"
"1","(-1425,3900)","0","capacitors","I23";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"CLK_PICK"
CDS_LIB"capacitors"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%";
"B<0>"22;
"A<0>"23;
%"CSMD0603"
"1","(-1700,3750)","0","capacitors","I24";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
ROOM"CLK_PICK"
POSTOL"10%"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"25;
"A<0>"24;
%"CSMD0603"
"1","(-2300,3775)","0","capacitors","I25";
;
VOLTAGE"50V"
ROOM"CLK_PICK"
PART_NAME"CSMD0603"
VALUE"0.1UF"
PACKTYPE"0603"
POSTOL"10%"
TOL"10%"
CDS_LIB"capacitors"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"1;
"A<0>"6;
%"CSMD0603"
"1","(-2725,3775)","0","capacitors","I26";
;
VALUE"0.1UF"
ROOM"CLK_PICK"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
POSTOL"10%";
"B<0>"6;
"A<0>"7;
%"CSMD0603"
"1","(-3750,3725)","0","capacitors","I27";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
ROOM"CLK_PICK"
PART_NAME"CSMD0603"
POSTOL"10%"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
TOL_ON_OFF"ON"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"0;
"A<0>"0;
%"SY100EL34L"
"1","(-1650,3300)","0","misc","I3";
;
ROOM"CLK_PICK"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175";
"Q0"11;
"Q1"0;
"Q2"0;
"Q0* \B"0;
"Q1* \B"0;
"Q2* \B"0;
"VEE"25;
"EN* \B"5;
"CLK* \B"16;
"CLK"2;
"VBB"0;
"MR"14;
"GND0"24;
"GND1"24;
"GND2"24;
%"MC10H104"
"1","(-400,3450)","0","ecl","I4";
;
ROOM"CLK_PICK"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,325,125,-200";
"VEE"10;
"GND2"21;
"GND1"21;
"Q4* \B"26;
"Q4"9;
"Q3"9;
"Q2"8;
"Q1"8;
"B4"12;
"B3"13;
"B2"13;
"B1"12;
"A4"4;
"A3"11;
"A2"4;
"A1"11;
%"MC10H124"
"1","(-1300,4325)","0","ecl","I5";
;
ROOM"CLK_PICK"
CDS_LMAN_SYM_OUTLINE"-175,375,175,-200"
CDS_LIB"ecl";
"COMMON"15;
"GND"22;
"VCC"23;
"VEE"17;
"D_OUT* \B"0;
"C_OUT* \B"0;
"B_OUT* \B"0;
"A_OUT* \B"13;
"D_OUT"0;
"C_OUT"5;
"B_OUT"14;
"A_OUT"12;
"D_IN"0;
"C_IN"20;
"B_IN"18;
"A_IN"19;
%"INPORT"
"1","(-2000,4575)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"19;
%"INPORT"
"1","(-1550,2500)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"TESTPOINT_L"
"1","(150,3350)","0","misc","I8";
;
ROOM"CLK_PICK"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"26;
%"RSMD0805"
"1","(-100,3050)","1","resistors","I9";
;
VALUE"50"
$LOCATION"?"
ROOM"CLK_PICK"
CDS_LIB"resistors"
MAX_TEMP"RTMAX"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
TC2"RTMPO"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
TOL"1%"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"3;
"B<0>"26;
END.
