// Seed: 2731218814
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  id_8(
      1 ^ 1'b0, 1 - 1, id_4, id_7, -1
  );
  assign module_2.type_1 = 0;
endmodule
module module_1 (
    output tri1 id_0
);
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3
  );
endmodule
module module_2 (
    input uwire id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    input tri id_5,
    output tri id_6,
    input wor id_7,
    input uwire id_8,
    input wor id_9,
    output logic id_10,
    input tri id_11,
    input tri id_12,
    id_17,
    input supply0 id_13,
    output uwire id_14,
    output wand id_15
);
  supply0 id_18 = id_11;
  assign id_17 = id_3;
  assign id_17 = 1;
  parameter id_19 = -1;
  wire id_20;
  always id_10 <= #1 -1;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_19,
      id_20,
      id_19
  );
  wire id_21;
  wire id_22;
endmodule
