<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: n22_gnrl_icb_splt</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_n22_gnrl_icb_splt'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_n22_gnrl_icb_splt')">n22_gnrl_icb_splt</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.69</td>
<td class="s10 cl rt"><a href="mod271.html#Line" >100.00</a></td>
<td class="s7 cl rt"><a href="mod271.html#Cond" > 75.00</a></td>
<td class="s5 cl rt"><a href="mod271.html#Toggle" > 51.75</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod271.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/n22_core/ucore/hdl/n22_gnrl_icbs.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/common/uvc_lib/rs_base_vc/../../../../design/ip/Andes_N22/andes_ip/n22_core/ucore/hdl/n22_gnrl_icbs.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_12389"  onclick="showContent('inst_tag_12389')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt</a></td>
<td class="s5 cl rt"> 57.73</td>
<td class="s10 cl rt"><a href="mod271.html#inst_tag_12389_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod271.html#inst_tag_12389_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod271.html#inst_tag_12389_Toggle" > 30.93</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod271.html#inst_tag_12389_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_12388"  onclick="showContent('inst_tag_12388')">gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt</a></td>
<td class="s9 cl rt"> 93.14</td>
<td class="s10 cl rt"><a href="mod271.html#inst_tag_12388_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod271.html#inst_tag_12388_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod271.html#inst_tag_12388_Toggle" > 72.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod271.html#inst_tag_12388_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_12389'>
<hr>
<a name="inst_tag_12389"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_12389" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.73</td>
<td class="s10 cl rt"><a href="mod271.html#inst_tag_12389_Line" >100.00</a></td>
<td class="s5 cl rt"><a href="mod271.html#inst_tag_12389_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod271.html#inst_tag_12389_Toggle" > 30.93</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod271.html#inst_tag_12389_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.79</td>
<td class="s8 cl rt"> 89.47</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 30.56</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.14</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 45.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 45.29</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2717.html#inst_tag_204987" >u_n22_lbiu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2975.html#inst_tag_215135" id="tag_urg_inst_215135">gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo</a></td>
<td class="s5 cl rt"> 50.16</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.81</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_12388'>
<hr>
<a name="inst_tag_12388"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy26.html#tag_urg_inst_12388" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.14</td>
<td class="s10 cl rt"><a href="mod271.html#inst_tag_12388_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod271.html#inst_tag_12388_Cond" >100.00</a></td>
<td class="s7 cl rt"><a href="mod271.html#inst_tag_12388_Toggle" > 72.57</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod271.html#inst_tag_12388_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.01</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 72.06</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2931.html#inst_tag_213717" >u_n22_biu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2975.html#inst_tag_215134" id="tag_urg_inst_215134">gen_splt_num_gt_1.gen_fifo_dp_1.u_n22_gnrl_rspid_fifo</a></td>
<td class="s8 cl rt"> 87.30</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.90</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_n22_gnrl_icb_splt'>
<a name="Line"></a>
Line Coverage for Module : <a name="1195534342"></a>
<a href="mod271.html" >n22_gnrl_icb_splt ( parameter AW=32,DW=32,USE_ALL_READY=1,FIFO_OUTS_NUM=1,FIFO_CUT_READY=0,SPLT_NUM=2,SPLT_PTR_1HOT=1,SPLT_PTR_W=2,ALLOW_DIFF=1,ALLOW_0CYCL_RSP=0,VLD_MSK_PAYLOAD=0,USR_W=10 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s9 cl rt"> 93.14</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod271.html#inst_tag_12387_Line" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>799</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>931</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
798                            always @ (*) begin : i_splt_indic_id_PROC
799        1/1                   i_splt_indic_id = i_icb_splt_indic;
800                            end
801                         end
802                         else begin:gen_ptr_not_1hot
803                            always @ (*) begin : i_splt_indic_id_PROC
804                              i_splt_indic_id = {SPLT_PTR_W{1'b0}};
805                              for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
806                                i_splt_indic_id = i_splt_indic_id | ({SPLT_PTR_W{i_icb_splt_indic[j]}} &amp; $unsigned(j[SPLT_PTR_W-1:0]));
807                              end
808                            end
809                         end
810                     
811                         assign rspid_fifo_wen = i_icb_cmd_valid &amp; i_icb_cmd_ready;
812                         assign rspid_fifo_ren = i_icb_rsp_valid &amp; i_icb_rsp_ready;
813                     
814                         if(ALLOW_0CYCL_RSP == 1) begin: gen_allow_0rsp
815                             assign rspid_fifo_bypass = rspid_fifo_empty &amp; rspid_fifo_wen &amp; rspid_fifo_ren;
816                             assign o_icb_rsp_port_id = rspid_fifo_empty ? rspid_fifo_wdat : rspid_fifo_rdat;
817                             assign i_icb_rsp_valid     = i_icb_rsp_valid_pre;
818                             assign i_icb_rsp_ready_pre = i_icb_rsp_ready;
819                         end
820                         else begin: gen_no_allow_0rsp
821                             assign rspid_fifo_bypass = 1'b0;
822                             assign o_icb_rsp_port_id = rspid_fifo_empty ? {SPLT_PTR_W{1'b0}} : rspid_fifo_rdat;
823                             assign i_icb_rsp_valid     = (~rspid_fifo_empty) &amp; i_icb_rsp_valid_pre;
824                             assign i_icb_rsp_ready_pre = (~rspid_fifo_empty) &amp; i_icb_rsp_ready;
825                         end
826                     
827                         assign rspid_fifo_i_valid = rspid_fifo_wen &amp; (~rspid_fifo_bypass);
828                         assign rspid_fifo_full    = (~rspid_fifo_i_ready);
829                         assign rspid_fifo_o_ready = rspid_fifo_ren &amp; (~rspid_fifo_bypass);
830                         assign rspid_fifo_empty   = (~rspid_fifo_o_valid);
831                     
832                         assign rspid_fifo_wdat   = i_splt_indic_id;
833                     
834                         if(FIFO_OUTS_NUM == 1) begin:gen_fifo_dp_1
835                           n22_gnrl_pipe_stage # (
836                             .CUT_READY (FIFO_CUT_READY),
837                             .DP  (1),
838                             .DW  (SPLT_PTR_W)
839                           ) u_n22_gnrl_rspid_fifo (
840                             .i_vld(rspid_fifo_i_valid),
841                             .i_rdy(rspid_fifo_i_ready),
842                             .i_dat(rspid_fifo_wdat ),
843                             .o_vld(rspid_fifo_o_valid),
844                             .o_rdy(rspid_fifo_o_ready),
845                             .o_dat(rspid_fifo_rdat ),
846                     
847                             .clk  (clk),
848                             .rst_n(rst_n)
849                           );
850                     
851                         end
852                         else begin: gen_fifo_dp_gt_1
853                           n22_gnrl_fifo # (
854                             .CUT_READY (FIFO_CUT_READY),
855                             .MSKO      (0),
856                             .DP  (FIFO_OUTS_NUM),
857                             .DW  (SPLT_PTR_W)
858                           ) u_n22_gnrl_rspid_fifo (
859                             .i_vld(rspid_fifo_i_valid),
860                             .i_rdy(rspid_fifo_i_ready),
861                             .i_dat(rspid_fifo_wdat ),
862                             .o_vld(rspid_fifo_o_valid),
863                             .o_rdy(rspid_fifo_o_ready),
864                             .o_dat(rspid_fifo_rdat ),
865                     
866                             .clk  (clk),
867                             .rst_n(rst_n)
868                           );
869                         end
870                     
871                         for(i = 0; i &lt; SPLT_NUM; i = i+1)
872                         begin:gen_o_icb_cmd_valid
873                     
874                           for(ii = 0; ii &lt; SPLT_NUM; ii = ii+1)
875                           begin:gen_o_cmd_ready_excpt_this
876                              if(i == ii) begin: gen_same_i
877                                assign o_icb_cmd_ready_excpt_this[i][ii] = 1'b1;
878                              end
879                              else begin: gen_no_same_i
880                                assign o_icb_cmd_ready_excpt_this[i][ii] = o_icb_cmd_ready[ii];
881                              end
882                           end
883                     
884                           if(USE_ALL_READY == 1) begin:gen_all_ready
885                              assign o_icb_cmd_valid[i] = i_icb_splt_indic[i] &amp; i_icb_cmd_valid_pre &amp; (&amp;o_icb_cmd_ready_excpt_this[i]);
886                           end
887                           else begin:gen_non_all_ready
888                              assign o_icb_cmd_valid[i] = i_icb_splt_indic[i] &amp; i_icb_cmd_valid_pre;
889                           end
890                           if(VLD_MSK_PAYLOAD == 0) begin: gen_no_vld_msk_payload
891                               assign o_icb_cmd_read [i] = i_icb_cmd_read ;
892                               assign o_icb_cmd_addr [i] = i_icb_cmd_addr ;
893                               assign o_icb_cmd_wdata[i] = i_icb_cmd_wdata;
894                               assign o_icb_cmd_wmask[i] = i_icb_cmd_wmask;
895                               assign o_icb_cmd_burst[i] = i_icb_cmd_burst;
896                               assign o_icb_cmd_beat [i] = i_icb_cmd_beat ;
897                               assign o_icb_cmd_lock [i] = i_icb_cmd_lock ;
898                               assign o_icb_cmd_excl [i] = i_icb_cmd_excl ;
899                               assign o_icb_cmd_size [i] = i_icb_cmd_size ;
900                               assign o_icb_cmd_usr  [i] = i_icb_cmd_usr  ;
901                           end
902                           else begin: gen_vld_msk_payload
903                               assign o_icb_cmd_read [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_read ;
904                               assign o_icb_cmd_addr [i] = {AW   {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_addr ;
905                               assign o_icb_cmd_wdata[i] = {DW   {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_wdata;
906                               assign o_icb_cmd_wmask[i] = {DW/8 {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_wmask;
907                               assign o_icb_cmd_burst[i] = {3    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_burst;
908                               assign o_icb_cmd_beat [i] = {2    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_beat ;
909                               assign o_icb_cmd_lock [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_lock ;
910                               assign o_icb_cmd_excl [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_excl ;
911                               assign o_icb_cmd_size [i] = {2    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_size ;
912                               assign o_icb_cmd_usr  [i] = {USR_W{o_icb_cmd_valid[i]}} &amp; i_icb_cmd_usr  ;
913                           end
914                         end
915                     
916                         if(SPLT_PTR_1HOT == 1) begin:gen_ptr_1hot_rsp
917                     
918                             for(i = 0; i &lt; SPLT_NUM; i = i+1)
919                             begin:gen_o_icb_rsp_ready
920                               assign o_icb_rsp_ready[i] = (o_icb_rsp_port_id[i] &amp; i_icb_rsp_ready_pre);
921                             end
922                             assign i_icb_rsp_valid_pre = |(o_icb_rsp_valid &amp; o_icb_rsp_port_id);
923                     
924                     
925                             reg sel_i_icb_rsp_err;
926                             reg sel_i_icb_rsp_excl_ok;
927                             reg [DW-1:0] sel_i_icb_rsp_rdata;
928                             reg [USR_W-1:0] sel_i_icb_rsp_usr;
929                     
930                             always @ (*) begin : sel_icb_rsp_PROC
931        1/1                    sel_i_icb_rsp_err   = 1'b0;
932        1/1                    sel_i_icb_rsp_excl_ok   = 1'b0;
933        1/1                    sel_i_icb_rsp_rdata = {DW   {1'b0}};
934        1/1                    sel_i_icb_rsp_usr   = {USR_W{1'b0}};
935        1/1                    for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
936        1/1                      sel_i_icb_rsp_err     = sel_i_icb_rsp_err     | (       o_icb_rsp_port_id[j]   &amp; o_icb_rsp_err[j]);
937        1/1                      sel_i_icb_rsp_excl_ok = sel_i_icb_rsp_excl_ok | (       o_icb_rsp_port_id[j]   &amp; o_icb_rsp_excl_ok[j]);
938        1/1                      sel_i_icb_rsp_rdata   = sel_i_icb_rsp_rdata   | ({DW   {o_icb_rsp_port_id[j]}} &amp; o_icb_rsp_rdata[j]);
939        1/1                      sel_i_icb_rsp_usr     = sel_i_icb_rsp_usr     | ({USR_W{o_icb_rsp_port_id[j]}} &amp; o_icb_rsp_usr[j]);
</pre>
<hr>
<a name="Line"></a>
Line Coverage for Module : <a name="359857549"></a>
<a href="mod271.html" >n22_gnrl_icb_splt ( parameter AW=32,DW=32,USE_ALL_READY=0,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_1HOT=1,SPLT_PTR_W=2,ALLOW_DIFF=1,ALLOW_0CYCL_RSP=1,VLD_MSK_PAYLOAD=1,USR_W=6 ) </a><br clear=all>
Line Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td></tr><tr>
<td class="s5 cl rt"> 57.73</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod271.html#inst_tag_12388_Line" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>776</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>799</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>931</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
775                           always @ (*) begin : sel_o_icb_cmd_ready_PROC
776        1/1                  sel_o_icb_cmd_ready_reg = 1'b0;
777        1/1                    for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
778        1/1                      sel_o_icb_cmd_ready_reg = sel_o_icb_cmd_ready_reg | (i_icb_splt_indic[j] &amp; o_icb_cmd_ready[j]);
779                               end
780                           end
781                           assign sel_o_icb_cmd_ready = sel_o_icb_cmd_ready_reg;
782                         end
783                     
784                         assign i_icb_cmd_ready_pre = sel_o_icb_cmd_ready;
785                     
786                         if(ALLOW_DIFF == 1) begin:gen_allow_diff
787                            assign i_icb_cmd_valid_pre = i_icb_cmd_valid     &amp; (~rspid_fifo_full);
788                            assign i_icb_cmd_ready     = i_icb_cmd_ready_pre &amp; (~rspid_fifo_full);
789                         end
790                         else begin:gen_not_allow_diff
791                            wire cmd_diff_branch = (~rspid_fifo_empty) &amp; (~(rspid_fifo_wdat == rspid_fifo_rdat));
792                            assign i_icb_cmd_valid_pre = i_icb_cmd_valid     &amp; (~cmd_diff_branch) &amp; (~rspid_fifo_full);
793                            assign i_icb_cmd_ready     = i_icb_cmd_ready_pre &amp; (~cmd_diff_branch) &amp; (~rspid_fifo_full);
794                         end
795                     
796                     
797                         if(SPLT_PTR_1HOT == 1) begin:gen_ptr_1hot
798                            always @ (*) begin : i_splt_indic_id_PROC
799        1/1                   i_splt_indic_id = i_icb_splt_indic;
800                            end
801                         end
802                         else begin:gen_ptr_not_1hot
803                            always @ (*) begin : i_splt_indic_id_PROC
804                              i_splt_indic_id = {SPLT_PTR_W{1'b0}};
805                              for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
806                                i_splt_indic_id = i_splt_indic_id | ({SPLT_PTR_W{i_icb_splt_indic[j]}} &amp; $unsigned(j[SPLT_PTR_W-1:0]));
807                              end
808                            end
809                         end
810                     
811                         assign rspid_fifo_wen = i_icb_cmd_valid &amp; i_icb_cmd_ready;
812                         assign rspid_fifo_ren = i_icb_rsp_valid &amp; i_icb_rsp_ready;
813                     
814                         if(ALLOW_0CYCL_RSP == 1) begin: gen_allow_0rsp
815                             assign rspid_fifo_bypass = rspid_fifo_empty &amp; rspid_fifo_wen &amp; rspid_fifo_ren;
816                             assign o_icb_rsp_port_id = rspid_fifo_empty ? rspid_fifo_wdat : rspid_fifo_rdat;
817                             assign i_icb_rsp_valid     = i_icb_rsp_valid_pre;
818                             assign i_icb_rsp_ready_pre = i_icb_rsp_ready;
819                         end
820                         else begin: gen_no_allow_0rsp
821                             assign rspid_fifo_bypass = 1'b0;
822                             assign o_icb_rsp_port_id = rspid_fifo_empty ? {SPLT_PTR_W{1'b0}} : rspid_fifo_rdat;
823                             assign i_icb_rsp_valid     = (~rspid_fifo_empty) &amp; i_icb_rsp_valid_pre;
824                             assign i_icb_rsp_ready_pre = (~rspid_fifo_empty) &amp; i_icb_rsp_ready;
825                         end
826                     
827                         assign rspid_fifo_i_valid = rspid_fifo_wen &amp; (~rspid_fifo_bypass);
828                         assign rspid_fifo_full    = (~rspid_fifo_i_ready);
829                         assign rspid_fifo_o_ready = rspid_fifo_ren &amp; (~rspid_fifo_bypass);
830                         assign rspid_fifo_empty   = (~rspid_fifo_o_valid);
831                     
832                         assign rspid_fifo_wdat   = i_splt_indic_id;
833                     
834                         if(FIFO_OUTS_NUM == 1) begin:gen_fifo_dp_1
835                           n22_gnrl_pipe_stage # (
836                             .CUT_READY (FIFO_CUT_READY),
837                             .DP  (1),
838                             .DW  (SPLT_PTR_W)
839                           ) u_n22_gnrl_rspid_fifo (
840                             .i_vld(rspid_fifo_i_valid),
841                             .i_rdy(rspid_fifo_i_ready),
842                             .i_dat(rspid_fifo_wdat ),
843                             .o_vld(rspid_fifo_o_valid),
844                             .o_rdy(rspid_fifo_o_ready),
845                             .o_dat(rspid_fifo_rdat ),
846                     
847                             .clk  (clk),
848                             .rst_n(rst_n)
849                           );
850                     
851                         end
852                         else begin: gen_fifo_dp_gt_1
853                           n22_gnrl_fifo # (
854                             .CUT_READY (FIFO_CUT_READY),
855                             .MSKO      (0),
856                             .DP  (FIFO_OUTS_NUM),
857                             .DW  (SPLT_PTR_W)
858                           ) u_n22_gnrl_rspid_fifo (
859                             .i_vld(rspid_fifo_i_valid),
860                             .i_rdy(rspid_fifo_i_ready),
861                             .i_dat(rspid_fifo_wdat ),
862                             .o_vld(rspid_fifo_o_valid),
863                             .o_rdy(rspid_fifo_o_ready),
864                             .o_dat(rspid_fifo_rdat ),
865                     
866                             .clk  (clk),
867                             .rst_n(rst_n)
868                           );
869                         end
870                     
871                         for(i = 0; i &lt; SPLT_NUM; i = i+1)
872                         begin:gen_o_icb_cmd_valid
873                     
874                           for(ii = 0; ii &lt; SPLT_NUM; ii = ii+1)
875                           begin:gen_o_cmd_ready_excpt_this
876                              if(i == ii) begin: gen_same_i
877                                assign o_icb_cmd_ready_excpt_this[i][ii] = 1'b1;
878                              end
879                              else begin: gen_no_same_i
880                                assign o_icb_cmd_ready_excpt_this[i][ii] = o_icb_cmd_ready[ii];
881                              end
882                           end
883                     
884                           if(USE_ALL_READY == 1) begin:gen_all_ready
885                              assign o_icb_cmd_valid[i] = i_icb_splt_indic[i] &amp; i_icb_cmd_valid_pre &amp; (&amp;o_icb_cmd_ready_excpt_this[i]);
886                           end
887                           else begin:gen_non_all_ready
888                              assign o_icb_cmd_valid[i] = i_icb_splt_indic[i] &amp; i_icb_cmd_valid_pre;
889                           end
890                           if(VLD_MSK_PAYLOAD == 0) begin: gen_no_vld_msk_payload
891                               assign o_icb_cmd_read [i] = i_icb_cmd_read ;
892                               assign o_icb_cmd_addr [i] = i_icb_cmd_addr ;
893                               assign o_icb_cmd_wdata[i] = i_icb_cmd_wdata;
894                               assign o_icb_cmd_wmask[i] = i_icb_cmd_wmask;
895                               assign o_icb_cmd_burst[i] = i_icb_cmd_burst;
896                               assign o_icb_cmd_beat [i] = i_icb_cmd_beat ;
897                               assign o_icb_cmd_lock [i] = i_icb_cmd_lock ;
898                               assign o_icb_cmd_excl [i] = i_icb_cmd_excl ;
899                               assign o_icb_cmd_size [i] = i_icb_cmd_size ;
900                               assign o_icb_cmd_usr  [i] = i_icb_cmd_usr  ;
901                           end
902                           else begin: gen_vld_msk_payload
903                               assign o_icb_cmd_read [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_read ;
904                               assign o_icb_cmd_addr [i] = {AW   {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_addr ;
905                               assign o_icb_cmd_wdata[i] = {DW   {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_wdata;
906                               assign o_icb_cmd_wmask[i] = {DW/8 {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_wmask;
907                               assign o_icb_cmd_burst[i] = {3    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_burst;
908                               assign o_icb_cmd_beat [i] = {2    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_beat ;
909                               assign o_icb_cmd_lock [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_lock ;
910                               assign o_icb_cmd_excl [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_excl ;
911                               assign o_icb_cmd_size [i] = {2    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_size ;
912                               assign o_icb_cmd_usr  [i] = {USR_W{o_icb_cmd_valid[i]}} &amp; i_icb_cmd_usr  ;
913                           end
914                         end
915                     
916                         if(SPLT_PTR_1HOT == 1) begin:gen_ptr_1hot_rsp
917                     
918                             for(i = 0; i &lt; SPLT_NUM; i = i+1)
919                             begin:gen_o_icb_rsp_ready
920                               assign o_icb_rsp_ready[i] = (o_icb_rsp_port_id[i] &amp; i_icb_rsp_ready_pre);
921                             end
922                             assign i_icb_rsp_valid_pre = |(o_icb_rsp_valid &amp; o_icb_rsp_port_id);
923                     
924                     
925                             reg sel_i_icb_rsp_err;
926                             reg sel_i_icb_rsp_excl_ok;
927                             reg [DW-1:0] sel_i_icb_rsp_rdata;
928                             reg [USR_W-1:0] sel_i_icb_rsp_usr;
929                     
930                             always @ (*) begin : sel_icb_rsp_PROC
931        1/1                    sel_i_icb_rsp_err   = 1'b0;
932        1/1                    sel_i_icb_rsp_excl_ok   = 1'b0;
933        1/1                    sel_i_icb_rsp_rdata = {DW   {1'b0}};
934        1/1                    sel_i_icb_rsp_usr   = {USR_W{1'b0}};
935        1/1                    for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
936        1/1                      sel_i_icb_rsp_err     = sel_i_icb_rsp_err     | (       o_icb_rsp_port_id[j]   &amp; o_icb_rsp_err[j]);
937        1/1                      sel_i_icb_rsp_excl_ok = sel_i_icb_rsp_excl_ok | (       o_icb_rsp_port_id[j]   &amp; o_icb_rsp_excl_ok[j]);
938        1/1                      sel_i_icb_rsp_rdata   = sel_i_icb_rsp_rdata   | ({DW   {o_icb_rsp_port_id[j]}} &amp; o_icb_rsp_rdata[j]);
939        1/1                      sel_i_icb_rsp_usr     = sel_i_icb_rsp_usr     | ({USR_W{o_icb_rsp_port_id[j]}} &amp; o_icb_rsp_usr[j]);
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1195534342"></a>
<a href="mod271.html" >n22_gnrl_icb_splt ( parameter AW=32,DW=32,USE_ALL_READY=1,FIFO_OUTS_NUM=1,FIFO_CUT_READY=0,SPLT_NUM=2,SPLT_PTR_1HOT=1,SPLT_PTR_W=2,ALLOW_DIFF=1,ALLOW_0CYCL_RSP=0,VLD_MSK_PAYLOAD=0,USR_W=10 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s9 cl rt"> 93.14</td>
<td class="s10 cl rt">100.00</td>
</tr></table>
<span class=inst><a href="mod271.html#inst_tag_12387_Cond" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       822
 EXPRESSION (gen_splt_num_gt_1.rspid_fifo_empty ? ({SPLT_PTR_W {1'b0}}) : gen_splt_num_gt_1.rspid_fifo_rdat)
             -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="359857549"></a>
<a href="mod271.html" >n22_gnrl_icb_splt ( parameter AW=32,DW=32,USE_ALL_READY=0,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_1HOT=1,SPLT_PTR_W=2,ALLOW_DIFF=1,ALLOW_0CYCL_RSP=1,VLD_MSK_PAYLOAD=1,USR_W=6 ) </a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>COND</td></tr><tr>
<td class="s5 cl rt"> 57.73</td>
<td class="s5 cl rt"> 50.00</td>
</tr></table>
<span class=inst><a href="mod271.html#inst_tag_12388_Cond" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       816
 EXPRESSION (gen_splt_num_gt_1.rspid_fifo_empty ? gen_splt_num_gt_1.rspid_fifo_wdat : gen_splt_num_gt_1.rspid_fifo_rdat)
             -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1195534342"></a>
<a href="mod271.html" >n22_gnrl_icb_splt ( parameter AW=32,DW=32,USE_ALL_READY=1,FIFO_OUTS_NUM=1,FIFO_CUT_READY=0,SPLT_NUM=2,SPLT_PTR_1HOT=1,SPLT_PTR_W=2,ALLOW_DIFF=1,ALLOW_0CYCL_RSP=0,VLD_MSK_PAYLOAD=0,USR_W=10 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s9 cl rt"> 93.14</td>
<td class="s7 cl rt"> 72.57</td>
</tr></table>
<span class=inst><a href="mod271.html#inst_tag_12387_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">824</td>
<td class="rt">598</td>
<td class="rt">72.57 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">412</td>
<td class="rt">299</td>
<td class="rt">72.57 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">412</td>
<td class="rt">299</td>
<td class="rt">72.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">824</td>
<td class="rt">598</td>
<td class="rt">72.57 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">412</td>
<td class="rt">299</td>
<td class="rt">72.57 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">412</td>
<td class="rt">299</td>
<td class="rt">72.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_icb_splt_indic[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_cmd_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_burst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_beat[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_size[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_rsp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_rsp_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_excl_ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_usr[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_ready[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_ready[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_valid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_valid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_read[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wmask[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_burst[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_beat[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_lock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_excl[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_valid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_valid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_ready[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_ready[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_err[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_excl_ok[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_usr[19:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="359857549"></a>
<a href="mod271.html" >n22_gnrl_icb_splt ( parameter AW=32,DW=32,USE_ALL_READY=0,FIFO_OUTS_NUM=1,FIFO_CUT_READY=1,SPLT_NUM=2,SPLT_PTR_1HOT=1,SPLT_PTR_W=2,ALLOW_DIFF=1,ALLOW_0CYCL_RSP=1,VLD_MSK_PAYLOAD=1,USR_W=6 ) </a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>TOGGLE</td></tr><tr>
<td class="s5 cl rt"> 57.73</td>
<td class="s3 cl rt"> 30.93</td>
</tr></table>
<span class=inst><a href="mod271.html#inst_tag_12388_Toggle" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">7</td>
<td class="rt">17.95 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">776</td>
<td class="rt">240</td>
<td class="rt">30.93 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">388</td>
<td class="rt">121</td>
<td class="rt">31.19 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">388</td>
<td class="rt">119</td>
<td class="rt">30.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">7</td>
<td class="rt">17.95 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">776</td>
<td class="rt">240</td>
<td class="rt">30.93 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">388</td>
<td class="rt">121</td>
<td class="rt">31.19 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">388</td>
<td class="rt">119</td>
<td class="rt">30.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_icb_splt_indic[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_cmd_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_addr[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[9:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[13:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[17:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[25:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[29:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wmask[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wmask[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_burst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_beat[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_rsp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_rsp_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_excl_ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[29:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_usr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_ready[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_ready[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_valid[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_valid[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_read[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_read[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[39:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[43:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[56:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[60:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[33:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[37:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[41:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[45:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[49:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[53:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[57:54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[61:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[63:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wmask[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wmask[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_burst[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_beat[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_lock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_excl[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_valid[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_valid[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_ready[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_ready[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_err[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_excl_ok[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[22:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[31:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[39:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[47:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[49:48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[53:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[61:54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_usr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="523600631"></a>
<a href="mod271.html" >n22_gnrl_icb_splt</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">822</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
822                assign o_icb_rsp_port_id = rspid_fifo_empty ? {SPLT_PTR_W{1'b0}} : rspid_fifo_rdat;
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12389'>
<a name="inst_tag_12389_Line"></a>
<b>Line Coverage for Instance : <a href="mod271.html#inst_tag_12389" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>13</td><td>13</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>776</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>799</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>931</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
775                           always @ (*) begin : sel_o_icb_cmd_ready_PROC
776        1/1                  sel_o_icb_cmd_ready_reg = 1'b0;
777        1/1                    for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
778        1/1                      sel_o_icb_cmd_ready_reg = sel_o_icb_cmd_ready_reg | (i_icb_splt_indic[j] &amp; o_icb_cmd_ready[j]);
779                               end
780                           end
781                           assign sel_o_icb_cmd_ready = sel_o_icb_cmd_ready_reg;
782                         end
783                     
784                         assign i_icb_cmd_ready_pre = sel_o_icb_cmd_ready;
785                     
786                         if(ALLOW_DIFF == 1) begin:gen_allow_diff
787                            assign i_icb_cmd_valid_pre = i_icb_cmd_valid     &amp; (~rspid_fifo_full);
788                            assign i_icb_cmd_ready     = i_icb_cmd_ready_pre &amp; (~rspid_fifo_full);
789                         end
790                         else begin:gen_not_allow_diff
791                            wire cmd_diff_branch = (~rspid_fifo_empty) &amp; (~(rspid_fifo_wdat == rspid_fifo_rdat));
792                            assign i_icb_cmd_valid_pre = i_icb_cmd_valid     &amp; (~cmd_diff_branch) &amp; (~rspid_fifo_full);
793                            assign i_icb_cmd_ready     = i_icb_cmd_ready_pre &amp; (~cmd_diff_branch) &amp; (~rspid_fifo_full);
794                         end
795                     
796                     
797                         if(SPLT_PTR_1HOT == 1) begin:gen_ptr_1hot
798                            always @ (*) begin : i_splt_indic_id_PROC
799        1/1                   i_splt_indic_id = i_icb_splt_indic;
800                            end
801                         end
802                         else begin:gen_ptr_not_1hot
803                            always @ (*) begin : i_splt_indic_id_PROC
804                              i_splt_indic_id = {SPLT_PTR_W{1'b0}};
805                              for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
806                                i_splt_indic_id = i_splt_indic_id | ({SPLT_PTR_W{i_icb_splt_indic[j]}} &amp; $unsigned(j[SPLT_PTR_W-1:0]));
807                              end
808                            end
809                         end
810                     
811                         assign rspid_fifo_wen = i_icb_cmd_valid &amp; i_icb_cmd_ready;
812                         assign rspid_fifo_ren = i_icb_rsp_valid &amp; i_icb_rsp_ready;
813                     
814                         if(ALLOW_0CYCL_RSP == 1) begin: gen_allow_0rsp
815                             assign rspid_fifo_bypass = rspid_fifo_empty &amp; rspid_fifo_wen &amp; rspid_fifo_ren;
816                             assign o_icb_rsp_port_id = rspid_fifo_empty ? rspid_fifo_wdat : rspid_fifo_rdat;
817                             assign i_icb_rsp_valid     = i_icb_rsp_valid_pre;
818                             assign i_icb_rsp_ready_pre = i_icb_rsp_ready;
819                         end
820                         else begin: gen_no_allow_0rsp
821                             assign rspid_fifo_bypass = 1'b0;
822                             assign o_icb_rsp_port_id = rspid_fifo_empty ? {SPLT_PTR_W{1'b0}} : rspid_fifo_rdat;
823                             assign i_icb_rsp_valid     = (~rspid_fifo_empty) &amp; i_icb_rsp_valid_pre;
824                             assign i_icb_rsp_ready_pre = (~rspid_fifo_empty) &amp; i_icb_rsp_ready;
825                         end
826                     
827                         assign rspid_fifo_i_valid = rspid_fifo_wen &amp; (~rspid_fifo_bypass);
828                         assign rspid_fifo_full    = (~rspid_fifo_i_ready);
829                         assign rspid_fifo_o_ready = rspid_fifo_ren &amp; (~rspid_fifo_bypass);
830                         assign rspid_fifo_empty   = (~rspid_fifo_o_valid);
831                     
832                         assign rspid_fifo_wdat   = i_splt_indic_id;
833                     
834                         if(FIFO_OUTS_NUM == 1) begin:gen_fifo_dp_1
835                           n22_gnrl_pipe_stage # (
836                             .CUT_READY (FIFO_CUT_READY),
837                             .DP  (1),
838                             .DW  (SPLT_PTR_W)
839                           ) u_n22_gnrl_rspid_fifo (
840                             .i_vld(rspid_fifo_i_valid),
841                             .i_rdy(rspid_fifo_i_ready),
842                             .i_dat(rspid_fifo_wdat ),
843                             .o_vld(rspid_fifo_o_valid),
844                             .o_rdy(rspid_fifo_o_ready),
845                             .o_dat(rspid_fifo_rdat ),
846                     
847                             .clk  (clk),
848                             .rst_n(rst_n)
849                           );
850                     
851                         end
852                         else begin: gen_fifo_dp_gt_1
853                           n22_gnrl_fifo # (
854                             .CUT_READY (FIFO_CUT_READY),
855                             .MSKO      (0),
856                             .DP  (FIFO_OUTS_NUM),
857                             .DW  (SPLT_PTR_W)
858                           ) u_n22_gnrl_rspid_fifo (
859                             .i_vld(rspid_fifo_i_valid),
860                             .i_rdy(rspid_fifo_i_ready),
861                             .i_dat(rspid_fifo_wdat ),
862                             .o_vld(rspid_fifo_o_valid),
863                             .o_rdy(rspid_fifo_o_ready),
864                             .o_dat(rspid_fifo_rdat ),
865                     
866                             .clk  (clk),
867                             .rst_n(rst_n)
868                           );
869                         end
870                     
871                         for(i = 0; i &lt; SPLT_NUM; i = i+1)
872                         begin:gen_o_icb_cmd_valid
873                     
874                           for(ii = 0; ii &lt; SPLT_NUM; ii = ii+1)
875                           begin:gen_o_cmd_ready_excpt_this
876                              if(i == ii) begin: gen_same_i
877                                assign o_icb_cmd_ready_excpt_this[i][ii] = 1'b1;
878                              end
879                              else begin: gen_no_same_i
880                                assign o_icb_cmd_ready_excpt_this[i][ii] = o_icb_cmd_ready[ii];
881                              end
882                           end
883                     
884                           if(USE_ALL_READY == 1) begin:gen_all_ready
885                              assign o_icb_cmd_valid[i] = i_icb_splt_indic[i] &amp; i_icb_cmd_valid_pre &amp; (&amp;o_icb_cmd_ready_excpt_this[i]);
886                           end
887                           else begin:gen_non_all_ready
888                              assign o_icb_cmd_valid[i] = i_icb_splt_indic[i] &amp; i_icb_cmd_valid_pre;
889                           end
890                           if(VLD_MSK_PAYLOAD == 0) begin: gen_no_vld_msk_payload
891                               assign o_icb_cmd_read [i] = i_icb_cmd_read ;
892                               assign o_icb_cmd_addr [i] = i_icb_cmd_addr ;
893                               assign o_icb_cmd_wdata[i] = i_icb_cmd_wdata;
894                               assign o_icb_cmd_wmask[i] = i_icb_cmd_wmask;
895                               assign o_icb_cmd_burst[i] = i_icb_cmd_burst;
896                               assign o_icb_cmd_beat [i] = i_icb_cmd_beat ;
897                               assign o_icb_cmd_lock [i] = i_icb_cmd_lock ;
898                               assign o_icb_cmd_excl [i] = i_icb_cmd_excl ;
899                               assign o_icb_cmd_size [i] = i_icb_cmd_size ;
900                               assign o_icb_cmd_usr  [i] = i_icb_cmd_usr  ;
901                           end
902                           else begin: gen_vld_msk_payload
903                               assign o_icb_cmd_read [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_read ;
904                               assign o_icb_cmd_addr [i] = {AW   {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_addr ;
905                               assign o_icb_cmd_wdata[i] = {DW   {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_wdata;
906                               assign o_icb_cmd_wmask[i] = {DW/8 {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_wmask;
907                               assign o_icb_cmd_burst[i] = {3    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_burst;
908                               assign o_icb_cmd_beat [i] = {2    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_beat ;
909                               assign o_icb_cmd_lock [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_lock ;
910                               assign o_icb_cmd_excl [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_excl ;
911                               assign o_icb_cmd_size [i] = {2    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_size ;
912                               assign o_icb_cmd_usr  [i] = {USR_W{o_icb_cmd_valid[i]}} &amp; i_icb_cmd_usr  ;
913                           end
914                         end
915                     
916                         if(SPLT_PTR_1HOT == 1) begin:gen_ptr_1hot_rsp
917                     
918                             for(i = 0; i &lt; SPLT_NUM; i = i+1)
919                             begin:gen_o_icb_rsp_ready
920                               assign o_icb_rsp_ready[i] = (o_icb_rsp_port_id[i] &amp; i_icb_rsp_ready_pre);
921                             end
922                             assign i_icb_rsp_valid_pre = |(o_icb_rsp_valid &amp; o_icb_rsp_port_id);
923                     
924                     
925                             reg sel_i_icb_rsp_err;
926                             reg sel_i_icb_rsp_excl_ok;
927                             reg [DW-1:0] sel_i_icb_rsp_rdata;
928                             reg [USR_W-1:0] sel_i_icb_rsp_usr;
929                     
930                             always @ (*) begin : sel_icb_rsp_PROC
931        1/1                    sel_i_icb_rsp_err   = 1'b0;
932        1/1                    sel_i_icb_rsp_excl_ok   = 1'b0;
933        1/1                    sel_i_icb_rsp_rdata = {DW   {1'b0}};
934        1/1                    sel_i_icb_rsp_usr   = {USR_W{1'b0}};
935        1/1                    for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
936        1/1                      sel_i_icb_rsp_err     = sel_i_icb_rsp_err     | (       o_icb_rsp_port_id[j]   &amp; o_icb_rsp_err[j]);
937        1/1                      sel_i_icb_rsp_excl_ok = sel_i_icb_rsp_excl_ok | (       o_icb_rsp_port_id[j]   &amp; o_icb_rsp_excl_ok[j]);
938        1/1                      sel_i_icb_rsp_rdata   = sel_i_icb_rsp_rdata   | ({DW   {o_icb_rsp_port_id[j]}} &amp; o_icb_rsp_rdata[j]);
939        1/1                      sel_i_icb_rsp_usr     = sel_i_icb_rsp_usr     | ({USR_W{o_icb_rsp_port_id[j]}} &amp; o_icb_rsp_usr[j]);
</pre>
<hr>
<a name="inst_tag_12389_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod271.html#inst_tag_12389" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       816
 EXPRESSION (gen_splt_num_gt_1.rspid_fifo_empty ? gen_splt_num_gt_1.rspid_fifo_wdat : gen_splt_num_gt_1.rspid_fifo_rdat)
             -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_12389_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod271.html#inst_tag_12389" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">7</td>
<td class="rt">17.95 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">776</td>
<td class="rt">240</td>
<td class="rt">30.93 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">388</td>
<td class="rt">121</td>
<td class="rt">31.19 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">388</td>
<td class="rt">119</td>
<td class="rt">30.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">7</td>
<td class="rt">17.95 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">776</td>
<td class="rt">240</td>
<td class="rt">30.93 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">388</td>
<td class="rt">121</td>
<td class="rt">31.19 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">388</td>
<td class="rt">119</td>
<td class="rt">30.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_icb_splt_indic[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_cmd_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_addr[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_addr[31:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[9:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[13:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[17:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[25:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[29:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wmask[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wmask[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_burst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_beat[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_size[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_rsp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_rsp_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_excl_ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[7:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[15:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[21:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[29:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_usr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_ready[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_ready[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_valid[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_valid[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_read[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_read[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[39:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[43:40]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[56:45]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[60:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[63:61]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[33:32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[37:34]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[41:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[45:42]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[49:46]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[53:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[57:54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[61:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[63:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wmask[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wmask[7:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_burst[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_beat[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_lock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_excl[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_valid[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_valid[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_ready[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_ready[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_err[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_excl_ok[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[22:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[31:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[39:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[40]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[47:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[49:48]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[53:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[61:54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[63:62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_usr[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12389_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod271.html#inst_tag_12389" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_lbiu.u_lbiu_icb_splt</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">822</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
822                assign o_icb_rsp_port_id = rspid_fifo_empty ? {SPLT_PTR_W{1'b0}} : rspid_fifo_rdat;
                                                               <font color = "red">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_12388'>
<a name="inst_tag_12388_Line"></a>
<b>Line Coverage for Instance : <a href="mod271.html#inst_tag_12388" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>10</td><td>10</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>799</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>931</td><td>9</td><td>9</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
798                            always @ (*) begin : i_splt_indic_id_PROC
799        1/1                   i_splt_indic_id = i_icb_splt_indic;
800                            end
801                         end
802                         else begin:gen_ptr_not_1hot
803                            always @ (*) begin : i_splt_indic_id_PROC
804                              i_splt_indic_id = {SPLT_PTR_W{1'b0}};
805                              for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
806                                i_splt_indic_id = i_splt_indic_id | ({SPLT_PTR_W{i_icb_splt_indic[j]}} &amp; $unsigned(j[SPLT_PTR_W-1:0]));
807                              end
808                            end
809                         end
810                     
811                         assign rspid_fifo_wen = i_icb_cmd_valid &amp; i_icb_cmd_ready;
812                         assign rspid_fifo_ren = i_icb_rsp_valid &amp; i_icb_rsp_ready;
813                     
814                         if(ALLOW_0CYCL_RSP == 1) begin: gen_allow_0rsp
815                             assign rspid_fifo_bypass = rspid_fifo_empty &amp; rspid_fifo_wen &amp; rspid_fifo_ren;
816                             assign o_icb_rsp_port_id = rspid_fifo_empty ? rspid_fifo_wdat : rspid_fifo_rdat;
817                             assign i_icb_rsp_valid     = i_icb_rsp_valid_pre;
818                             assign i_icb_rsp_ready_pre = i_icb_rsp_ready;
819                         end
820                         else begin: gen_no_allow_0rsp
821                             assign rspid_fifo_bypass = 1'b0;
822                             assign o_icb_rsp_port_id = rspid_fifo_empty ? {SPLT_PTR_W{1'b0}} : rspid_fifo_rdat;
823                             assign i_icb_rsp_valid     = (~rspid_fifo_empty) &amp; i_icb_rsp_valid_pre;
824                             assign i_icb_rsp_ready_pre = (~rspid_fifo_empty) &amp; i_icb_rsp_ready;
825                         end
826                     
827                         assign rspid_fifo_i_valid = rspid_fifo_wen &amp; (~rspid_fifo_bypass);
828                         assign rspid_fifo_full    = (~rspid_fifo_i_ready);
829                         assign rspid_fifo_o_ready = rspid_fifo_ren &amp; (~rspid_fifo_bypass);
830                         assign rspid_fifo_empty   = (~rspid_fifo_o_valid);
831                     
832                         assign rspid_fifo_wdat   = i_splt_indic_id;
833                     
834                         if(FIFO_OUTS_NUM == 1) begin:gen_fifo_dp_1
835                           n22_gnrl_pipe_stage # (
836                             .CUT_READY (FIFO_CUT_READY),
837                             .DP  (1),
838                             .DW  (SPLT_PTR_W)
839                           ) u_n22_gnrl_rspid_fifo (
840                             .i_vld(rspid_fifo_i_valid),
841                             .i_rdy(rspid_fifo_i_ready),
842                             .i_dat(rspid_fifo_wdat ),
843                             .o_vld(rspid_fifo_o_valid),
844                             .o_rdy(rspid_fifo_o_ready),
845                             .o_dat(rspid_fifo_rdat ),
846                     
847                             .clk  (clk),
848                             .rst_n(rst_n)
849                           );
850                     
851                         end
852                         else begin: gen_fifo_dp_gt_1
853                           n22_gnrl_fifo # (
854                             .CUT_READY (FIFO_CUT_READY),
855                             .MSKO      (0),
856                             .DP  (FIFO_OUTS_NUM),
857                             .DW  (SPLT_PTR_W)
858                           ) u_n22_gnrl_rspid_fifo (
859                             .i_vld(rspid_fifo_i_valid),
860                             .i_rdy(rspid_fifo_i_ready),
861                             .i_dat(rspid_fifo_wdat ),
862                             .o_vld(rspid_fifo_o_valid),
863                             .o_rdy(rspid_fifo_o_ready),
864                             .o_dat(rspid_fifo_rdat ),
865                     
866                             .clk  (clk),
867                             .rst_n(rst_n)
868                           );
869                         end
870                     
871                         for(i = 0; i &lt; SPLT_NUM; i = i+1)
872                         begin:gen_o_icb_cmd_valid
873                     
874                           for(ii = 0; ii &lt; SPLT_NUM; ii = ii+1)
875                           begin:gen_o_cmd_ready_excpt_this
876                              if(i == ii) begin: gen_same_i
877                                assign o_icb_cmd_ready_excpt_this[i][ii] = 1'b1;
878                              end
879                              else begin: gen_no_same_i
880                                assign o_icb_cmd_ready_excpt_this[i][ii] = o_icb_cmd_ready[ii];
881                              end
882                           end
883                     
884                           if(USE_ALL_READY == 1) begin:gen_all_ready
885                              assign o_icb_cmd_valid[i] = i_icb_splt_indic[i] &amp; i_icb_cmd_valid_pre &amp; (&amp;o_icb_cmd_ready_excpt_this[i]);
886                           end
887                           else begin:gen_non_all_ready
888                              assign o_icb_cmd_valid[i] = i_icb_splt_indic[i] &amp; i_icb_cmd_valid_pre;
889                           end
890                           if(VLD_MSK_PAYLOAD == 0) begin: gen_no_vld_msk_payload
891                               assign o_icb_cmd_read [i] = i_icb_cmd_read ;
892                               assign o_icb_cmd_addr [i] = i_icb_cmd_addr ;
893                               assign o_icb_cmd_wdata[i] = i_icb_cmd_wdata;
894                               assign o_icb_cmd_wmask[i] = i_icb_cmd_wmask;
895                               assign o_icb_cmd_burst[i] = i_icb_cmd_burst;
896                               assign o_icb_cmd_beat [i] = i_icb_cmd_beat ;
897                               assign o_icb_cmd_lock [i] = i_icb_cmd_lock ;
898                               assign o_icb_cmd_excl [i] = i_icb_cmd_excl ;
899                               assign o_icb_cmd_size [i] = i_icb_cmd_size ;
900                               assign o_icb_cmd_usr  [i] = i_icb_cmd_usr  ;
901                           end
902                           else begin: gen_vld_msk_payload
903                               assign o_icb_cmd_read [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_read ;
904                               assign o_icb_cmd_addr [i] = {AW   {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_addr ;
905                               assign o_icb_cmd_wdata[i] = {DW   {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_wdata;
906                               assign o_icb_cmd_wmask[i] = {DW/8 {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_wmask;
907                               assign o_icb_cmd_burst[i] = {3    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_burst;
908                               assign o_icb_cmd_beat [i] = {2    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_beat ;
909                               assign o_icb_cmd_lock [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_lock ;
910                               assign o_icb_cmd_excl [i] = {1    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_excl ;
911                               assign o_icb_cmd_size [i] = {2    {o_icb_cmd_valid[i]}} &amp; i_icb_cmd_size ;
912                               assign o_icb_cmd_usr  [i] = {USR_W{o_icb_cmd_valid[i]}} &amp; i_icb_cmd_usr  ;
913                           end
914                         end
915                     
916                         if(SPLT_PTR_1HOT == 1) begin:gen_ptr_1hot_rsp
917                     
918                             for(i = 0; i &lt; SPLT_NUM; i = i+1)
919                             begin:gen_o_icb_rsp_ready
920                               assign o_icb_rsp_ready[i] = (o_icb_rsp_port_id[i] &amp; i_icb_rsp_ready_pre);
921                             end
922                             assign i_icb_rsp_valid_pre = |(o_icb_rsp_valid &amp; o_icb_rsp_port_id);
923                     
924                     
925                             reg sel_i_icb_rsp_err;
926                             reg sel_i_icb_rsp_excl_ok;
927                             reg [DW-1:0] sel_i_icb_rsp_rdata;
928                             reg [USR_W-1:0] sel_i_icb_rsp_usr;
929                     
930                             always @ (*) begin : sel_icb_rsp_PROC
931        1/1                    sel_i_icb_rsp_err   = 1'b0;
932        1/1                    sel_i_icb_rsp_excl_ok   = 1'b0;
933        1/1                    sel_i_icb_rsp_rdata = {DW   {1'b0}};
934        1/1                    sel_i_icb_rsp_usr   = {USR_W{1'b0}};
935        1/1                    for(j = 0; j &lt; SPLT_NUM; j = j+1) begin
936        1/1                      sel_i_icb_rsp_err     = sel_i_icb_rsp_err     | (       o_icb_rsp_port_id[j]   &amp; o_icb_rsp_err[j]);
937        1/1                      sel_i_icb_rsp_excl_ok = sel_i_icb_rsp_excl_ok | (       o_icb_rsp_port_id[j]   &amp; o_icb_rsp_excl_ok[j]);
938        1/1                      sel_i_icb_rsp_rdata   = sel_i_icb_rsp_rdata   | ({DW   {o_icb_rsp_port_id[j]}} &amp; o_icb_rsp_rdata[j]);
939        1/1                      sel_i_icb_rsp_usr     = sel_i_icb_rsp_usr     | ({USR_W{o_icb_rsp_port_id[j]}} &amp; o_icb_rsp_usr[j]);
</pre>
<hr>
<a name="inst_tag_12388_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod271.html#inst_tag_12388" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       822
 EXPRESSION (gen_splt_num_gt_1.rspid_fifo_empty ? ({SPLT_PTR_W {1'b0}}) : gen_splt_num_gt_1.rspid_fifo_rdat)
             -----------------1----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_12388_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod271.html#inst_tag_12388" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">824</td>
<td class="rt">598</td>
<td class="rt">72.57 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">412</td>
<td class="rt">299</td>
<td class="rt">72.57 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">412</td>
<td class="rt">299</td>
<td class="rt">72.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">39</td>
<td class="rt">15</td>
<td class="rt">38.46 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">824</td>
<td class="rt">598</td>
<td class="rt">72.57 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">412</td>
<td class="rt">299</td>
<td class="rt">72.57 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">412</td>
<td class="rt">299</td>
<td class="rt">72.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>i_icb_splt_indic[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_cmd_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_wmask[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_burst[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_beat[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_excl</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_size[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_cmd_usr[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_rsp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>i_icb_rsp_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_excl_ok</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>i_icb_rsp_usr[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_ready[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_ready[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_valid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_valid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_read[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_addr[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wdata[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_wmask[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_burst[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_beat[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_lock[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_excl[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_size[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[5:3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_cmd_usr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_valid[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_valid[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_ready[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_ready[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_err[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_excl_ok[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_rdata[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>o_bus_icb_rsp_usr[19:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_12388_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod271.html#inst_tag_12388" >gemini_tb.DUT.soc_ss_inst.config_ss.bcpu.n22_core_top.n22_core.u_n22_ucore.u_n22_biu.u_biu_icb_splt</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">822</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
822                assign o_icb_rsp_port_id = rspid_fifo_empty ? {SPLT_PTR_W{1'b0}} : rspid_fifo_rdat;
                                                               <font color = "green">-1-</font>  
                                                               <font color = "green">==></font>  
                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_12388">
    <li>
      <a href="#inst_tag_12388_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12388_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_12388_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12388_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_12389">
    <li>
      <a href="#inst_tag_12389_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_12389_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_12389_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_12389_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_n22_gnrl_icb_splt">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
