<h1 id="Ncorev1.5ReleaseNotes-ReleaseNotes/ArterisProductSuite/v1.5">Release Notes / Arteris Product Suite / v1.5</h1><h2 id="Ncorev1.5ReleaseNotes-What&#39;sNew">What's New</h2><p>The Ncore v1.5 release includes the following enhancements and changes:</p><ul><li>Increased parameter ranges, allowing for larger and more sphisticated coherence subsystem designs.  The parameter range changes include:<ul><li><p>up to 6 coherent memory interface ports</p></li><li><p>up to 8 fully-coherent agent interface ports </p></li><li><p>up to 4 IO-coherent agent interface ports </p></li><li><p>up to 4 non-coherent bridge ports </p></li><li><p>up to 4 directory ports </p></li><li><p>up to 6 snoop filters (1-16 ways)</p></li><li><p>up to 4-way interface interleaving of interfaces</p></li><li><p>up to 1024 sets by up to 16 ways of proxy cache per NCB port</p></li><li><p>8 to 96 outstanding protocol transactions per coherent agent interface port</p></li><li><p>8 to 96 active protocol transactions per directory port</p></li></ul></li><li>Coherence unit interfaces have configurable data widths:  64 bit, 128 bit, or 256 bit.</li><li>Agent Isolation Mode, providing a low-power <span class="inline-comment-marker" data-ref="15526a7c-0ea9-4195-ba9f-d482ba9581b5">mode when only one agent is operating.</span> See &lt;RM reference&gt;.</li><li>Optional snoop filter victim buffer for improved performance.  See &lt;RM reference&gt;.</li><li>Optional support for multiple outstanding transactions per transaction ID.</li><li>Optional silicon debug features.  See &lt;RM reference&gt;.</li><li>Support for SystemC simulation models, and Synopsys Platform Architect integration.</li><li>Support for cadence simulation tools.</li><li>Various area optimizations.</li><li><span class="inline-comment-marker" data-ref="192a09af-17e8-4fec-b228-1e8cbb547263">Significant changes to how clocks, resets, power domains, and voltage regions</span></li></ul><h2 id="Ncorev1.5ReleaseNotes-DesignMigration">Design Migration</h2><p>Because of the significant changes to clocks, resets, power domains, and voltage regions, designs from a previous version of Ncore cannot be automatically migrated to Ncore v1.5.  When you open a project from a previous Ncore version, you will be shown instructions for removing the transport interconnect and clocks portion of the previous design, while keeping the coherent subsystem portion of the design.  Contact your Arteris Applications Engineer for help migrating your Ncore 1.x design to Ncore 1.5.</p><h2 id="Ncorev1.5ReleaseNotes-KnownIssues"><span class="inline-comment-marker" data-ref="87b80c9b-efdd-4c2b-931f-b157230f2609">Known Issues</span></h2><p><span class="inline-comment-marker" data-ref="87b80c9b-efdd-4c2b-931f-b157230f2609"> </span></p><h3 id="Ncorev1.5ReleaseNotes-ConductorApplication">Conductor Application</h3><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="32">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-1429" >
                <a href="https://arterisip.atlassian.net/browse/CONC-1429?src=confmacro" class="jira-issue-key">CONC-1429</a>
                            </span>
</li></ul>
<p><em><strong>CONC-1429: <span class="inline-comment-marker" data-ref="d689fac2-e5a0-4b3d-9d62-396dc244f80c">No checking for Reserved keywords  CONC-1429</span></strong></em></p><p>Assigning a Verilog or System C reserved keyword to the project name causes <span class="inline-comment-marker" data-ref="1c3bbf92-9bb6-4ce6-9c57-b75769cee1a5">compilation</span> failures.<br/><strong>Workaround</strong>: Do not name projects with reserved keywords.</p><p> </p><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="33">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="COND-557" >
                <a href="https://arterisip.atlassian.net/browse/COND-557?src=confmacro" class="jira-issue-key">COND-557</a>
                            </span>
</li></ul>
<p><em><strong>COND-557: <span class="inline-comment-marker" data-ref="cd36f18e-273a-4aa7-9043-0d4af73ffdb7">Architecture View settings are not maintained</span></strong></em></p><p>View settings in the Transport Definition perspective architecture topology editor are not maintained when switching to another section of the transport definition perspective. When the topology editor is next opened, default view will be displayed.</p><p> </p><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="34">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="COND-536" >
                <a href="https://arterisip.atlassian.net/browse/COND-536?src=confmacro" class="jira-issue-key">COND-536</a>
                            </span>
</li></ul>
<p><em><strong>COND-536: <span class="inline-comment-marker" data-ref="743cec3a-b3b4-44d1-9622-73179d61f363">Deleting clock manager can cause an internal error</span></strong></em></p><p>Inside the Transport Definition perspective, deleting a clock manager or clock regime that contains multiple clocks can generate an internal error.<br/> <strong>Workaround</strong>: This internal error does not affect the stability of the project, as it referenced one of the deleted clocks.</p><p> </p><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="42">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-2059" >
                <a href="https://arterisip.atlassian.net/browse/CONC-2059?src=confmacro" class="jira-issue-key">CONC-2059</a>
                            </span>
</li></ul>
<p><em><strong>CONC-2059: <span class="inline-comment-marker" data-ref="83ac89f9-6866-435e-82aa-af61dc8d0592">Exchanging the names of concerto units causes an error in the Transport Definition perspective.</span></strong></em></p><p>Exchanging the name of two concerto units will result in an error when going to the transport interconnect.  For example, renaming &quot;Unit A&quot; to &quot;Unit &quot;B&quot;, and renaming &quot;Unit B&quot; to &quot;Unit A&quot; without going to the Transport Definition perspective in between causes the error.</p><p><strong>Workaround:</strong> Rename the first unit to a temporary name, and go to the Transport Perspective.  Then, make the final desired name changes.<br/><br/></p><h3 id="Ncorev1.5ReleaseNotes-NcoreInterconnect">Ncore Interconnect</h3><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="35">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-1043" >
                <a href="https://arterisip.atlassian.net/browse/CONC-1043?src=confmacro" class="jira-issue-key">CONC-1043</a>
                            </span>
</li></ul>
<p><em><strong>CONC-1043: <span class="inline-comment-marker" data-ref="5591d2dd-b951-4b0e-84fd-ef41a3beed7c">Throughput limitation with a small number of sets</span></strong></em><br/>Each set in the directory is limited to one transaction every four cycles. If the directory is configured for a single set per port, throughput is limited to one transaction per 4 clock cycles, and if it is configured for 2 sets per port, throughput is limited to one transaction per 2 clock cycles.<br/><strong>Workaround</strong>: Configure all tag filters with the number of sets greater than the number of directory ports.</p><p> </p><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="36">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-1656" >
                <a href="https://arterisip.atlassian.net/browse/CONC-1656?src=confmacro" class="jira-issue-key">CONC-1656</a>
                            </span>
</li></ul>
<p><em><strong>CONC-1656: <span class="inline-comment-marker" data-ref="495b264d-81a1-4067-b907-b9698f47f198">User security flags in the coherent-capable Transport Interconnect are not supported</span></strong></em><br/>When using the Coherent-capable Transport Interconnect (CCTI) to carry non-coherent transactions, additional security flags are not supported.<br/><strong>Workaround</strong>: Only use security flags already defined for the CCTI, or use a separate Non-Coherent Transport Interconnect for your non-coherent traffic.</p><p> </p><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="38">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="COND-543" >
                <a href="https://arterisip.atlassian.net/browse/COND-543?src=confmacro" class="jira-issue-key">COND-543</a>
                            </span>
</li></ul>
<p><em><strong>COND-543: <span class="inline-comment-marker" data-ref="6eeef11d-ef8f-4f3c-b058-8366b6a90fb8">Lint warnings</span></strong></em></p><p>Depending on the configuration, a lint tool may report warnings about unconnected signals.</p><p><strong>Workaround</strong>: These signals are not used by the design, and can be safely ignored.</p><h3 id="Ncorev1.5ReleaseNotes-PerformanceModeling">Performance Modeling</h3><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="46">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="COND-567" >
                <a href="https://arterisip.atlassian.net/browse/COND-567?src=confmacro" class="jira-issue-key">COND-567</a>
                            </span>
</li></ul>
<p><em><strong><span class="inline-comment-marker" data-ref="adc33a1d-42a6-43d6-bf6c-8ed3e94e7731">COND-567: Synopsys SystemC AXI TLM transactors not automated</span></strong></em></p><p>The SystemC performance modeling environment only instantiates Synopsys SystemC TLM transactors for ACE interfaces.  Other interface types, including AXI, are not instantiated automatically.</p><p><strong>Workaround:</strong> Instantiate and connect AXI and other interfaces manually.</p><p> </p><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li data-inline-task-id="45"><h3 id="Ncorev1.5ReleaseNotes-SystemJIRAkey,summary,type,created,updated,due,assignee,reporter,priority,status,resolutionbfb5209b-5e34-3655-9c0b-93d8d0d4bec5COND-566">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="COND-566" >
                <a href="https://arterisip.atlassian.net/browse/COND-566?src=confmacro" class="jira-issue-key">COND-566</a>
                            </span>
</h3></li></ul>
<p><em><strong>COND-566: SystemC flow does not support Synopsys memory models</strong></em></p><p>The SystemC performance modeling environment does not support Synopsys compiled memories. If Synopsys compiled memories are used, the performance modeling build environment will produce a non-functional model.</p><p><span style="font-size: 16.0px;font-weight: bold;line-height: 1.5;">Workaround: </span><span style="font-size: 16.0px;line-height: 1.5;">Change the Ncore embedded memory implementation to be &quot;Registers&quot;.</span></p><h3 id="Ncorev1.5ReleaseNotes-ExampleSynthesisScripts">Example Synthesis Scripts</h3><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="39">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-1706" >
                <a href="https://arterisip.atlassian.net/browse/CONC-1706?src=confmacro" class="jira-issue-key">CONC-1706</a>
                            </span>
</li></ul>
<p><em><strong>CONC-1706: <span class="inline-comment-marker" data-ref="239f031d-fffd-4b34-9bca-af038a55a2a8">Improperly constrained asynchronous bridge</span></strong></em><br/>When using Transaction Probes and Using Resilience Aggregators across asynchronous clock domains, the example synthesis scripts will have missing constraints for the asynchronous bridge between the probe and the aggregator.<br/><strong>Workaround</strong>: Contact your FAE to get the correct synthesis constraints for your design.</p><p> </p><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="43"><span>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="COND-595" >
                <a href="https://arterisip.atlassian.net/browse/COND-595?src=confmacro" class="jira-issue-key">COND-595</a>
                            </span>
</span></li></ul>
<p><em><strong><span class="inline-comment-marker" data-ref="713db0d1-1019-4463-80a4-1b1fc305c06f">COND-595:  Error in Clock Enable input_delay</span></strong></em></p><p><span>When using a clock with a clock enable port, the input_delay for the clock enable port will be set using a non-existing environment variable.</span><br/><span><strong>Workaround:</strong> Fix the input_delay line </span>at the top of optl.tcl file by replacing the non-existent environment variable with the correct one.</p><p> </p><h3 id="Ncorev1.5ReleaseNotes-ExampleTestbench">Example Testbench</h3><div><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="44">

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="COND-601" >
                <a href="https://arterisip.atlassian.net/browse/COND-601?src=confmacro" class="jira-issue-key">COND-601</a>
                            </span>
</li></ul>
<p><em><strong><span class="inline-comment-marker" data-ref="ca1f44b0-be79-4cf9-9a7d-e276479b71d1">COND-601: Customer test bench only supports AXI4 non-coherent interfaces.</span></strong></em></p><p>When the non-coherent transactions for Memory Interfaces, Agent Interfaces, and Non-Coherent bridges are not exported, but are instead connected internally to a Transport Interconnect (TI), the example test bench instantiates verification IP for AXI4 interfaces (other than  read-only or write-only interfaces) that have connectivity to the non-coherent interfaces. Interfaces other than AXI4 have their signals driven to 0, which will cause the test bench to fail. </p></div><p> </p><h3 id="Ncorev1.5ReleaseNotes-AdditionalInformation">Additional Information</h3><ul class="inline-task-list" data-inline-tasks-content-id="16167522"><li class="checked" data-inline-task-id="40"> 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-1989" >
                <a href="https://arterisip.atlassian.net/browse/CONC-1989?src=confmacro" class="jira-issue-key">CONC-1989</a>
                            </span>
</li></ul>
<p><em><strong><span class="inline-comment-marker" data-ref="9ccfd472-8ac5-4adc-b08a-a329652c0e32">Verification IP does not support wAxId of 0</span></strong></em><br/>The Synopsys and Cadence Verification IP used by the example test bench do not support an AxID width of zero.</p><p> </p><ul><li><p>Platform Architect supports <span class="inline-comment-marker" data-ref="ba925192-b05d-44df-863f-9f52bfd988b6">pin accurate</span> transactors only for AXI4 interfaces with the default widths for all signals except AxADDR, xDATA, and AxID.  Not using the default width for other signals will prevent you from being able to use the Platform Architect PinAccurate converter.</p></li></ul><p> </p><p> </p><hr/><p>[END OF RELEASE NOTES]</p><p> </p><h1 id="Ncorev1.5ReleaseNotes-ForReference:Issuesmarkedv1.5Errata">For Reference: Issues marked v1.5 Errata</h1><p>












    

            

        


    <style type="text/css">
        #refresh-module-1557263325 .icon {
            background-position: left center;
            background-repeat: no-repeat;
            display: inline-block;
            font-size: 0;
            max-height: 16px;
            text-align: left;
            text-indent: -9999em;
            vertical-align: text-bottom;
        }
    </style>

<div id="refresh-module-1557263325" class="confluence-jim-macro refresh-module-id jira-table " >
    <p>
       
                
        
                
        <div id="jira-issues-1557263325" style="width: 100%;  overflow: auto;" class="jira-issues">
            <table class="aui"  style="padding:5px !important;vertical-align: top;">
                <tbody>
                <tr></tr>                 <tr>
                                                                          <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">Key</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">Summary</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">T</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">Created</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">Updated</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">Due</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">Assignee</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">Reporter</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">P</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">Status</th>
                                                                                                   <th style="text-align: left; text-transform: capitalize; padding:5px !important;" class="jira-macro-table-underline-pdfexport">Resolution</th>
                                                             </tr>
                
                    
                                                </tbody>
            </table>
        </div>
                    <div class="refresh-issues-bottom">
                                    <span id="total-issues-count" class="total-issues-count">
                                                    <a rel="nofollow" href="https://arterisip.atlassian.net/issues/?filter=11400&amp;src=confmacro">
                                <span>No issues found</span>
                            </a>
                                            </span>
                                            </div>
            </p>

    
</div>
</p><p> </p><p> </p><p> </p><p class="MsoNormal"><span style="color: black;">COND-566<span class="apple-tab-span">           </span>: SystemC flow does not convert or uses Synopsys memory models</span></p><p class="MsoNormal"><span style="color: black;">If a Ncore instance uses Synopsys memory models to implement its buffers as SRAM, then the flow to convert the Verilog to SystemC will produce non-functional SystemC result.</span></p><p><span style="font-size: 10.5pt;font-family: Calibri , sans-serif;color: black;">Workaround: change the Ncore buffer implementation to Registers (Generation / Embedded Memories / Memory type = Registers).</span></p>