Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date             : Tue Jan 14 16:48:21 2025
| Host             : cadmicro-inf-el8-623207 running 64-bit Rocky Linux release 8.10 (Green Obsidian)
| Command          : report_power -file D_divisor_wrapper_power_routed.rpt -pb D_divisor_wrapper_power_summary_routed.pb -rpx D_divisor_wrapper_power_routed.rpx
| Design           : D_divisor_wrapper
| Device           : xczu7ev-ffvf1517-3-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.165        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.536        |
| Device Static (W)        | 0.630        |
| Effective TJA (C/W)      | 0.9          |
| Max Ambient (C)          | 96.4         |
| Junction Temperature (C) | 28.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| CLB Logic      |     1.582 |      747 |       --- |             --- |
|   LUT as Logic |     1.357 |      251 |    230400 |            0.11 |
|   Register     |     0.136 |      361 |    460800 |            0.08 |
|   CARRY8       |     0.088 |       17 |     28800 |            0.06 |
|   BUFG         |    <0.001 |        1 |        64 |            1.56 |
|   Others       |     0.000 |        7 |       --- |             --- |
| Signals        |     1.237 |      548 |       --- |             --- |
| I/O            |     0.716 |      101 |       464 |           21.77 |
| Static Power   |     0.630 |          |           |                 |
| Total          |     4.165 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.900 |     3.294 |       3.133 |      0.161 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.900 |     0.382 |       0.308 |      0.073 |       NA    | Unspecified | NA         |
| Vccbram         |       0.900 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.147 |       0.000 |      0.147 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.095 |       0.040 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.204 |       0.204 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.900 |     0.006 |       0.000 |      0.006 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.027 |       0.000 |      0.027 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| D_divisor_wrapper      |     3.536 |
|   D_divisor_i          |     2.609 |
|     div_0              |     2.609 |
|       inst             |     2.609 |
|   ap_clk_0_IBUF_inst   |     0.006 |
|   c_a_ap_vld_IBUF_inst |     0.001 |
|   c_b_ap_vld_IBUF_inst |     0.003 |
|   i_a_IBUF[0]_inst     |     0.011 |
|   i_a_IBUF[10]_inst    |     0.011 |
|   i_a_IBUF[11]_inst    |     0.010 |
|   i_a_IBUF[12]_inst    |     0.010 |
|   i_a_IBUF[13]_inst    |     0.010 |
|   i_a_IBUF[14]_inst    |     0.010 |
|   i_a_IBUF[15]_inst    |     0.010 |
|   i_a_IBUF[16]_inst    |     0.010 |
|   i_a_IBUF[17]_inst    |     0.010 |
|   i_a_IBUF[18]_inst    |     0.010 |
|   i_a_IBUF[19]_inst    |     0.012 |
|   i_a_IBUF[1]_inst     |     0.011 |
|   i_a_IBUF[20]_inst    |     0.010 |
|   i_a_IBUF[21]_inst    |     0.010 |
|   i_a_IBUF[22]_inst    |     0.011 |
|   i_a_IBUF[23]_inst    |     0.010 |
|   i_a_IBUF[24]_inst    |     0.010 |
|   i_a_IBUF[25]_inst    |     0.014 |
|   i_a_IBUF[26]_inst    |     0.008 |
|   i_a_IBUF[27]_inst    |     0.009 |
|   i_a_IBUF[28]_inst    |     0.009 |
|   i_a_IBUF[29]_inst    |     0.008 |
|   i_a_IBUF[2]_inst     |     0.012 |
|   i_a_IBUF[30]_inst    |     0.008 |
|   i_a_IBUF[31]_inst    |     0.008 |
|   i_a_IBUF[3]_inst     |     0.011 |
|   i_a_IBUF[4]_inst     |     0.012 |
|   i_a_IBUF[5]_inst     |     0.011 |
|   i_a_IBUF[6]_inst     |     0.011 |
|   i_a_IBUF[7]_inst     |     0.012 |
|   i_a_IBUF[8]_inst     |     0.011 |
|   i_a_IBUF[9]_inst     |     0.012 |
|   i_b_IBUF[0]_inst     |     0.008 |
|   i_b_IBUF[10]_inst    |     0.008 |
|   i_b_IBUF[11]_inst    |     0.008 |
|   i_b_IBUF[12]_inst    |     0.008 |
|   i_b_IBUF[13]_inst    |     0.007 |
|   i_b_IBUF[14]_inst    |     0.008 |
|   i_b_IBUF[15]_inst    |     0.007 |
|   i_b_IBUF[16]_inst    |     0.007 |
|   i_b_IBUF[17]_inst    |     0.008 |
|   i_b_IBUF[18]_inst    |     0.012 |
|   i_b_IBUF[19]_inst    |     0.008 |
|   i_b_IBUF[1]_inst     |     0.008 |
|   i_b_IBUF[20]_inst    |     0.008 |
|   i_b_IBUF[21]_inst    |     0.008 |
|   i_b_IBUF[22]_inst    |     0.009 |
|   i_b_IBUF[23]_inst    |     0.008 |
|   i_b_IBUF[24]_inst    |     0.008 |
|   i_b_IBUF[25]_inst    |     0.008 |
|   i_b_IBUF[26]_inst    |     0.013 |
|   i_b_IBUF[27]_inst    |     0.009 |
|   i_b_IBUF[28]_inst    |     0.009 |
|   i_b_IBUF[29]_inst    |     0.010 |
|   i_b_IBUF[2]_inst     |     0.008 |
|   i_b_IBUF[30]_inst    |     0.010 |
|   i_b_IBUF[31]_inst    |     0.011 |
|   i_b_IBUF[3]_inst     |     0.008 |
|   i_b_IBUF[4]_inst     |     0.007 |
|   i_b_IBUF[5]_inst     |     0.008 |
|   i_b_IBUF[6]_inst     |     0.008 |
|   i_b_IBUF[7]_inst     |     0.008 |
|   i_b_IBUF[8]_inst     |     0.007 |
|   i_b_IBUF[9]_inst     |     0.008 |
+------------------------+-----------+


