# my_tweak_circuits
Tweak circuits designed in VHDL/Verilog like CDC synchronizers, edge detectors, pulse generators etc.

Source codes for
----------------
% Multi-flop Synchronizer
% Asynchronous Reset Synchronizer
% Asychronous Reset De-assertion Synchronizer
% Pulse Synchronizer
% Clock Divider
% Pulse Generator
% Edge Detector

All codes are fully synthesizable and open-source codes.
