<stg><name>feedforward_Pipeline_VITIS_LOOP_48_11</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %a_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %a_1_reload

]]></Node>
<StgValue><ssdm name="a_1_reload_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %store_ln48 = store i8 0, i8 %x

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.body.i5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body.i5:0 %x_2 = load i8 %x

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i5:1 %icmp_ln48 = icmp_eq  i8 %x_2, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i5:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.i5:3 %add_ln48 = add i8 %x_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i5:4 %br_ln48 = br i1 %icmp_ln48, void %for.body.split.i14, void %matmul_xnor.2.region_end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="2" op_0_bw="8">
<![CDATA[
for.body.split.i14:0 %trunc_ln48 = trunc i8 %x_2

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="8">
<![CDATA[
for.body.split.i14:1 %trunc_ln48_1 = trunc i8 %x_2

]]></Node>
<StgValue><ssdm name="trunc_ln48_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split.i14:4 %lshr_ln48_1 = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %x_2, i32 2, i32 6

]]></Node>
<StgValue><ssdm name="lshr_ln48_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7" op_2_bw="7" op_3_bw="7" op_4_bw="7" op_5_bw="7" op_6_bw="7" op_7_bw="7" op_8_bw="7" op_9_bw="7" op_10_bw="7" op_11_bw="7" op_12_bw="7" op_13_bw="7" op_14_bw="7" op_15_bw="7" op_16_bw="7" op_17_bw="7" op_18_bw="7" op_19_bw="7" op_20_bw="7" op_21_bw="7" op_22_bw="7" op_23_bw="7" op_24_bw="7" op_25_bw="7" op_26_bw="7" op_27_bw="7" op_28_bw="7" op_29_bw="7" op_30_bw="7" op_31_bw="7" op_32_bw="7" op_33_bw="7" op_34_bw="7" op_35_bw="7" op_36_bw="7" op_37_bw="7" op_38_bw="7" op_39_bw="7" op_40_bw="7" op_41_bw="7" op_42_bw="7" op_43_bw="7" op_44_bw="7" op_45_bw="7" op_46_bw="7" op_47_bw="7" op_48_bw="7" op_49_bw="7" op_50_bw="7" op_51_bw="7" op_52_bw="7" op_53_bw="7" op_54_bw="7" op_55_bw="7" op_56_bw="7" op_57_bw="7" op_58_bw="7" op_59_bw="7" op_60_bw="7" op_61_bw="7" op_62_bw="7" op_63_bw="7" op_64_bw="7" op_65_bw="7" op_66_bw="7" op_67_bw="7" op_68_bw="7" op_69_bw="7" op_70_bw="7" op_71_bw="7" op_72_bw="7" op_73_bw="7" op_74_bw="7" op_75_bw="7" op_76_bw="7" op_77_bw="7" op_78_bw="7" op_79_bw="7" op_80_bw="7" op_81_bw="7" op_82_bw="7" op_83_bw="7" op_84_bw="7" op_85_bw="7" op_86_bw="7" op_87_bw="7" op_88_bw="7" op_89_bw="7" op_90_bw="7" op_91_bw="7" op_92_bw="7" op_93_bw="7" op_94_bw="7" op_95_bw="7" op_96_bw="7" op_97_bw="7" op_98_bw="7" op_99_bw="7" op_100_bw="7" op_101_bw="7" op_102_bw="7" op_103_bw="7" op_104_bw="7" op_105_bw="7" op_106_bw="7" op_107_bw="7" op_108_bw="7" op_109_bw="7" op_110_bw="7" op_111_bw="7" op_112_bw="7" op_113_bw="7" op_114_bw="7" op_115_bw="7" op_116_bw="7" op_117_bw="7" op_118_bw="7" op_119_bw="7" op_120_bw="7" op_121_bw="7" op_122_bw="7" op_123_bw="7" op_124_bw="7" op_125_bw="7" op_126_bw="7" op_127_bw="7" op_128_bw="7" op_129_bw="7" op_130_bw="7" op_131_bw="7" op_132_bw="7" op_133_bw="7" op_134_bw="7" op_135_bw="7" op_136_bw="7" op_137_bw="7" op_138_bw="7" op_139_bw="7" op_140_bw="7" op_141_bw="7" op_142_bw="7" op_143_bw="7" op_144_bw="7" op_145_bw="7" op_146_bw="7" op_147_bw="7" op_148_bw="7" op_149_bw="7" op_150_bw="7" op_151_bw="7" op_152_bw="7" op_153_bw="7" op_154_bw="7" op_155_bw="7" op_156_bw="7" op_157_bw="7" op_158_bw="7" op_159_bw="7" op_160_bw="7" op_161_bw="7" op_162_bw="7" op_163_bw="7" op_164_bw="7" op_165_bw="7" op_166_bw="7" op_167_bw="7" op_168_bw="7" op_169_bw="7" op_170_bw="7" op_171_bw="7" op_172_bw="7" op_173_bw="7" op_174_bw="7" op_175_bw="7" op_176_bw="7" op_177_bw="7" op_178_bw="7" op_179_bw="7" op_180_bw="7" op_181_bw="7" op_182_bw="7" op_183_bw="7" op_184_bw="7" op_185_bw="7" op_186_bw="7" op_187_bw="7" op_188_bw="7" op_189_bw="7" op_190_bw="7" op_191_bw="7" op_192_bw="7" op_193_bw="7" op_194_bw="7" op_195_bw="7" op_196_bw="7" op_197_bw="7" op_198_bw="7" op_199_bw="7" op_200_bw="7" op_201_bw="7" op_202_bw="7" op_203_bw="7" op_204_bw="7" op_205_bw="7" op_206_bw="7" op_207_bw="7" op_208_bw="7" op_209_bw="7" op_210_bw="7" op_211_bw="7" op_212_bw="7" op_213_bw="7" op_214_bw="7" op_215_bw="7" op_216_bw="7" op_217_bw="7" op_218_bw="7" op_219_bw="7" op_220_bw="7" op_221_bw="7" op_222_bw="7" op_223_bw="7" op_224_bw="7" op_225_bw="7" op_226_bw="7" op_227_bw="7" op_228_bw="7" op_229_bw="7" op_230_bw="7" op_231_bw="7" op_232_bw="7" op_233_bw="7" op_234_bw="7" op_235_bw="7" op_236_bw="7" op_237_bw="7" op_238_bw="7" op_239_bw="7" op_240_bw="7" op_241_bw="7" op_242_bw="7" op_243_bw="7" op_244_bw="7" op_245_bw="7" op_246_bw="7" op_247_bw="7" op_248_bw="7" op_249_bw="7" op_250_bw="7" op_251_bw="7" op_252_bw="7" op_253_bw="7" op_254_bw="7" op_255_bw="7" op_256_bw="7" op_257_bw="7" op_258_bw="7">
<![CDATA[
for.body.split.i14:6 %b = sparsemux i7 @_ssdm_op_SparseMux.ap_auto.128i7.i7.i7, i7 0, i7 24, i7 1, i7 119, i7 2, i7 102, i7 3, i7 115, i7 4, i7 16, i7 5, i7 7, i7 6, i7 106, i7 7, i7 9, i7 8, i7 18, i7 9, i7 18, i7 10, i7 26, i7 11, i7 7, i7 12, i7 119, i7 13, i7 111, i7 14, i7 119, i7 15, i7 118, i7 16, i7 0, i7 17, i7 105, i7 18, i7 15, i7 19, i7 98, i7 20, i7 30, i7 21, i7 97, i7 22, i7 16, i7 23, i7 112, i7 24, i7 103, i7 25, i7 21, i7 26, i7 1, i7 27, i7 16, i7 28, i7 28, i7 29, i7 24, i7 30, i7 92, i7 31, i7 101, i7 32, i7 13, i7 33, i7 13, i7 34, i7 126, i7 35, i7 2, i7 36, i7 100, i7 37, i7 16, i7 38, i7 31, i7 39, i7 6, i7 40, i7 8, i7 41, i7 112, i7 42, i7 32, i7 43, i7 20, i7 44, i7 27, i7 45, i7 105, i7 46, i7 15, i7 47, i7 6, i7 48, i7 5, i7 49, i7 13, i7 50, i7 125, i7 51, i7 7, i7 52, i7 124, i7 53, i7 106, i7 54, i7 5, i7 55, i7 12, i7 56, i7 125, i7 57, i7 119, i7 58, i7 112, i7 59, i7 11, i7 60, i7 125, i7 61, i7 103, i7 62, i7 22, i7 63, i7 11, i7 64, i7 0, i7 65, i7 118, i7 66, i7 0, i7 67, i7 35, i7 68, i7 104, i7 69, i7 13, i7 70, i7 3, i7 71, i7 3, i7 72, i7 114, i7 73, i7 1, i7 74, i7 4, i7 75, i7 123, i7 76, i7 115, i7 77, i7 127, i7 78, i7 7, i7 79, i7 127, i7 80, i7 107, i7 81, i7 0, i7 82, i7 16, i7 83, i7 12, i7 84, i7 6, i7 85, i7 108, i7 86, i7 15, i7 87, i7 11, i7 88, i7 106, i7 89, i7 93, i7 90, i7 120, i7 91, i7 123, i7 92, i7 105, i7 93, i7 113, i7 94, i7 17, i7 95, i7 27, i7 96, i7 9, i7 97, i7 121, i7 98, i7 7, i7 99, i7 7, i7 100, i7 119, i7 101, i7 105, i7 102, i7 14, i7 103, i7 124, i7 104, i7 115, i7 105, i7 34, i7 106, i7 89, i7 107, i7 108, i7 108, i7 36, i7 109, i7 2, i7 110, i7 5, i7 111, i7 12, i7 112, i7 14, i7 113, i7 98, i7 114, i7 1, i7 115, i7 30, i7 116, i7 124, i7 117, i7 8, i7 118, i7 25, i7 119, i7 14, i7 120, i7 34, i7 121, i7 41, i7 122, i7 27, i7 123, i7 21, i7 124, i7 116, i7 125, i7 115, i7 126, i7 106, i7 127, i7 100, i7 0, i7 %trunc_ln48_1

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="7">
<![CDATA[
for.body.split.i14:7 %sext_ln18 = sext i7 %b

]]></Node>
<StgValue><ssdm name="sext_ln18"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split.i14:8 %icmp_ln20 = icmp_eq  i32 %sext_ln18, i32 %a_1_reload_read

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.body.split.i14:15 %switch_ln57 = switch i2 %trunc_ln48, void %arrayidx93.case.3.i, i2 0, void %arrayidx93.case.0.i15, i2 1, void %arrayidx93.case.1.i16, i2 2, void %arrayidx93.case.2.i

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx93.exit.i19:0 %store_ln48 = store i8 %add_ln48, i8 %x

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93.exit.i19:1 %br_ln48 = br void %for.body.i5

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
matmul_xnor.2.region_end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split.i14:2 %specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln50"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split.i14:3 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="5">
<![CDATA[
for.body.split.i14:5 %zext_ln48 = zext i5 %lshr_ln48_1

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
for.body.split.i14:9 %cnt = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %icmp_ln20, i8 0

]]></Node>
<StgValue><ssdm name="cnt"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="9">
<![CDATA[
for.body.split.i14:10 %zext_ln51 = zext i9 %cnt

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i14:11 %layer2_activations_addr = getelementptr i32 %layer2_activations, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="layer2_activations_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i14:12 %layer2_activations_4_addr = getelementptr i32 %layer2_activations_4, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="layer2_activations_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i14:13 %layer2_activations_5_addr = getelementptr i32 %layer2_activations_5, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="layer2_activations_5_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split.i14:14 %layer2_activations_6_addr = getelementptr i32 %layer2_activations_6, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="layer2_activations_6_addr"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx93.case.2.i:0 %store_ln57 = store i32 %zext_ln51, i5 %layer2_activations_5_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93.case.2.i:1 %br_ln57 = br void %arrayidx93.exit.i19

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx93.case.1.i16:0 %store_ln57 = store i32 %zext_ln51, i5 %layer2_activations_4_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93.case.1.i16:1 %br_ln57 = br void %arrayidx93.exit.i19

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx93.case.0.i15:0 %store_ln57 = store i32 %zext_ln51, i5 %layer2_activations_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93.case.0.i15:1 %br_ln57 = br void %arrayidx93.exit.i19

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx93.case.3.i:0 %store_ln57 = store i32 %zext_ln51, i5 %layer2_activations_6_addr

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx93.case.3.i:1 %br_ln57 = br void %arrayidx93.exit.i19

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
