<PISI>
    <Source>
        <Name>iverilog</Name>
        <Packager>
            <Name>Shen Chen</Name>
            <Email>shenchen@cogenda.com</Email>
        </Packager>
        <License>LGPL-2.1</License>
        <PartOf>office.scientific</PartOf>
        <Summary xml:lang="en">a Verilog simulation and synthesis tool</Summary>
        <Description xml:lang="en">Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can generate an intermediate form called vvp assembly. This intermediate form is executed by the ``vvp&apos;&apos; command. For synthesis, the compiler generates netlists in the desired format.
</Description>
        <Archive type="binary" sha1sum="79eb0752a961b8e0d15c77d298c97498fbc89c5a">https://getsol.us/sources/README.Solus</Archive>
    </Source>
    <Package>
        <Name>iverilog</Name>
        <Summary xml:lang="en">a Verilog simulation and synthesis tool</Summary>
        <Description xml:lang="en">Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can generate an intermediate form called vvp assembly. This intermediate form is executed by the ``vvp&apos;&apos; command. For synthesis, the compiler generates netlists in the desired format.
</Description>
        <PartOf>office.scientific</PartOf>
        <Files>
            <Path fileType="executable">/usr/bin/iverilog</Path>
            <Path fileType="executable">/usr/bin/iverilog-vpi</Path>
            <Path fileType="executable">/usr/bin/vvp</Path>
            <Path fileType="header">/usr/include/iverilog/_pli_types.h</Path>
            <Path fileType="header">/usr/include/iverilog/acc_user.h</Path>
            <Path fileType="header">/usr/include/iverilog/ivl_target.h</Path>
            <Path fileType="header">/usr/include/iverilog/sv_vpi_user.h</Path>
            <Path fileType="header">/usr/include/iverilog/veriuser.h</Path>
            <Path fileType="header">/usr/include/iverilog/vpi_user.h</Path>
            <Path fileType="library">/usr/lib64/ivl/blif-s.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/blif.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/blif.tgt</Path>
            <Path fileType="library">/usr/lib64/ivl/cadpli.vpl</Path>
            <Path fileType="library">/usr/lib64/ivl/include/constants.vams</Path>
            <Path fileType="library">/usr/lib64/ivl/include/disciplines.vams</Path>
            <Path fileType="library">/usr/lib64/ivl/ivl</Path>
            <Path fileType="library">/usr/lib64/ivl/ivlpp</Path>
            <Path fileType="library">/usr/lib64/ivl/null-s.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/null.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/null.tgt</Path>
            <Path fileType="library">/usr/lib64/ivl/pcb-s.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/pcb.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/pcb.tgt</Path>
            <Path fileType="library">/usr/lib64/ivl/sizer-s.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/sizer.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/sizer.tgt</Path>
            <Path fileType="library">/usr/lib64/ivl/stub-s.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/stub.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/stub.tgt</Path>
            <Path fileType="library">/usr/lib64/ivl/system.vpi</Path>
            <Path fileType="library">/usr/lib64/ivl/v2005_math.vpi</Path>
            <Path fileType="library">/usr/lib64/ivl/v2009.vpi</Path>
            <Path fileType="library">/usr/lib64/ivl/va_math.vpi</Path>
            <Path fileType="library">/usr/lib64/ivl/vhdl-s.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/vhdl.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/vhdl.tgt</Path>
            <Path fileType="library">/usr/lib64/ivl/vhdl_sys.vpi</Path>
            <Path fileType="library">/usr/lib64/ivl/vhdl_textio.vpi</Path>
            <Path fileType="library">/usr/lib64/ivl/vhdlpp</Path>
            <Path fileType="library">/usr/lib64/ivl/vlog95-s.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/vlog95.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/vlog95.tgt</Path>
            <Path fileType="library">/usr/lib64/ivl/vpi_debug.vpi</Path>
            <Path fileType="library">/usr/lib64/ivl/vvp-s.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/vvp.conf</Path>
            <Path fileType="library">/usr/lib64/ivl/vvp.tgt</Path>
            <Path fileType="library">/usr/lib64/libveriuser.a</Path>
            <Path fileType="library">/usr/lib64/libvpi.a</Path>
            <Path fileType="man">/usr/share/man/man1/iverilog-vpi.1</Path>
            <Path fileType="man">/usr/share/man/man1/iverilog.1</Path>
            <Path fileType="man">/usr/share/man/man1/vvp.1</Path>
        </Files>
    </Package>
    <History>
        <Update release="3">
            <Date>2020-11-17</Date>
            <Version>11.0</Version>
            <Comment>Packaging update</Comment>
            <Name>Shen Chen</Name>
            <Email>shenchen@cogenda.com</Email>
        </Update>
    </History>
</PISI>