<stg><name>compute_decoder</name>


<trans_list>

<trans id="1873" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1874" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1875" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1876" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1877" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1878" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1879" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1880" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1881" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1882" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1883" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1884" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1885" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1886" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1888" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %o1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="o1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_7, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_6, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_5, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_4, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_3, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_2, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_1, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %output_data_0, void @empty_52, i32 0, i32 0, void @empty_51, i32 4294967295, i32 0, void @empty_51, void @empty_51, void @empty_51, i32 0, i32 0, i32 0, i32 0, void @empty_51, void @empty_51, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %p_read_11 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %p_read_12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %p_read_13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %p_read_14 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %p_read_15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %p_read96 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read96"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:25 %hidden_layer_buf_1_load_cast3 = sext i16 %p_read_15

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_1_load_cast3"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:26 %hidden_layer_buf_1_load_cast = sext i16 %p_read_15

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_1_load_cast"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:27 %hidden_layer_buf_2_load_cast4 = sext i16 %p_read_14

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_2_load_cast4"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:28 %hidden_layer_buf_2_load_cast = sext i16 %p_read_14

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_2_load_cast"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:29 %hidden_layer_buf_3_load_cast5 = sext i16 %p_read_13

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_3_load_cast5"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:30 %hidden_layer_buf_3_load_cast = sext i16 %p_read_13

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_3_load_cast"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:31 %hidden_layer_buf_4_load_cast6 = sext i16 %p_read_12

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_4_load_cast6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:32 %hidden_layer_buf_4_load_cast = sext i16 %p_read_12

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_4_load_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:33 %hidden_layer_buf_5_load_cast7 = sext i16 %p_read_11

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_5_load_cast7"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:34 %hidden_layer_buf_5_load_cast = sext i16 %p_read_11

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_5_load_cast"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:35 %hidden_layer_buf_6_load_cast8 = sext i16 %p_read_10

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_6_load_cast8"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:36 %hidden_layer_buf_6_load_cast = sext i16 %p_read_10

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_6_load_cast"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:37 %hidden_layer_buf_7_load_cast9 = sext i16 %p_read_9

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_7_load_cast9"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:38 %hidden_layer_buf_7_load_cast = sext i16 %p_read_9

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_7_load_cast"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:39 %hidden_layer_buf_8_load_cast = sext i16 %p_read_8

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_8_load_cast"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:40 %hidden_layer_buf_9_load_cast10 = sext i16 %p_read_7

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_9_load_cast10"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:41 %hidden_layer_buf_9_load_cast = sext i16 %p_read_7

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_9_load_cast"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:42 %hidden_layer_buf_10_load_cast11 = sext i16 %p_read_6

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_10_load_cast11"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:43 %hidden_layer_buf_10_load_cast = sext i16 %p_read_6

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_10_load_cast"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:44 %hidden_layer_buf_11_load_cast12 = sext i16 %p_read_5

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_11_load_cast12"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:45 %hidden_layer_buf_11_load_cast = sext i16 %p_read_5

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_11_load_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:46 %hidden_layer_buf_12_load_cast13 = sext i16 %p_read_4

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_12_load_cast13"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:47 %hidden_layer_buf_12_load_cast = sext i16 %p_read_4

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_12_load_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:48 %hidden_layer_buf_13_load_cast15 = sext i16 %p_read_3

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_13_load_cast15"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:49 %hidden_layer_buf_13_load_cast14 = sext i16 %p_read_3

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_13_load_cast14"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:50 %hidden_layer_buf_13_load_cast = sext i16 %p_read_3

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_13_load_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:51 %hidden_layer_buf_14_load_cast17 = sext i16 %p_read_2

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_14_load_cast17"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:52 %hidden_layer_buf_14_load_cast16 = sext i16 %p_read_2

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_14_load_cast16"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:53 %hidden_layer_buf_14_load_cast = sext i16 %p_read_2

]]></Node>
<StgValue><ssdm name="hidden_layer_buf_14_load_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:54 %sext_ln94 = sext i16 %p_read_1

]]></Node>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="26" op_0_bw="16">
<![CDATA[
newFuncRoot:55 %sext_ln94_1 = sext i16 %p_read_1

]]></Node>
<StgValue><ssdm name="sext_ln94_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="24" op_0_bw="16">
<![CDATA[
newFuncRoot:56 %sext_ln110 = sext i16 %p_read96

]]></Node>
<StgValue><ssdm name="sext_ln110"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="25" op_0_bw="16">
<![CDATA[
newFuncRoot:57 %sext_ln110_1 = sext i16 %p_read96

]]></Node>
<StgValue><ssdm name="sext_ln110_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:58 %store_ln0 = store i7 0, i7 %o1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:59 %br_ln94 = br void %VITIS_LOOP_100_1.split.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:0 %o1_load = load i7 %o1

]]></Node>
<StgValue><ssdm name="o1_load"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:4 %lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %o1_load, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:5 %zext_ln94 = zext i3 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln94"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:22 %p_ZL2W2_0_0_addr = getelementptr i9 %p_ZL2W2_0_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_0_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:23 %p_ZL2W2_0_0_load = load i3 %p_ZL2W2_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_0_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:30 %p_ZL2W2_1_0_addr = getelementptr i9 %p_ZL2W2_1_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_0_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:31 %p_ZL2W2_1_0_load = load i3 %p_ZL2W2_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_0_load"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:38 %p_ZL2W2_2_0_addr = getelementptr i10 %p_ZL2W2_2_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_0_addr"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:39 %p_ZL2W2_2_0_load = load i3 %p_ZL2W2_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_0_load"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:46 %p_ZL2W2_3_0_addr = getelementptr i10 %p_ZL2W2_3_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_0_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:47 %p_ZL2W2_3_0_load = load i3 %p_ZL2W2_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_0_load"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:54 %p_ZL2W2_4_0_addr = getelementptr i10 %p_ZL2W2_4_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_0_addr"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:55 %p_ZL2W2_4_0_load = load i3 %p_ZL2W2_4_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_0_load"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:62 %p_ZL2W2_5_0_addr = getelementptr i10 %p_ZL2W2_5_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_0_addr"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:63 %p_ZL2W2_5_0_load = load i3 %p_ZL2W2_5_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_0_load"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:70 %p_ZL2W2_6_0_addr = getelementptr i10 %p_ZL2W2_6_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_0_addr"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:71 %p_ZL2W2_6_0_load = load i3 %p_ZL2W2_6_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_0_load"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:78 %p_ZL2W2_7_0_addr = getelementptr i9 %p_ZL2W2_7_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_0_addr"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:79 %p_ZL2W2_7_0_load = load i3 %p_ZL2W2_7_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_0_load"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1230 %o = add i7 %o1_load, i7 8

]]></Node>
<StgValue><ssdm name="o"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1231 %tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %o, i32 6

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1232 %store_ln94 = store i7 %o, i7 %o1

]]></Node>
<StgValue><ssdm name="store_ln94"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1233 %br_ln94 = br i1 %tmp_175, void %VITIS_LOOP_100_1.split.i_ifconv, void %entry.aft.aft.exitStub

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="108" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:23 %p_ZL2W2_0_0_load = load i3 %p_ZL2W2_0_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_0_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:24 %sext_ln110_2 = sext i9 %p_ZL2W2_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln110_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:27 %mul_ln110 = mul i24 %sext_ln110, i24 %sext_ln110_2

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:31 %p_ZL2W2_1_0_load = load i3 %p_ZL2W2_1_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_0_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:32 %sext_ln110_4 = sext i9 %p_ZL2W2_1_0_load

]]></Node>
<StgValue><ssdm name="sext_ln110_4"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:35 %mul_ln110_1 = mul i24 %sext_ln110, i24 %sext_ln110_4

]]></Node>
<StgValue><ssdm name="mul_ln110_1"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:39 %p_ZL2W2_2_0_load = load i3 %p_ZL2W2_2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_0_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:40 %sext_ln110_6 = sext i10 %p_ZL2W2_2_0_load

]]></Node>
<StgValue><ssdm name="sext_ln110_6"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:43 %mul_ln110_2 = mul i25 %sext_ln110_1, i25 %sext_ln110_6

]]></Node>
<StgValue><ssdm name="mul_ln110_2"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:47 %p_ZL2W2_3_0_load = load i3 %p_ZL2W2_3_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_0_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:48 %sext_ln110_8 = sext i10 %p_ZL2W2_3_0_load

]]></Node>
<StgValue><ssdm name="sext_ln110_8"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:51 %mul_ln110_3 = mul i25 %sext_ln110_1, i25 %sext_ln110_8

]]></Node>
<StgValue><ssdm name="mul_ln110_3"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:55 %p_ZL2W2_4_0_load = load i3 %p_ZL2W2_4_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_0_load"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:56 %sext_ln110_10 = sext i10 %p_ZL2W2_4_0_load

]]></Node>
<StgValue><ssdm name="sext_ln110_10"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:59 %mul_ln110_4 = mul i25 %sext_ln110_1, i25 %sext_ln110_10

]]></Node>
<StgValue><ssdm name="mul_ln110_4"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:63 %p_ZL2W2_5_0_load = load i3 %p_ZL2W2_5_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_0_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:64 %sext_ln110_12 = sext i10 %p_ZL2W2_5_0_load

]]></Node>
<StgValue><ssdm name="sext_ln110_12"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:67 %mul_ln110_5 = mul i25 %sext_ln110_1, i25 %sext_ln110_12

]]></Node>
<StgValue><ssdm name="mul_ln110_5"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:71 %p_ZL2W2_6_0_load = load i3 %p_ZL2W2_6_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_0_load"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="25" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:72 %sext_ln110_14 = sext i10 %p_ZL2W2_6_0_load

]]></Node>
<StgValue><ssdm name="sext_ln110_14"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:75 %mul_ln110_6 = mul i25 %sext_ln110_1, i25 %sext_ln110_14

]]></Node>
<StgValue><ssdm name="mul_ln110_6"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:79 %p_ZL2W2_7_0_load = load i3 %p_ZL2W2_7_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_0_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:80 %sext_ln110_16 = sext i9 %p_ZL2W2_7_0_load

]]></Node>
<StgValue><ssdm name="sext_ln110_16"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:83 %mul_ln110_7 = mul i24 %sext_ln110, i24 %sext_ln110_16

]]></Node>
<StgValue><ssdm name="mul_ln110_7"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:86 %p_ZL2W2_0_1_addr = getelementptr i10 %p_ZL2W2_0_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_1_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:87 %p_ZL2W2_0_1_load = load i3 %p_ZL2W2_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_1_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:96 %p_ZL2W2_1_1_addr = getelementptr i9 %p_ZL2W2_1_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_1_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:97 %p_ZL2W2_1_1_load = load i3 %p_ZL2W2_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_1_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:106 %p_ZL2W2_2_1_addr = getelementptr i10 %p_ZL2W2_2_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_1_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:107 %p_ZL2W2_2_1_load = load i3 %p_ZL2W2_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_1_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:116 %p_ZL2W2_3_1_addr = getelementptr i10 %p_ZL2W2_3_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_1_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:117 %p_ZL2W2_3_1_load = load i3 %p_ZL2W2_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_1_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:126 %p_ZL2W2_4_1_addr = getelementptr i10 %p_ZL2W2_4_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_1_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:127 %p_ZL2W2_4_1_load = load i3 %p_ZL2W2_4_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_1_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:136 %p_ZL2W2_5_1_addr = getelementptr i10 %p_ZL2W2_5_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_1_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:137 %p_ZL2W2_5_1_load = load i3 %p_ZL2W2_5_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_1_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:146 %p_ZL2W2_6_1_addr = getelementptr i10 %p_ZL2W2_6_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_1_addr"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:147 %p_ZL2W2_6_1_load = load i3 %p_ZL2W2_6_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_1_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:156 %p_ZL2W2_7_1_addr = getelementptr i10 %p_ZL2W2_7_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_1_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:157 %p_ZL2W2_7_1_load = load i3 %p_ZL2W2_7_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:6 %p_ZL2B2_0_addr = getelementptr i7 %p_ZL2B2_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2B2_0_addr"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:7 %p_ZL2B2_0_load = load i3 %p_ZL2B2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_0_load"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:8 %p_ZL2B2_1_addr = getelementptr i7 %p_ZL2B2_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2B2_1_addr"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:9 %p_ZL2B2_1_load = load i3 %p_ZL2B2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_1_load"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:10 %p_ZL2B2_2_addr = getelementptr i7 %p_ZL2B2_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2B2_2_addr"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:11 %p_ZL2B2_2_load = load i3 %p_ZL2B2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_2_load"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:12 %p_ZL2B2_3_addr = getelementptr i7 %p_ZL2B2_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2B2_3_addr"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:13 %p_ZL2B2_3_load = load i3 %p_ZL2B2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_3_load"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:14 %p_ZL2B2_4_addr = getelementptr i7 %p_ZL2B2_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2B2_4_addr"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:15 %p_ZL2B2_4_load = load i3 %p_ZL2B2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_4_load"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:16 %p_ZL2B2_5_addr = getelementptr i7 %p_ZL2B2_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2B2_5_addr"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:17 %p_ZL2B2_5_load = load i3 %p_ZL2B2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_5_load"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:18 %p_ZL2B2_6_addr = getelementptr i7 %p_ZL2B2_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2B2_6_addr"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:19 %p_ZL2B2_6_load = load i3 %p_ZL2B2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_6_load"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="3" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:20 %p_ZL2B2_7_addr = getelementptr i7 %p_ZL2B2_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2B2_7_addr"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:21 %p_ZL2B2_7_load = load i3 %p_ZL2B2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_7_load"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:27 %mul_ln110 = mul i24 %sext_ln110, i24 %sext_ln110_2

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:35 %mul_ln110_1 = mul i24 %sext_ln110, i24 %sext_ln110_4

]]></Node>
<StgValue><ssdm name="mul_ln110_1"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:43 %mul_ln110_2 = mul i25 %sext_ln110_1, i25 %sext_ln110_6

]]></Node>
<StgValue><ssdm name="mul_ln110_2"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:51 %mul_ln110_3 = mul i25 %sext_ln110_1, i25 %sext_ln110_8

]]></Node>
<StgValue><ssdm name="mul_ln110_3"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:59 %mul_ln110_4 = mul i25 %sext_ln110_1, i25 %sext_ln110_10

]]></Node>
<StgValue><ssdm name="mul_ln110_4"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:67 %mul_ln110_5 = mul i25 %sext_ln110_1, i25 %sext_ln110_12

]]></Node>
<StgValue><ssdm name="mul_ln110_5"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:75 %mul_ln110_6 = mul i25 %sext_ln110_1, i25 %sext_ln110_14

]]></Node>
<StgValue><ssdm name="mul_ln110_6"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:83 %mul_ln110_7 = mul i24 %sext_ln110, i24 %sext_ln110_16

]]></Node>
<StgValue><ssdm name="mul_ln110_7"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:87 %p_ZL2W2_0_1_load = load i3 %p_ZL2W2_0_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_1_load"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:88 %sext_ln110_18 = sext i10 %p_ZL2W2_0_1_load

]]></Node>
<StgValue><ssdm name="sext_ln110_18"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:89 %mul_ln110_8 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_18

]]></Node>
<StgValue><ssdm name="mul_ln110_8"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:97 %p_ZL2W2_1_1_load = load i3 %p_ZL2W2_1_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_1_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:98 %sext_ln110_21 = sext i9 %p_ZL2W2_1_1_load

]]></Node>
<StgValue><ssdm name="sext_ln110_21"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:99 %mul_ln110_9 = mul i25 %hidden_layer_buf_1_load_cast3, i25 %sext_ln110_21

]]></Node>
<StgValue><ssdm name="mul_ln110_9"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:107 %p_ZL2W2_2_1_load = load i3 %p_ZL2W2_2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_1_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:108 %sext_ln110_24 = sext i10 %p_ZL2W2_2_1_load

]]></Node>
<StgValue><ssdm name="sext_ln110_24"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:109 %mul_ln110_10 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_24

]]></Node>
<StgValue><ssdm name="mul_ln110_10"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:117 %p_ZL2W2_3_1_load = load i3 %p_ZL2W2_3_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_1_load"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:118 %sext_ln110_27 = sext i10 %p_ZL2W2_3_1_load

]]></Node>
<StgValue><ssdm name="sext_ln110_27"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:119 %mul_ln110_11 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_27

]]></Node>
<StgValue><ssdm name="mul_ln110_11"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:127 %p_ZL2W2_4_1_load = load i3 %p_ZL2W2_4_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_1_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:128 %sext_ln110_30 = sext i10 %p_ZL2W2_4_1_load

]]></Node>
<StgValue><ssdm name="sext_ln110_30"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:129 %mul_ln110_12 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_30

]]></Node>
<StgValue><ssdm name="mul_ln110_12"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:137 %p_ZL2W2_5_1_load = load i3 %p_ZL2W2_5_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_1_load"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:138 %sext_ln110_33 = sext i10 %p_ZL2W2_5_1_load

]]></Node>
<StgValue><ssdm name="sext_ln110_33"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:139 %mul_ln110_13 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_33

]]></Node>
<StgValue><ssdm name="mul_ln110_13"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:147 %p_ZL2W2_6_1_load = load i3 %p_ZL2W2_6_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_1_load"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:148 %sext_ln110_36 = sext i10 %p_ZL2W2_6_1_load

]]></Node>
<StgValue><ssdm name="sext_ln110_36"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:149 %mul_ln110_14 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_36

]]></Node>
<StgValue><ssdm name="mul_ln110_14"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:157 %p_ZL2W2_7_1_load = load i3 %p_ZL2W2_7_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_1_load"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:158 %sext_ln110_39 = sext i10 %p_ZL2W2_7_1_load

]]></Node>
<StgValue><ssdm name="sext_ln110_39"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:159 %mul_ln110_15 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_39

]]></Node>
<StgValue><ssdm name="mul_ln110_15"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:166 %p_ZL2W2_0_2_addr = getelementptr i10 %p_ZL2W2_0_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_2_addr"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:167 %p_ZL2W2_0_2_load = load i3 %p_ZL2W2_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_2_load"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:174 %p_ZL2W2_1_2_addr = getelementptr i10 %p_ZL2W2_1_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_2_addr"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:175 %p_ZL2W2_1_2_load = load i3 %p_ZL2W2_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_2_load"/></StgValue>
</operation>

<operation id="200" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:182 %p_ZL2W2_2_2_addr = getelementptr i9 %p_ZL2W2_2_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_2_addr"/></StgValue>
</operation>

<operation id="201" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:183 %p_ZL2W2_2_2_load = load i3 %p_ZL2W2_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_2_load"/></StgValue>
</operation>

<operation id="202" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:190 %p_ZL2W2_3_2_addr = getelementptr i10 %p_ZL2W2_3_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_2_addr"/></StgValue>
</operation>

<operation id="203" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:191 %p_ZL2W2_3_2_load = load i3 %p_ZL2W2_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_2_load"/></StgValue>
</operation>

<operation id="204" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:198 %p_ZL2W2_4_2_addr = getelementptr i9 %p_ZL2W2_4_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_2_addr"/></StgValue>
</operation>

<operation id="205" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:199 %p_ZL2W2_4_2_load = load i3 %p_ZL2W2_4_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_2_load"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:206 %p_ZL2W2_5_2_addr = getelementptr i10 %p_ZL2W2_5_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_2_addr"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:207 %p_ZL2W2_5_2_load = load i3 %p_ZL2W2_5_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_2_load"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:214 %p_ZL2W2_6_2_addr = getelementptr i9 %p_ZL2W2_6_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_2_addr"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:215 %p_ZL2W2_6_2_load = load i3 %p_ZL2W2_6_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_2_load"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:222 %p_ZL2W2_7_2_addr = getelementptr i10 %p_ZL2W2_7_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_2_addr"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:223 %p_ZL2W2_7_2_load = load i3 %p_ZL2W2_7_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_2_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="212" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:7 %p_ZL2B2_0_load = load i3 %p_ZL2B2_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_0_load"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:9 %p_ZL2B2_1_load = load i3 %p_ZL2B2_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_1_load"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:11 %p_ZL2B2_2_load = load i3 %p_ZL2B2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_2_load"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:13 %p_ZL2B2_3_load = load i3 %p_ZL2B2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_3_load"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:15 %p_ZL2B2_4_load = load i3 %p_ZL2B2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_4_load"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:17 %p_ZL2B2_5_load = load i3 %p_ZL2B2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_5_load"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:19 %p_ZL2B2_6_load = load i3 %p_ZL2B2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_6_load"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:21 %p_ZL2B2_7_load = load i3 %p_ZL2B2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2B2_7_load"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:25 %shl_ln = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %p_ZL2B2_0_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="24" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:26 %sext_ln110_3 = sext i17 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln110_3"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:27 %mul_ln110 = mul i24 %sext_ln110, i24 %sext_ln110_2

]]></Node>
<StgValue><ssdm name="mul_ln110"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:28 %add_ln110 = add i24 %mul_ln110, i24 %sext_ln110_3

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:33 %shl_ln110_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %p_ZL2B2_1_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln110_1"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="24" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:34 %sext_ln110_5 = sext i17 %shl_ln110_1

]]></Node>
<StgValue><ssdm name="sext_ln110_5"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:35 %mul_ln110_1 = mul i24 %sext_ln110, i24 %sext_ln110_4

]]></Node>
<StgValue><ssdm name="mul_ln110_1"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:36 %add_ln110_1 = add i24 %mul_ln110_1, i24 %sext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:41 %shl_ln110_2 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %p_ZL2B2_2_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln110_2"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="25" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:42 %sext_ln110_7 = sext i17 %shl_ln110_2

]]></Node>
<StgValue><ssdm name="sext_ln110_7"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:43 %mul_ln110_2 = mul i25 %sext_ln110_1, i25 %sext_ln110_6

]]></Node>
<StgValue><ssdm name="mul_ln110_2"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:44 %add_ln110_2 = add i25 %mul_ln110_2, i25 %sext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_2"/></StgValue>
</operation>

<operation id="232" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:49 %shl_ln110_3 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %p_ZL2B2_3_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln110_3"/></StgValue>
</operation>

<operation id="233" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="25" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:50 %sext_ln110_9 = sext i17 %shl_ln110_3

]]></Node>
<StgValue><ssdm name="sext_ln110_9"/></StgValue>
</operation>

<operation id="234" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:51 %mul_ln110_3 = mul i25 %sext_ln110_1, i25 %sext_ln110_8

]]></Node>
<StgValue><ssdm name="mul_ln110_3"/></StgValue>
</operation>

<operation id="235" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:52 %add_ln110_3 = add i25 %mul_ln110_3, i25 %sext_ln110_9

]]></Node>
<StgValue><ssdm name="add_ln110_3"/></StgValue>
</operation>

<operation id="236" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:57 %shl_ln110_4 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %p_ZL2B2_4_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln110_4"/></StgValue>
</operation>

<operation id="237" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="25" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:58 %sext_ln110_11 = sext i17 %shl_ln110_4

]]></Node>
<StgValue><ssdm name="sext_ln110_11"/></StgValue>
</operation>

<operation id="238" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:59 %mul_ln110_4 = mul i25 %sext_ln110_1, i25 %sext_ln110_10

]]></Node>
<StgValue><ssdm name="mul_ln110_4"/></StgValue>
</operation>

<operation id="239" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:60 %add_ln110_4 = add i25 %mul_ln110_4, i25 %sext_ln110_11

]]></Node>
<StgValue><ssdm name="add_ln110_4"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:65 %shl_ln110_5 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %p_ZL2B2_5_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln110_5"/></StgValue>
</operation>

<operation id="241" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="25" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:66 %sext_ln110_13 = sext i17 %shl_ln110_5

]]></Node>
<StgValue><ssdm name="sext_ln110_13"/></StgValue>
</operation>

<operation id="242" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:67 %mul_ln110_5 = mul i25 %sext_ln110_1, i25 %sext_ln110_12

]]></Node>
<StgValue><ssdm name="mul_ln110_5"/></StgValue>
</operation>

<operation id="243" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:68 %add_ln110_5 = add i25 %mul_ln110_5, i25 %sext_ln110_13

]]></Node>
<StgValue><ssdm name="add_ln110_5"/></StgValue>
</operation>

<operation id="244" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:73 %shl_ln110_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %p_ZL2B2_6_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln110_6"/></StgValue>
</operation>

<operation id="245" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="25" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:74 %sext_ln110_15 = sext i17 %shl_ln110_6

]]></Node>
<StgValue><ssdm name="sext_ln110_15"/></StgValue>
</operation>

<operation id="246" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:75 %mul_ln110_6 = mul i25 %sext_ln110_1, i25 %sext_ln110_14

]]></Node>
<StgValue><ssdm name="mul_ln110_6"/></StgValue>
</operation>

<operation id="247" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:76 %add_ln110_6 = add i25 %mul_ln110_6, i25 %sext_ln110_15

]]></Node>
<StgValue><ssdm name="add_ln110_6"/></StgValue>
</operation>

<operation id="248" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="17" op_0_bw="17" op_1_bw="7" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:81 %shl_ln110_7 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i7.i10, i7 %p_ZL2B2_7_load, i10 0

]]></Node>
<StgValue><ssdm name="shl_ln110_7"/></StgValue>
</operation>

<operation id="249" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="24" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:82 %sext_ln110_17 = sext i17 %shl_ln110_7

]]></Node>
<StgValue><ssdm name="sext_ln110_17"/></StgValue>
</operation>

<operation id="250" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:83 %mul_ln110_7 = mul i24 %sext_ln110, i24 %sext_ln110_16

]]></Node>
<StgValue><ssdm name="mul_ln110_7"/></StgValue>
</operation>

<operation id="251" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:84 %add_ln110_7 = add i24 %mul_ln110_7, i24 %sext_ln110_17

]]></Node>
<StgValue><ssdm name="add_ln110_7"/></StgValue>
</operation>

<operation id="252" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:89 %mul_ln110_8 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_18

]]></Node>
<StgValue><ssdm name="mul_ln110_8"/></StgValue>
</operation>

<operation id="253" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:99 %mul_ln110_9 = mul i25 %hidden_layer_buf_1_load_cast3, i25 %sext_ln110_21

]]></Node>
<StgValue><ssdm name="mul_ln110_9"/></StgValue>
</operation>

<operation id="254" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:109 %mul_ln110_10 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_24

]]></Node>
<StgValue><ssdm name="mul_ln110_10"/></StgValue>
</operation>

<operation id="255" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:119 %mul_ln110_11 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_27

]]></Node>
<StgValue><ssdm name="mul_ln110_11"/></StgValue>
</operation>

<operation id="256" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:129 %mul_ln110_12 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_30

]]></Node>
<StgValue><ssdm name="mul_ln110_12"/></StgValue>
</operation>

<operation id="257" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:139 %mul_ln110_13 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_33

]]></Node>
<StgValue><ssdm name="mul_ln110_13"/></StgValue>
</operation>

<operation id="258" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:149 %mul_ln110_14 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_36

]]></Node>
<StgValue><ssdm name="mul_ln110_14"/></StgValue>
</operation>

<operation id="259" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:159 %mul_ln110_15 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_39

]]></Node>
<StgValue><ssdm name="mul_ln110_15"/></StgValue>
</operation>

<operation id="260" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:167 %p_ZL2W2_0_2_load = load i3 %p_ZL2W2_0_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_2_load"/></StgValue>
</operation>

<operation id="261" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:168 %sext_ln110_42 = sext i10 %p_ZL2W2_0_2_load

]]></Node>
<StgValue><ssdm name="sext_ln110_42"/></StgValue>
</operation>

<operation id="262" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:169 %mul_ln110_16 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_42

]]></Node>
<StgValue><ssdm name="mul_ln110_16"/></StgValue>
</operation>

<operation id="263" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:175 %p_ZL2W2_1_2_load = load i3 %p_ZL2W2_1_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_2_load"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:176 %sext_ln110_44 = sext i10 %p_ZL2W2_1_2_load

]]></Node>
<StgValue><ssdm name="sext_ln110_44"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:177 %mul_ln110_17 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_44

]]></Node>
<StgValue><ssdm name="mul_ln110_17"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:183 %p_ZL2W2_2_2_load = load i3 %p_ZL2W2_2_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_2_load"/></StgValue>
</operation>

<operation id="267" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:184 %sext_ln110_46 = sext i9 %p_ZL2W2_2_2_load

]]></Node>
<StgValue><ssdm name="sext_ln110_46"/></StgValue>
</operation>

<operation id="268" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:185 %mul_ln110_18 = mul i25 %hidden_layer_buf_2_load_cast4, i25 %sext_ln110_46

]]></Node>
<StgValue><ssdm name="mul_ln110_18"/></StgValue>
</operation>

<operation id="269" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:191 %p_ZL2W2_3_2_load = load i3 %p_ZL2W2_3_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_2_load"/></StgValue>
</operation>

<operation id="270" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:192 %sext_ln110_48 = sext i10 %p_ZL2W2_3_2_load

]]></Node>
<StgValue><ssdm name="sext_ln110_48"/></StgValue>
</operation>

<operation id="271" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:193 %mul_ln110_19 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_48

]]></Node>
<StgValue><ssdm name="mul_ln110_19"/></StgValue>
</operation>

<operation id="272" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:199 %p_ZL2W2_4_2_load = load i3 %p_ZL2W2_4_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_2_load"/></StgValue>
</operation>

<operation id="273" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:200 %sext_ln110_50 = sext i9 %p_ZL2W2_4_2_load

]]></Node>
<StgValue><ssdm name="sext_ln110_50"/></StgValue>
</operation>

<operation id="274" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:201 %mul_ln110_20 = mul i25 %hidden_layer_buf_2_load_cast4, i25 %sext_ln110_50

]]></Node>
<StgValue><ssdm name="mul_ln110_20"/></StgValue>
</operation>

<operation id="275" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:207 %p_ZL2W2_5_2_load = load i3 %p_ZL2W2_5_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_2_load"/></StgValue>
</operation>

<operation id="276" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:208 %sext_ln110_52 = sext i10 %p_ZL2W2_5_2_load

]]></Node>
<StgValue><ssdm name="sext_ln110_52"/></StgValue>
</operation>

<operation id="277" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:209 %mul_ln110_21 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_52

]]></Node>
<StgValue><ssdm name="mul_ln110_21"/></StgValue>
</operation>

<operation id="278" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:215 %p_ZL2W2_6_2_load = load i3 %p_ZL2W2_6_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_2_load"/></StgValue>
</operation>

<operation id="279" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:216 %sext_ln110_54 = sext i9 %p_ZL2W2_6_2_load

]]></Node>
<StgValue><ssdm name="sext_ln110_54"/></StgValue>
</operation>

<operation id="280" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:217 %mul_ln110_22 = mul i25 %hidden_layer_buf_2_load_cast4, i25 %sext_ln110_54

]]></Node>
<StgValue><ssdm name="mul_ln110_22"/></StgValue>
</operation>

<operation id="281" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:223 %p_ZL2W2_7_2_load = load i3 %p_ZL2W2_7_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_2_load"/></StgValue>
</operation>

<operation id="282" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:224 %sext_ln110_56 = sext i10 %p_ZL2W2_7_2_load

]]></Node>
<StgValue><ssdm name="sext_ln110_56"/></StgValue>
</operation>

<operation id="283" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:225 %mul_ln110_23 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_56

]]></Node>
<StgValue><ssdm name="mul_ln110_23"/></StgValue>
</operation>

<operation id="284" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:230 %p_ZL2W2_0_3_addr = getelementptr i10 %p_ZL2W2_0_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_3_addr"/></StgValue>
</operation>

<operation id="285" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:231 %p_ZL2W2_0_3_load = load i3 %p_ZL2W2_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_3_load"/></StgValue>
</operation>

<operation id="286" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:238 %p_ZL2W2_1_3_addr = getelementptr i10 %p_ZL2W2_1_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_3_addr"/></StgValue>
</operation>

<operation id="287" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:239 %p_ZL2W2_1_3_load = load i3 %p_ZL2W2_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_3_load"/></StgValue>
</operation>

<operation id="288" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:246 %p_ZL2W2_2_3_addr = getelementptr i9 %p_ZL2W2_2_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_3_addr"/></StgValue>
</operation>

<operation id="289" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:247 %p_ZL2W2_2_3_load = load i3 %p_ZL2W2_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_3_load"/></StgValue>
</operation>

<operation id="290" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:254 %p_ZL2W2_3_3_addr = getelementptr i10 %p_ZL2W2_3_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_3_addr"/></StgValue>
</operation>

<operation id="291" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:255 %p_ZL2W2_3_3_load = load i3 %p_ZL2W2_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_3_load"/></StgValue>
</operation>

<operation id="292" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:262 %p_ZL2W2_4_3_addr = getelementptr i10 %p_ZL2W2_4_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_3_addr"/></StgValue>
</operation>

<operation id="293" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:263 %p_ZL2W2_4_3_load = load i3 %p_ZL2W2_4_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_3_load"/></StgValue>
</operation>

<operation id="294" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:270 %p_ZL2W2_5_3_addr = getelementptr i9 %p_ZL2W2_5_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_3_addr"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:271 %p_ZL2W2_5_3_load = load i3 %p_ZL2W2_5_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_3_load"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:278 %p_ZL2W2_6_3_addr = getelementptr i10 %p_ZL2W2_6_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_3_addr"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:279 %p_ZL2W2_6_3_load = load i3 %p_ZL2W2_6_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_3_load"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:286 %p_ZL2W2_7_3_addr = getelementptr i10 %p_ZL2W2_7_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_3_addr"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:287 %p_ZL2W2_7_3_load = load i3 %p_ZL2W2_7_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_3_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="300" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:28 %add_ln110 = add i24 %mul_ln110, i24 %sext_ln110_3

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="18" op_0_bw="18" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:29 %trunc_ln = partselect i18 @_ssdm_op_PartSelect.i18.i24.i32.i32, i24 %add_ln110, i32 6, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:36 %add_ln110_1 = add i24 %mul_ln110_1, i24 %sext_ln110_5

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="18" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:37 %trunc_ln110_1 = partselect i18 @_ssdm_op_PartSelect.i18.i24.i32.i32, i24 %add_ln110_1, i32 6, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln110_1"/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:44 %add_ln110_2 = add i25 %mul_ln110_2, i25 %sext_ln110_7

]]></Node>
<StgValue><ssdm name="add_ln110_2"/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:45 %trunc_ln110_2 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %add_ln110_2, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln110_2"/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:52 %add_ln110_3 = add i25 %mul_ln110_3, i25 %sext_ln110_9

]]></Node>
<StgValue><ssdm name="add_ln110_3"/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:53 %trunc_ln110_3 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %add_ln110_3, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln110_3"/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:60 %add_ln110_4 = add i25 %mul_ln110_4, i25 %sext_ln110_11

]]></Node>
<StgValue><ssdm name="add_ln110_4"/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:61 %trunc_ln110_4 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %add_ln110_4, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln110_4"/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:68 %add_ln110_5 = add i25 %mul_ln110_5, i25 %sext_ln110_13

]]></Node>
<StgValue><ssdm name="add_ln110_5"/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:69 %trunc_ln110_5 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %add_ln110_5, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln110_5"/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:76 %add_ln110_6 = add i25 %mul_ln110_6, i25 %sext_ln110_15

]]></Node>
<StgValue><ssdm name="add_ln110_6"/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:77 %trunc_ln110_6 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %add_ln110_6, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln110_6"/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:84 %add_ln110_7 = add i24 %mul_ln110_7, i24 %sext_ln110_17

]]></Node>
<StgValue><ssdm name="add_ln110_7"/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="18" op_0_bw="18" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:85 %trunc_ln110_7 = partselect i18 @_ssdm_op_PartSelect.i18.i24.i32.i32, i24 %add_ln110_7, i32 6, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln110_7"/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:89 %mul_ln110_8 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_18

]]></Node>
<StgValue><ssdm name="mul_ln110_8"/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:90 %tmp_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i18.i6, i18 %trunc_ln, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="26" op_0_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:91 %sext_ln110_19 = sext i24 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln110_19"/></StgValue>
</operation>

<operation id="319" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:92 %add_ln110_8 = add i26 %sext_ln110_19, i26 %mul_ln110_8

]]></Node>
<StgValue><ssdm name="add_ln110_8"/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:99 %mul_ln110_9 = mul i25 %hidden_layer_buf_1_load_cast3, i25 %sext_ln110_21

]]></Node>
<StgValue><ssdm name="mul_ln110_9"/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:100 %tmp_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i18.i6, i18 %trunc_ln110_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="25" op_0_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:101 %sext_ln110_22 = sext i24 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln110_22"/></StgValue>
</operation>

<operation id="323" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:102 %add_ln110_9 = add i25 %sext_ln110_22, i25 %mul_ln110_9

]]></Node>
<StgValue><ssdm name="add_ln110_9"/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:109 %mul_ln110_10 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_24

]]></Node>
<StgValue><ssdm name="mul_ln110_10"/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="25" op_0_bw="25" op_1_bw="19" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:110 %tmp_12 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %trunc_ln110_2, i6 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:111 %sext_ln110_25 = sext i25 %tmp_12

]]></Node>
<StgValue><ssdm name="sext_ln110_25"/></StgValue>
</operation>

<operation id="327" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:112 %add_ln110_10 = add i26 %sext_ln110_25, i26 %mul_ln110_10

]]></Node>
<StgValue><ssdm name="add_ln110_10"/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:119 %mul_ln110_11 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_27

]]></Node>
<StgValue><ssdm name="mul_ln110_11"/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="25" op_0_bw="25" op_1_bw="19" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:120 %tmp_32 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %trunc_ln110_3, i6 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:121 %sext_ln110_28 = sext i25 %tmp_32

]]></Node>
<StgValue><ssdm name="sext_ln110_28"/></StgValue>
</operation>

<operation id="331" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:122 %add_ln110_11 = add i26 %sext_ln110_28, i26 %mul_ln110_11

]]></Node>
<StgValue><ssdm name="add_ln110_11"/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:129 %mul_ln110_12 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_30

]]></Node>
<StgValue><ssdm name="mul_ln110_12"/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="25" op_0_bw="25" op_1_bw="19" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:130 %tmp_35 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %trunc_ln110_4, i6 0

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:131 %sext_ln110_31 = sext i25 %tmp_35

]]></Node>
<StgValue><ssdm name="sext_ln110_31"/></StgValue>
</operation>

<operation id="335" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:132 %add_ln110_12 = add i26 %sext_ln110_31, i26 %mul_ln110_12

]]></Node>
<StgValue><ssdm name="add_ln110_12"/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:139 %mul_ln110_13 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_33

]]></Node>
<StgValue><ssdm name="mul_ln110_13"/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="25" op_0_bw="25" op_1_bw="19" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:140 %tmp_38 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %trunc_ln110_5, i6 0

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:141 %sext_ln110_34 = sext i25 %tmp_38

]]></Node>
<StgValue><ssdm name="sext_ln110_34"/></StgValue>
</operation>

<operation id="339" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:142 %add_ln110_13 = add i26 %sext_ln110_34, i26 %mul_ln110_13

]]></Node>
<StgValue><ssdm name="add_ln110_13"/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:149 %mul_ln110_14 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_36

]]></Node>
<StgValue><ssdm name="mul_ln110_14"/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="25" op_0_bw="25" op_1_bw="19" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:150 %tmp_41 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %trunc_ln110_6, i6 0

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="26" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:151 %sext_ln110_37 = sext i25 %tmp_41

]]></Node>
<StgValue><ssdm name="sext_ln110_37"/></StgValue>
</operation>

<operation id="343" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:152 %add_ln110_14 = add i26 %sext_ln110_37, i26 %mul_ln110_14

]]></Node>
<StgValue><ssdm name="add_ln110_14"/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:159 %mul_ln110_15 = mul i26 %hidden_layer_buf_1_load_cast, i26 %sext_ln110_39

]]></Node>
<StgValue><ssdm name="mul_ln110_15"/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="24" op_0_bw="24" op_1_bw="18" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:160 %tmp_44 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i18.i6, i18 %trunc_ln110_7, i6 0

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="26" op_0_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:161 %sext_ln110_40 = sext i24 %tmp_44

]]></Node>
<StgValue><ssdm name="sext_ln110_40"/></StgValue>
</operation>

<operation id="347" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:162 %add_ln110_15 = add i26 %sext_ln110_40, i26 %mul_ln110_15

]]></Node>
<StgValue><ssdm name="add_ln110_15"/></StgValue>
</operation>

<operation id="348" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:169 %mul_ln110_16 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_42

]]></Node>
<StgValue><ssdm name="mul_ln110_16"/></StgValue>
</operation>

<operation id="349" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:177 %mul_ln110_17 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_44

]]></Node>
<StgValue><ssdm name="mul_ln110_17"/></StgValue>
</operation>

<operation id="350" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:185 %mul_ln110_18 = mul i25 %hidden_layer_buf_2_load_cast4, i25 %sext_ln110_46

]]></Node>
<StgValue><ssdm name="mul_ln110_18"/></StgValue>
</operation>

<operation id="351" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:193 %mul_ln110_19 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_48

]]></Node>
<StgValue><ssdm name="mul_ln110_19"/></StgValue>
</operation>

<operation id="352" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:201 %mul_ln110_20 = mul i25 %hidden_layer_buf_2_load_cast4, i25 %sext_ln110_50

]]></Node>
<StgValue><ssdm name="mul_ln110_20"/></StgValue>
</operation>

<operation id="353" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:209 %mul_ln110_21 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_52

]]></Node>
<StgValue><ssdm name="mul_ln110_21"/></StgValue>
</operation>

<operation id="354" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:217 %mul_ln110_22 = mul i25 %hidden_layer_buf_2_load_cast4, i25 %sext_ln110_54

]]></Node>
<StgValue><ssdm name="mul_ln110_22"/></StgValue>
</operation>

<operation id="355" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:225 %mul_ln110_23 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_56

]]></Node>
<StgValue><ssdm name="mul_ln110_23"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:231 %p_ZL2W2_0_3_load = load i3 %p_ZL2W2_0_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_3_load"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:232 %sext_ln110_58 = sext i10 %p_ZL2W2_0_3_load

]]></Node>
<StgValue><ssdm name="sext_ln110_58"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:233 %mul_ln110_24 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_58

]]></Node>
<StgValue><ssdm name="mul_ln110_24"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:239 %p_ZL2W2_1_3_load = load i3 %p_ZL2W2_1_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_3_load"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:240 %sext_ln110_60 = sext i10 %p_ZL2W2_1_3_load

]]></Node>
<StgValue><ssdm name="sext_ln110_60"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:241 %mul_ln110_25 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_60

]]></Node>
<StgValue><ssdm name="mul_ln110_25"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:247 %p_ZL2W2_2_3_load = load i3 %p_ZL2W2_2_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_3_load"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:248 %sext_ln110_62 = sext i9 %p_ZL2W2_2_3_load

]]></Node>
<StgValue><ssdm name="sext_ln110_62"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:249 %mul_ln110_26 = mul i25 %hidden_layer_buf_3_load_cast5, i25 %sext_ln110_62

]]></Node>
<StgValue><ssdm name="mul_ln110_26"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:255 %p_ZL2W2_3_3_load = load i3 %p_ZL2W2_3_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_3_load"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:256 %sext_ln110_64 = sext i10 %p_ZL2W2_3_3_load

]]></Node>
<StgValue><ssdm name="sext_ln110_64"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:257 %mul_ln110_27 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_64

]]></Node>
<StgValue><ssdm name="mul_ln110_27"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:263 %p_ZL2W2_4_3_load = load i3 %p_ZL2W2_4_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_3_load"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:264 %sext_ln110_66 = sext i10 %p_ZL2W2_4_3_load

]]></Node>
<StgValue><ssdm name="sext_ln110_66"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:265 %mul_ln110_28 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_66

]]></Node>
<StgValue><ssdm name="mul_ln110_28"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:271 %p_ZL2W2_5_3_load = load i3 %p_ZL2W2_5_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_3_load"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:272 %sext_ln110_68 = sext i9 %p_ZL2W2_5_3_load

]]></Node>
<StgValue><ssdm name="sext_ln110_68"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:273 %mul_ln110_29 = mul i25 %hidden_layer_buf_3_load_cast5, i25 %sext_ln110_68

]]></Node>
<StgValue><ssdm name="mul_ln110_29"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:279 %p_ZL2W2_6_3_load = load i3 %p_ZL2W2_6_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_3_load"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:280 %sext_ln110_70 = sext i10 %p_ZL2W2_6_3_load

]]></Node>
<StgValue><ssdm name="sext_ln110_70"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:281 %mul_ln110_30 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_70

]]></Node>
<StgValue><ssdm name="mul_ln110_30"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:287 %p_ZL2W2_7_3_load = load i3 %p_ZL2W2_7_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_3_load"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:288 %sext_ln110_72 = sext i10 %p_ZL2W2_7_3_load

]]></Node>
<StgValue><ssdm name="sext_ln110_72"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:289 %mul_ln110_31 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_72

]]></Node>
<StgValue><ssdm name="mul_ln110_31"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:294 %p_ZL2W2_0_4_addr = getelementptr i10 %p_ZL2W2_0_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_4_addr"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:295 %p_ZL2W2_0_4_load = load i3 %p_ZL2W2_0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_4_load"/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:302 %p_ZL2W2_1_4_addr = getelementptr i10 %p_ZL2W2_1_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_4_addr"/></StgValue>
</operation>

<operation id="383" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:303 %p_ZL2W2_1_4_load = load i3 %p_ZL2W2_1_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_4_load"/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:310 %p_ZL2W2_2_4_addr = getelementptr i10 %p_ZL2W2_2_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_4_addr"/></StgValue>
</operation>

<operation id="385" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:311 %p_ZL2W2_2_4_load = load i3 %p_ZL2W2_2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_4_load"/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:318 %p_ZL2W2_3_4_addr = getelementptr i10 %p_ZL2W2_3_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_4_addr"/></StgValue>
</operation>

<operation id="387" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:319 %p_ZL2W2_3_4_load = load i3 %p_ZL2W2_3_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_4_load"/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:326 %p_ZL2W2_4_4_addr = getelementptr i9 %p_ZL2W2_4_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_4_addr"/></StgValue>
</operation>

<operation id="389" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:327 %p_ZL2W2_4_4_load = load i3 %p_ZL2W2_4_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_4_load"/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:334 %p_ZL2W2_5_4_addr = getelementptr i10 %p_ZL2W2_5_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_4_addr"/></StgValue>
</operation>

<operation id="391" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:335 %p_ZL2W2_5_4_load = load i3 %p_ZL2W2_5_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_4_load"/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:342 %p_ZL2W2_6_4_addr = getelementptr i10 %p_ZL2W2_6_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_4_addr"/></StgValue>
</operation>

<operation id="393" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:343 %p_ZL2W2_6_4_load = load i3 %p_ZL2W2_6_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_4_load"/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:350 %p_ZL2W2_7_4_addr = getelementptr i10 %p_ZL2W2_7_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_4_addr"/></StgValue>
</operation>

<operation id="395" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:351 %p_ZL2W2_7_4_load = load i3 %p_ZL2W2_7_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_4_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="396" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:92 %add_ln110_8 = add i26 %sext_ln110_19, i26 %mul_ln110_8

]]></Node>
<StgValue><ssdm name="add_ln110_8"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:93 %tmp_1 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %add_ln110_8, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:94 %tmp_4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i20.i6, i20 %tmp_1, i6 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:95 %sext_ln110_20 = sext i26 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln110_20"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:102 %add_ln110_9 = add i25 %sext_ln110_22, i25 %mul_ln110_9

]]></Node>
<StgValue><ssdm name="add_ln110_9"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="19" op_0_bw="19" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:103 %tmp_7 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %add_ln110_9, i32 6, i32 24

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="25" op_0_bw="25" op_1_bw="19" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:104 %tmp_10 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %tmp_7, i6 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:105 %sext_ln110_23 = sext i25 %tmp_10

]]></Node>
<StgValue><ssdm name="sext_ln110_23"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:112 %add_ln110_10 = add i26 %sext_ln110_25, i26 %mul_ln110_10

]]></Node>
<StgValue><ssdm name="add_ln110_10"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:113 %tmp_14 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %add_ln110_10, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="406" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:114 %tmp_31 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i20.i6, i20 %tmp_14, i6 0

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="407" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:115 %sext_ln110_26 = sext i26 %tmp_31

]]></Node>
<StgValue><ssdm name="sext_ln110_26"/></StgValue>
</operation>

<operation id="408" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:122 %add_ln110_11 = add i26 %sext_ln110_28, i26 %mul_ln110_11

]]></Node>
<StgValue><ssdm name="add_ln110_11"/></StgValue>
</operation>

<operation id="409" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:123 %tmp_33 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %add_ln110_11, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="410" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:124 %tmp_34 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i20.i6, i20 %tmp_33, i6 0

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="411" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:125 %sext_ln110_29 = sext i26 %tmp_34

]]></Node>
<StgValue><ssdm name="sext_ln110_29"/></StgValue>
</operation>

<operation id="412" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:132 %add_ln110_12 = add i26 %sext_ln110_31, i26 %mul_ln110_12

]]></Node>
<StgValue><ssdm name="add_ln110_12"/></StgValue>
</operation>

<operation id="413" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:133 %tmp_36 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %add_ln110_12, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="414" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:134 %tmp_37 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i20.i6, i20 %tmp_36, i6 0

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="415" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:135 %sext_ln110_32 = sext i26 %tmp_37

]]></Node>
<StgValue><ssdm name="sext_ln110_32"/></StgValue>
</operation>

<operation id="416" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:142 %add_ln110_13 = add i26 %sext_ln110_34, i26 %mul_ln110_13

]]></Node>
<StgValue><ssdm name="add_ln110_13"/></StgValue>
</operation>

<operation id="417" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:143 %tmp_39 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %add_ln110_13, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="418" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:144 %tmp_40 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i20.i6, i20 %tmp_39, i6 0

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="419" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:145 %sext_ln110_35 = sext i26 %tmp_40

]]></Node>
<StgValue><ssdm name="sext_ln110_35"/></StgValue>
</operation>

<operation id="420" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:152 %add_ln110_14 = add i26 %sext_ln110_37, i26 %mul_ln110_14

]]></Node>
<StgValue><ssdm name="add_ln110_14"/></StgValue>
</operation>

<operation id="421" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:153 %tmp_42 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %add_ln110_14, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="422" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:154 %tmp_43 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i20.i6, i20 %tmp_42, i6 0

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="423" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:155 %sext_ln110_38 = sext i26 %tmp_43

]]></Node>
<StgValue><ssdm name="sext_ln110_38"/></StgValue>
</operation>

<operation id="424" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:162 %add_ln110_15 = add i26 %sext_ln110_40, i26 %mul_ln110_15

]]></Node>
<StgValue><ssdm name="add_ln110_15"/></StgValue>
</operation>

<operation id="425" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="20" op_0_bw="20" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:163 %tmp_45 = partselect i20 @_ssdm_op_PartSelect.i20.i26.i32.i32, i26 %add_ln110_15, i32 6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="426" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="26" op_0_bw="26" op_1_bw="20" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:164 %tmp_46 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i20.i6, i20 %tmp_45, i6 0

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="427" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:165 %sext_ln110_41 = sext i26 %tmp_46

]]></Node>
<StgValue><ssdm name="sext_ln110_41"/></StgValue>
</operation>

<operation id="428" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:169 %mul_ln110_16 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_42

]]></Node>
<StgValue><ssdm name="mul_ln110_16"/></StgValue>
</operation>

<operation id="429" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:170 %sext_ln110_43 = sext i26 %mul_ln110_16

]]></Node>
<StgValue><ssdm name="sext_ln110_43"/></StgValue>
</operation>

<operation id="430" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:171 %add_ln110_16 = add i30 %sext_ln110_20, i30 %sext_ln110_43

]]></Node>
<StgValue><ssdm name="add_ln110_16"/></StgValue>
</operation>

<operation id="431" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:177 %mul_ln110_17 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_44

]]></Node>
<StgValue><ssdm name="mul_ln110_17"/></StgValue>
</operation>

<operation id="432" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:178 %sext_ln110_45 = sext i26 %mul_ln110_17

]]></Node>
<StgValue><ssdm name="sext_ln110_45"/></StgValue>
</operation>

<operation id="433" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:179 %add_ln110_17 = add i30 %sext_ln110_23, i30 %sext_ln110_45

]]></Node>
<StgValue><ssdm name="add_ln110_17"/></StgValue>
</operation>

<operation id="434" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:185 %mul_ln110_18 = mul i25 %hidden_layer_buf_2_load_cast4, i25 %sext_ln110_46

]]></Node>
<StgValue><ssdm name="mul_ln110_18"/></StgValue>
</operation>

<operation id="435" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:186 %sext_ln110_47 = sext i25 %mul_ln110_18

]]></Node>
<StgValue><ssdm name="sext_ln110_47"/></StgValue>
</operation>

<operation id="436" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:187 %add_ln110_18 = add i30 %sext_ln110_26, i30 %sext_ln110_47

]]></Node>
<StgValue><ssdm name="add_ln110_18"/></StgValue>
</operation>

<operation id="437" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:193 %mul_ln110_19 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_48

]]></Node>
<StgValue><ssdm name="mul_ln110_19"/></StgValue>
</operation>

<operation id="438" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:194 %sext_ln110_49 = sext i26 %mul_ln110_19

]]></Node>
<StgValue><ssdm name="sext_ln110_49"/></StgValue>
</operation>

<operation id="439" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:195 %add_ln110_19 = add i30 %sext_ln110_29, i30 %sext_ln110_49

]]></Node>
<StgValue><ssdm name="add_ln110_19"/></StgValue>
</operation>

<operation id="440" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:201 %mul_ln110_20 = mul i25 %hidden_layer_buf_2_load_cast4, i25 %sext_ln110_50

]]></Node>
<StgValue><ssdm name="mul_ln110_20"/></StgValue>
</operation>

<operation id="441" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:202 %sext_ln110_51 = sext i25 %mul_ln110_20

]]></Node>
<StgValue><ssdm name="sext_ln110_51"/></StgValue>
</operation>

<operation id="442" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:203 %add_ln110_20 = add i30 %sext_ln110_32, i30 %sext_ln110_51

]]></Node>
<StgValue><ssdm name="add_ln110_20"/></StgValue>
</operation>

<operation id="443" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:209 %mul_ln110_21 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_52

]]></Node>
<StgValue><ssdm name="mul_ln110_21"/></StgValue>
</operation>

<operation id="444" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:210 %sext_ln110_53 = sext i26 %mul_ln110_21

]]></Node>
<StgValue><ssdm name="sext_ln110_53"/></StgValue>
</operation>

<operation id="445" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:211 %add_ln110_21 = add i30 %sext_ln110_35, i30 %sext_ln110_53

]]></Node>
<StgValue><ssdm name="add_ln110_21"/></StgValue>
</operation>

<operation id="446" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:217 %mul_ln110_22 = mul i25 %hidden_layer_buf_2_load_cast4, i25 %sext_ln110_54

]]></Node>
<StgValue><ssdm name="mul_ln110_22"/></StgValue>
</operation>

<operation id="447" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:218 %sext_ln110_55 = sext i25 %mul_ln110_22

]]></Node>
<StgValue><ssdm name="sext_ln110_55"/></StgValue>
</operation>

<operation id="448" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:219 %add_ln110_22 = add i30 %sext_ln110_38, i30 %sext_ln110_55

]]></Node>
<StgValue><ssdm name="add_ln110_22"/></StgValue>
</operation>

<operation id="449" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:225 %mul_ln110_23 = mul i26 %hidden_layer_buf_2_load_cast, i26 %sext_ln110_56

]]></Node>
<StgValue><ssdm name="mul_ln110_23"/></StgValue>
</operation>

<operation id="450" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:226 %sext_ln110_57 = sext i26 %mul_ln110_23

]]></Node>
<StgValue><ssdm name="sext_ln110_57"/></StgValue>
</operation>

<operation id="451" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:227 %add_ln110_23 = add i30 %sext_ln110_41, i30 %sext_ln110_57

]]></Node>
<StgValue><ssdm name="add_ln110_23"/></StgValue>
</operation>

<operation id="452" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:233 %mul_ln110_24 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_58

]]></Node>
<StgValue><ssdm name="mul_ln110_24"/></StgValue>
</operation>

<operation id="453" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:241 %mul_ln110_25 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_60

]]></Node>
<StgValue><ssdm name="mul_ln110_25"/></StgValue>
</operation>

<operation id="454" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:249 %mul_ln110_26 = mul i25 %hidden_layer_buf_3_load_cast5, i25 %sext_ln110_62

]]></Node>
<StgValue><ssdm name="mul_ln110_26"/></StgValue>
</operation>

<operation id="455" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:257 %mul_ln110_27 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_64

]]></Node>
<StgValue><ssdm name="mul_ln110_27"/></StgValue>
</operation>

<operation id="456" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:265 %mul_ln110_28 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_66

]]></Node>
<StgValue><ssdm name="mul_ln110_28"/></StgValue>
</operation>

<operation id="457" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:273 %mul_ln110_29 = mul i25 %hidden_layer_buf_3_load_cast5, i25 %sext_ln110_68

]]></Node>
<StgValue><ssdm name="mul_ln110_29"/></StgValue>
</operation>

<operation id="458" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:281 %mul_ln110_30 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_70

]]></Node>
<StgValue><ssdm name="mul_ln110_30"/></StgValue>
</operation>

<operation id="459" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:289 %mul_ln110_31 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_72

]]></Node>
<StgValue><ssdm name="mul_ln110_31"/></StgValue>
</operation>

<operation id="460" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:295 %p_ZL2W2_0_4_load = load i3 %p_ZL2W2_0_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_4_load"/></StgValue>
</operation>

<operation id="461" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:296 %sext_ln110_74 = sext i10 %p_ZL2W2_0_4_load

]]></Node>
<StgValue><ssdm name="sext_ln110_74"/></StgValue>
</operation>

<operation id="462" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:297 %mul_ln110_32 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_74

]]></Node>
<StgValue><ssdm name="mul_ln110_32"/></StgValue>
</operation>

<operation id="463" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:303 %p_ZL2W2_1_4_load = load i3 %p_ZL2W2_1_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_4_load"/></StgValue>
</operation>

<operation id="464" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:304 %sext_ln110_76 = sext i10 %p_ZL2W2_1_4_load

]]></Node>
<StgValue><ssdm name="sext_ln110_76"/></StgValue>
</operation>

<operation id="465" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:305 %mul_ln110_33 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_76

]]></Node>
<StgValue><ssdm name="mul_ln110_33"/></StgValue>
</operation>

<operation id="466" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:311 %p_ZL2W2_2_4_load = load i3 %p_ZL2W2_2_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_4_load"/></StgValue>
</operation>

<operation id="467" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:312 %sext_ln110_78 = sext i10 %p_ZL2W2_2_4_load

]]></Node>
<StgValue><ssdm name="sext_ln110_78"/></StgValue>
</operation>

<operation id="468" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:313 %mul_ln110_34 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_78

]]></Node>
<StgValue><ssdm name="mul_ln110_34"/></StgValue>
</operation>

<operation id="469" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:319 %p_ZL2W2_3_4_load = load i3 %p_ZL2W2_3_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_4_load"/></StgValue>
</operation>

<operation id="470" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:320 %sext_ln110_80 = sext i10 %p_ZL2W2_3_4_load

]]></Node>
<StgValue><ssdm name="sext_ln110_80"/></StgValue>
</operation>

<operation id="471" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:321 %mul_ln110_35 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_80

]]></Node>
<StgValue><ssdm name="mul_ln110_35"/></StgValue>
</operation>

<operation id="472" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:327 %p_ZL2W2_4_4_load = load i3 %p_ZL2W2_4_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_4_load"/></StgValue>
</operation>

<operation id="473" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:328 %sext_ln110_82 = sext i9 %p_ZL2W2_4_4_load

]]></Node>
<StgValue><ssdm name="sext_ln110_82"/></StgValue>
</operation>

<operation id="474" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:329 %mul_ln110_36 = mul i25 %hidden_layer_buf_4_load_cast6, i25 %sext_ln110_82

]]></Node>
<StgValue><ssdm name="mul_ln110_36"/></StgValue>
</operation>

<operation id="475" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:335 %p_ZL2W2_5_4_load = load i3 %p_ZL2W2_5_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_4_load"/></StgValue>
</operation>

<operation id="476" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:336 %sext_ln110_84 = sext i10 %p_ZL2W2_5_4_load

]]></Node>
<StgValue><ssdm name="sext_ln110_84"/></StgValue>
</operation>

<operation id="477" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:337 %mul_ln110_37 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_84

]]></Node>
<StgValue><ssdm name="mul_ln110_37"/></StgValue>
</operation>

<operation id="478" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:343 %p_ZL2W2_6_4_load = load i3 %p_ZL2W2_6_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_4_load"/></StgValue>
</operation>

<operation id="479" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:344 %sext_ln110_86 = sext i10 %p_ZL2W2_6_4_load

]]></Node>
<StgValue><ssdm name="sext_ln110_86"/></StgValue>
</operation>

<operation id="480" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:345 %mul_ln110_38 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_86

]]></Node>
<StgValue><ssdm name="mul_ln110_38"/></StgValue>
</operation>

<operation id="481" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:351 %p_ZL2W2_7_4_load = load i3 %p_ZL2W2_7_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_4_load"/></StgValue>
</operation>

<operation id="482" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:352 %sext_ln110_88 = sext i10 %p_ZL2W2_7_4_load

]]></Node>
<StgValue><ssdm name="sext_ln110_88"/></StgValue>
</operation>

<operation id="483" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:353 %mul_ln110_39 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_88

]]></Node>
<StgValue><ssdm name="mul_ln110_39"/></StgValue>
</operation>

<operation id="484" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:358 %p_ZL2W2_0_5_addr = getelementptr i10 %p_ZL2W2_0_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_5_addr"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:359 %p_ZL2W2_0_5_load = load i3 %p_ZL2W2_0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_5_load"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:366 %p_ZL2W2_1_5_addr = getelementptr i9 %p_ZL2W2_1_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_5_addr"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:367 %p_ZL2W2_1_5_load = load i3 %p_ZL2W2_1_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_5_load"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:374 %p_ZL2W2_2_5_addr = getelementptr i9 %p_ZL2W2_2_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_5_addr"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:375 %p_ZL2W2_2_5_load = load i3 %p_ZL2W2_2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_5_load"/></StgValue>
</operation>

<operation id="490" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:382 %p_ZL2W2_3_5_addr = getelementptr i9 %p_ZL2W2_3_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_5_addr"/></StgValue>
</operation>

<operation id="491" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:383 %p_ZL2W2_3_5_load = load i3 %p_ZL2W2_3_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_5_load"/></StgValue>
</operation>

<operation id="492" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:390 %p_ZL2W2_4_5_addr = getelementptr i9 %p_ZL2W2_4_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_5_addr"/></StgValue>
</operation>

<operation id="493" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:391 %p_ZL2W2_4_5_load = load i3 %p_ZL2W2_4_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_5_load"/></StgValue>
</operation>

<operation id="494" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:398 %p_ZL2W2_5_5_addr = getelementptr i10 %p_ZL2W2_5_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_5_addr"/></StgValue>
</operation>

<operation id="495" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:399 %p_ZL2W2_5_5_load = load i3 %p_ZL2W2_5_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_5_load"/></StgValue>
</operation>

<operation id="496" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:406 %p_ZL2W2_6_5_addr = getelementptr i9 %p_ZL2W2_6_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_5_addr"/></StgValue>
</operation>

<operation id="497" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:407 %p_ZL2W2_6_5_load = load i3 %p_ZL2W2_6_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_5_load"/></StgValue>
</operation>

<operation id="498" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:414 %p_ZL2W2_7_5_addr = getelementptr i10 %p_ZL2W2_7_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_5_addr"/></StgValue>
</operation>

<operation id="499" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:415 %p_ZL2W2_7_5_load = load i3 %p_ZL2W2_7_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_5_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="500" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:171 %add_ln110_16 = add i30 %sext_ln110_20, i30 %sext_ln110_43

]]></Node>
<StgValue><ssdm name="add_ln110_16"/></StgValue>
</operation>

<operation id="501" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:172 %tmp_47 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_16, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="502" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:173 %and_ln110_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_47, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_8"/></StgValue>
</operation>

<operation id="503" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:179 %add_ln110_17 = add i30 %sext_ln110_23, i30 %sext_ln110_45

]]></Node>
<StgValue><ssdm name="add_ln110_17"/></StgValue>
</operation>

<operation id="504" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:180 %tmp_48 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_17, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="505" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:181 %and_ln110_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_48, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_9"/></StgValue>
</operation>

<operation id="506" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:187 %add_ln110_18 = add i30 %sext_ln110_26, i30 %sext_ln110_47

]]></Node>
<StgValue><ssdm name="add_ln110_18"/></StgValue>
</operation>

<operation id="507" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:188 %tmp_49 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_18, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="508" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:189 %and_ln110_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_49, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_s"/></StgValue>
</operation>

<operation id="509" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:195 %add_ln110_19 = add i30 %sext_ln110_29, i30 %sext_ln110_49

]]></Node>
<StgValue><ssdm name="add_ln110_19"/></StgValue>
</operation>

<operation id="510" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:196 %tmp_50 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_19, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="511" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:197 %and_ln110_1 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_50, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_1"/></StgValue>
</operation>

<operation id="512" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:203 %add_ln110_20 = add i30 %sext_ln110_32, i30 %sext_ln110_51

]]></Node>
<StgValue><ssdm name="add_ln110_20"/></StgValue>
</operation>

<operation id="513" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:204 %tmp_51 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_20, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="514" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:205 %and_ln110_2 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_51, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_2"/></StgValue>
</operation>

<operation id="515" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:211 %add_ln110_21 = add i30 %sext_ln110_35, i30 %sext_ln110_53

]]></Node>
<StgValue><ssdm name="add_ln110_21"/></StgValue>
</operation>

<operation id="516" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:212 %tmp_52 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_21, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="517" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:213 %and_ln110_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_52, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_3"/></StgValue>
</operation>

<operation id="518" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:219 %add_ln110_22 = add i30 %sext_ln110_38, i30 %sext_ln110_55

]]></Node>
<StgValue><ssdm name="add_ln110_22"/></StgValue>
</operation>

<operation id="519" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:220 %tmp_53 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_22, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="520" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:221 %and_ln110_4 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_53, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_4"/></StgValue>
</operation>

<operation id="521" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:227 %add_ln110_23 = add i30 %sext_ln110_41, i30 %sext_ln110_57

]]></Node>
<StgValue><ssdm name="add_ln110_23"/></StgValue>
</operation>

<operation id="522" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:228 %tmp_54 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_23, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="523" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:229 %and_ln110_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_54, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_5"/></StgValue>
</operation>

<operation id="524" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:233 %mul_ln110_24 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_58

]]></Node>
<StgValue><ssdm name="mul_ln110_24"/></StgValue>
</operation>

<operation id="525" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:234 %sext_ln110_59 = sext i26 %mul_ln110_24

]]></Node>
<StgValue><ssdm name="sext_ln110_59"/></StgValue>
</operation>

<operation id="526" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:235 %add_ln110_24 = add i30 %and_ln110_8, i30 %sext_ln110_59

]]></Node>
<StgValue><ssdm name="add_ln110_24"/></StgValue>
</operation>

<operation id="527" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:241 %mul_ln110_25 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_60

]]></Node>
<StgValue><ssdm name="mul_ln110_25"/></StgValue>
</operation>

<operation id="528" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:242 %sext_ln110_61 = sext i26 %mul_ln110_25

]]></Node>
<StgValue><ssdm name="sext_ln110_61"/></StgValue>
</operation>

<operation id="529" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:243 %add_ln110_25 = add i30 %and_ln110_9, i30 %sext_ln110_61

]]></Node>
<StgValue><ssdm name="add_ln110_25"/></StgValue>
</operation>

<operation id="530" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:249 %mul_ln110_26 = mul i25 %hidden_layer_buf_3_load_cast5, i25 %sext_ln110_62

]]></Node>
<StgValue><ssdm name="mul_ln110_26"/></StgValue>
</operation>

<operation id="531" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:250 %sext_ln110_63 = sext i25 %mul_ln110_26

]]></Node>
<StgValue><ssdm name="sext_ln110_63"/></StgValue>
</operation>

<operation id="532" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:251 %add_ln110_26 = add i30 %and_ln110_s, i30 %sext_ln110_63

]]></Node>
<StgValue><ssdm name="add_ln110_26"/></StgValue>
</operation>

<operation id="533" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:257 %mul_ln110_27 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_64

]]></Node>
<StgValue><ssdm name="mul_ln110_27"/></StgValue>
</operation>

<operation id="534" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:258 %sext_ln110_65 = sext i26 %mul_ln110_27

]]></Node>
<StgValue><ssdm name="sext_ln110_65"/></StgValue>
</operation>

<operation id="535" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:259 %add_ln110_27 = add i30 %and_ln110_1, i30 %sext_ln110_65

]]></Node>
<StgValue><ssdm name="add_ln110_27"/></StgValue>
</operation>

<operation id="536" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:265 %mul_ln110_28 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_66

]]></Node>
<StgValue><ssdm name="mul_ln110_28"/></StgValue>
</operation>

<operation id="537" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:266 %sext_ln110_67 = sext i26 %mul_ln110_28

]]></Node>
<StgValue><ssdm name="sext_ln110_67"/></StgValue>
</operation>

<operation id="538" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:267 %add_ln110_28 = add i30 %and_ln110_2, i30 %sext_ln110_67

]]></Node>
<StgValue><ssdm name="add_ln110_28"/></StgValue>
</operation>

<operation id="539" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:273 %mul_ln110_29 = mul i25 %hidden_layer_buf_3_load_cast5, i25 %sext_ln110_68

]]></Node>
<StgValue><ssdm name="mul_ln110_29"/></StgValue>
</operation>

<operation id="540" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:274 %sext_ln110_69 = sext i25 %mul_ln110_29

]]></Node>
<StgValue><ssdm name="sext_ln110_69"/></StgValue>
</operation>

<operation id="541" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:275 %add_ln110_29 = add i30 %and_ln110_3, i30 %sext_ln110_69

]]></Node>
<StgValue><ssdm name="add_ln110_29"/></StgValue>
</operation>

<operation id="542" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:281 %mul_ln110_30 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_70

]]></Node>
<StgValue><ssdm name="mul_ln110_30"/></StgValue>
</operation>

<operation id="543" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:282 %sext_ln110_71 = sext i26 %mul_ln110_30

]]></Node>
<StgValue><ssdm name="sext_ln110_71"/></StgValue>
</operation>

<operation id="544" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:283 %add_ln110_30 = add i30 %and_ln110_4, i30 %sext_ln110_71

]]></Node>
<StgValue><ssdm name="add_ln110_30"/></StgValue>
</operation>

<operation id="545" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:289 %mul_ln110_31 = mul i26 %hidden_layer_buf_3_load_cast, i26 %sext_ln110_72

]]></Node>
<StgValue><ssdm name="mul_ln110_31"/></StgValue>
</operation>

<operation id="546" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:290 %sext_ln110_73 = sext i26 %mul_ln110_31

]]></Node>
<StgValue><ssdm name="sext_ln110_73"/></StgValue>
</operation>

<operation id="547" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:291 %add_ln110_31 = add i30 %and_ln110_5, i30 %sext_ln110_73

]]></Node>
<StgValue><ssdm name="add_ln110_31"/></StgValue>
</operation>

<operation id="548" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:297 %mul_ln110_32 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_74

]]></Node>
<StgValue><ssdm name="mul_ln110_32"/></StgValue>
</operation>

<operation id="549" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:305 %mul_ln110_33 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_76

]]></Node>
<StgValue><ssdm name="mul_ln110_33"/></StgValue>
</operation>

<operation id="550" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:313 %mul_ln110_34 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_78

]]></Node>
<StgValue><ssdm name="mul_ln110_34"/></StgValue>
</operation>

<operation id="551" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:321 %mul_ln110_35 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_80

]]></Node>
<StgValue><ssdm name="mul_ln110_35"/></StgValue>
</operation>

<operation id="552" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:329 %mul_ln110_36 = mul i25 %hidden_layer_buf_4_load_cast6, i25 %sext_ln110_82

]]></Node>
<StgValue><ssdm name="mul_ln110_36"/></StgValue>
</operation>

<operation id="553" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:337 %mul_ln110_37 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_84

]]></Node>
<StgValue><ssdm name="mul_ln110_37"/></StgValue>
</operation>

<operation id="554" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:345 %mul_ln110_38 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_86

]]></Node>
<StgValue><ssdm name="mul_ln110_38"/></StgValue>
</operation>

<operation id="555" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:353 %mul_ln110_39 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_88

]]></Node>
<StgValue><ssdm name="mul_ln110_39"/></StgValue>
</operation>

<operation id="556" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:359 %p_ZL2W2_0_5_load = load i3 %p_ZL2W2_0_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_5_load"/></StgValue>
</operation>

<operation id="557" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:360 %sext_ln110_90 = sext i10 %p_ZL2W2_0_5_load

]]></Node>
<StgValue><ssdm name="sext_ln110_90"/></StgValue>
</operation>

<operation id="558" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:361 %mul_ln110_40 = mul i26 %hidden_layer_buf_5_load_cast, i26 %sext_ln110_90

]]></Node>
<StgValue><ssdm name="mul_ln110_40"/></StgValue>
</operation>

<operation id="559" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:367 %p_ZL2W2_1_5_load = load i3 %p_ZL2W2_1_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_5_load"/></StgValue>
</operation>

<operation id="560" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:368 %sext_ln110_92 = sext i9 %p_ZL2W2_1_5_load

]]></Node>
<StgValue><ssdm name="sext_ln110_92"/></StgValue>
</operation>

<operation id="561" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:369 %mul_ln110_41 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_92

]]></Node>
<StgValue><ssdm name="mul_ln110_41"/></StgValue>
</operation>

<operation id="562" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:375 %p_ZL2W2_2_5_load = load i3 %p_ZL2W2_2_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_5_load"/></StgValue>
</operation>

<operation id="563" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:376 %sext_ln110_94 = sext i9 %p_ZL2W2_2_5_load

]]></Node>
<StgValue><ssdm name="sext_ln110_94"/></StgValue>
</operation>

<operation id="564" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:377 %mul_ln110_42 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_94

]]></Node>
<StgValue><ssdm name="mul_ln110_42"/></StgValue>
</operation>

<operation id="565" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:383 %p_ZL2W2_3_5_load = load i3 %p_ZL2W2_3_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_5_load"/></StgValue>
</operation>

<operation id="566" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:384 %sext_ln110_96 = sext i9 %p_ZL2W2_3_5_load

]]></Node>
<StgValue><ssdm name="sext_ln110_96"/></StgValue>
</operation>

<operation id="567" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:385 %mul_ln110_43 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_96

]]></Node>
<StgValue><ssdm name="mul_ln110_43"/></StgValue>
</operation>

<operation id="568" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:391 %p_ZL2W2_4_5_load = load i3 %p_ZL2W2_4_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_5_load"/></StgValue>
</operation>

<operation id="569" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:392 %sext_ln110_98 = sext i9 %p_ZL2W2_4_5_load

]]></Node>
<StgValue><ssdm name="sext_ln110_98"/></StgValue>
</operation>

<operation id="570" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:393 %mul_ln110_44 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_98

]]></Node>
<StgValue><ssdm name="mul_ln110_44"/></StgValue>
</operation>

<operation id="571" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:399 %p_ZL2W2_5_5_load = load i3 %p_ZL2W2_5_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_5_load"/></StgValue>
</operation>

<operation id="572" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:400 %sext_ln110_100 = sext i10 %p_ZL2W2_5_5_load

]]></Node>
<StgValue><ssdm name="sext_ln110_100"/></StgValue>
</operation>

<operation id="573" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:401 %mul_ln110_45 = mul i26 %hidden_layer_buf_5_load_cast, i26 %sext_ln110_100

]]></Node>
<StgValue><ssdm name="mul_ln110_45"/></StgValue>
</operation>

<operation id="574" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:407 %p_ZL2W2_6_5_load = load i3 %p_ZL2W2_6_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_5_load"/></StgValue>
</operation>

<operation id="575" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:408 %sext_ln110_102 = sext i9 %p_ZL2W2_6_5_load

]]></Node>
<StgValue><ssdm name="sext_ln110_102"/></StgValue>
</operation>

<operation id="576" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:409 %mul_ln110_46 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_102

]]></Node>
<StgValue><ssdm name="mul_ln110_46"/></StgValue>
</operation>

<operation id="577" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:415 %p_ZL2W2_7_5_load = load i3 %p_ZL2W2_7_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_5_load"/></StgValue>
</operation>

<operation id="578" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:416 %sext_ln110_104 = sext i10 %p_ZL2W2_7_5_load

]]></Node>
<StgValue><ssdm name="sext_ln110_104"/></StgValue>
</operation>

<operation id="579" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:417 %mul_ln110_47 = mul i26 %hidden_layer_buf_5_load_cast, i26 %sext_ln110_104

]]></Node>
<StgValue><ssdm name="mul_ln110_47"/></StgValue>
</operation>

<operation id="580" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:422 %p_ZL2W2_0_6_addr = getelementptr i10 %p_ZL2W2_0_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_6_addr"/></StgValue>
</operation>

<operation id="581" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:423 %p_ZL2W2_0_6_load = load i3 %p_ZL2W2_0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_6_load"/></StgValue>
</operation>

<operation id="582" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:430 %p_ZL2W2_1_6_addr = getelementptr i9 %p_ZL2W2_1_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_6_addr"/></StgValue>
</operation>

<operation id="583" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:431 %p_ZL2W2_1_6_load = load i3 %p_ZL2W2_1_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_6_load"/></StgValue>
</operation>

<operation id="584" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:438 %p_ZL2W2_2_6_addr = getelementptr i10 %p_ZL2W2_2_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_6_addr"/></StgValue>
</operation>

<operation id="585" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:439 %p_ZL2W2_2_6_load = load i3 %p_ZL2W2_2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_6_load"/></StgValue>
</operation>

<operation id="586" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:446 %p_ZL2W2_3_6_addr = getelementptr i10 %p_ZL2W2_3_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_6_addr"/></StgValue>
</operation>

<operation id="587" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:447 %p_ZL2W2_3_6_load = load i3 %p_ZL2W2_3_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_6_load"/></StgValue>
</operation>

<operation id="588" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:454 %p_ZL2W2_4_6_addr = getelementptr i10 %p_ZL2W2_4_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_6_addr"/></StgValue>
</operation>

<operation id="589" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:455 %p_ZL2W2_4_6_load = load i3 %p_ZL2W2_4_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_6_load"/></StgValue>
</operation>

<operation id="590" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:462 %p_ZL2W2_5_6_addr = getelementptr i10 %p_ZL2W2_5_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_6_addr"/></StgValue>
</operation>

<operation id="591" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:463 %p_ZL2W2_5_6_load = load i3 %p_ZL2W2_5_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_6_load"/></StgValue>
</operation>

<operation id="592" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:470 %p_ZL2W2_6_6_addr = getelementptr i9 %p_ZL2W2_6_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_6_addr"/></StgValue>
</operation>

<operation id="593" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:471 %p_ZL2W2_6_6_load = load i3 %p_ZL2W2_6_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_6_load"/></StgValue>
</operation>

<operation id="594" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:478 %p_ZL2W2_7_6_addr = getelementptr i10 %p_ZL2W2_7_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_6_addr"/></StgValue>
</operation>

<operation id="595" st_id="7" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:479 %p_ZL2W2_7_6_load = load i3 %p_ZL2W2_7_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_6_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="596" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:235 %add_ln110_24 = add i30 %and_ln110_8, i30 %sext_ln110_59

]]></Node>
<StgValue><ssdm name="add_ln110_24"/></StgValue>
</operation>

<operation id="597" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:236 %tmp_55 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_24, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="598" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:237 %and_ln110_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_55, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_6"/></StgValue>
</operation>

<operation id="599" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:243 %add_ln110_25 = add i30 %and_ln110_9, i30 %sext_ln110_61

]]></Node>
<StgValue><ssdm name="add_ln110_25"/></StgValue>
</operation>

<operation id="600" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:244 %tmp_56 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_25, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="601" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:245 %and_ln110_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_56, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_7"/></StgValue>
</operation>

<operation id="602" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:251 %add_ln110_26 = add i30 %and_ln110_s, i30 %sext_ln110_63

]]></Node>
<StgValue><ssdm name="add_ln110_26"/></StgValue>
</operation>

<operation id="603" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:252 %tmp_57 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_26, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="604" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:253 %and_ln110_10 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_57, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_10"/></StgValue>
</operation>

<operation id="605" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:259 %add_ln110_27 = add i30 %and_ln110_1, i30 %sext_ln110_65

]]></Node>
<StgValue><ssdm name="add_ln110_27"/></StgValue>
</operation>

<operation id="606" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:260 %tmp_58 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_27, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="607" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:261 %and_ln110_11 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_58, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_11"/></StgValue>
</operation>

<operation id="608" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:267 %add_ln110_28 = add i30 %and_ln110_2, i30 %sext_ln110_67

]]></Node>
<StgValue><ssdm name="add_ln110_28"/></StgValue>
</operation>

<operation id="609" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:268 %tmp_59 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_28, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="610" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:269 %and_ln110_12 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_59, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_12"/></StgValue>
</operation>

<operation id="611" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:275 %add_ln110_29 = add i30 %and_ln110_3, i30 %sext_ln110_69

]]></Node>
<StgValue><ssdm name="add_ln110_29"/></StgValue>
</operation>

<operation id="612" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:276 %tmp_60 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_29, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="613" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:277 %and_ln110_13 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_60, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_13"/></StgValue>
</operation>

<operation id="614" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:283 %add_ln110_30 = add i30 %and_ln110_4, i30 %sext_ln110_71

]]></Node>
<StgValue><ssdm name="add_ln110_30"/></StgValue>
</operation>

<operation id="615" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:284 %tmp_61 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_30, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="616" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:285 %and_ln110_14 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_61, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_14"/></StgValue>
</operation>

<operation id="617" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:291 %add_ln110_31 = add i30 %and_ln110_5, i30 %sext_ln110_73

]]></Node>
<StgValue><ssdm name="add_ln110_31"/></StgValue>
</operation>

<operation id="618" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:292 %tmp_62 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_31, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="619" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:293 %and_ln110_15 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_62, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_15"/></StgValue>
</operation>

<operation id="620" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:297 %mul_ln110_32 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_74

]]></Node>
<StgValue><ssdm name="mul_ln110_32"/></StgValue>
</operation>

<operation id="621" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:298 %sext_ln110_75 = sext i26 %mul_ln110_32

]]></Node>
<StgValue><ssdm name="sext_ln110_75"/></StgValue>
</operation>

<operation id="622" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:299 %add_ln110_32 = add i30 %and_ln110_6, i30 %sext_ln110_75

]]></Node>
<StgValue><ssdm name="add_ln110_32"/></StgValue>
</operation>

<operation id="623" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:305 %mul_ln110_33 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_76

]]></Node>
<StgValue><ssdm name="mul_ln110_33"/></StgValue>
</operation>

<operation id="624" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:306 %sext_ln110_77 = sext i26 %mul_ln110_33

]]></Node>
<StgValue><ssdm name="sext_ln110_77"/></StgValue>
</operation>

<operation id="625" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:307 %add_ln110_33 = add i30 %and_ln110_7, i30 %sext_ln110_77

]]></Node>
<StgValue><ssdm name="add_ln110_33"/></StgValue>
</operation>

<operation id="626" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:313 %mul_ln110_34 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_78

]]></Node>
<StgValue><ssdm name="mul_ln110_34"/></StgValue>
</operation>

<operation id="627" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:314 %sext_ln110_79 = sext i26 %mul_ln110_34

]]></Node>
<StgValue><ssdm name="sext_ln110_79"/></StgValue>
</operation>

<operation id="628" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:315 %add_ln110_34 = add i30 %and_ln110_10, i30 %sext_ln110_79

]]></Node>
<StgValue><ssdm name="add_ln110_34"/></StgValue>
</operation>

<operation id="629" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:321 %mul_ln110_35 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_80

]]></Node>
<StgValue><ssdm name="mul_ln110_35"/></StgValue>
</operation>

<operation id="630" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:322 %sext_ln110_81 = sext i26 %mul_ln110_35

]]></Node>
<StgValue><ssdm name="sext_ln110_81"/></StgValue>
</operation>

<operation id="631" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:323 %add_ln110_35 = add i30 %and_ln110_11, i30 %sext_ln110_81

]]></Node>
<StgValue><ssdm name="add_ln110_35"/></StgValue>
</operation>

<operation id="632" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:329 %mul_ln110_36 = mul i25 %hidden_layer_buf_4_load_cast6, i25 %sext_ln110_82

]]></Node>
<StgValue><ssdm name="mul_ln110_36"/></StgValue>
</operation>

<operation id="633" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:330 %sext_ln110_83 = sext i25 %mul_ln110_36

]]></Node>
<StgValue><ssdm name="sext_ln110_83"/></StgValue>
</operation>

<operation id="634" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:331 %add_ln110_36 = add i30 %and_ln110_12, i30 %sext_ln110_83

]]></Node>
<StgValue><ssdm name="add_ln110_36"/></StgValue>
</operation>

<operation id="635" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:337 %mul_ln110_37 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_84

]]></Node>
<StgValue><ssdm name="mul_ln110_37"/></StgValue>
</operation>

<operation id="636" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:338 %sext_ln110_85 = sext i26 %mul_ln110_37

]]></Node>
<StgValue><ssdm name="sext_ln110_85"/></StgValue>
</operation>

<operation id="637" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:339 %add_ln110_37 = add i30 %and_ln110_13, i30 %sext_ln110_85

]]></Node>
<StgValue><ssdm name="add_ln110_37"/></StgValue>
</operation>

<operation id="638" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:345 %mul_ln110_38 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_86

]]></Node>
<StgValue><ssdm name="mul_ln110_38"/></StgValue>
</operation>

<operation id="639" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:346 %sext_ln110_87 = sext i26 %mul_ln110_38

]]></Node>
<StgValue><ssdm name="sext_ln110_87"/></StgValue>
</operation>

<operation id="640" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:347 %add_ln110_38 = add i30 %and_ln110_14, i30 %sext_ln110_87

]]></Node>
<StgValue><ssdm name="add_ln110_38"/></StgValue>
</operation>

<operation id="641" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:353 %mul_ln110_39 = mul i26 %hidden_layer_buf_4_load_cast, i26 %sext_ln110_88

]]></Node>
<StgValue><ssdm name="mul_ln110_39"/></StgValue>
</operation>

<operation id="642" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:354 %sext_ln110_89 = sext i26 %mul_ln110_39

]]></Node>
<StgValue><ssdm name="sext_ln110_89"/></StgValue>
</operation>

<operation id="643" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:355 %add_ln110_39 = add i30 %and_ln110_15, i30 %sext_ln110_89

]]></Node>
<StgValue><ssdm name="add_ln110_39"/></StgValue>
</operation>

<operation id="644" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:361 %mul_ln110_40 = mul i26 %hidden_layer_buf_5_load_cast, i26 %sext_ln110_90

]]></Node>
<StgValue><ssdm name="mul_ln110_40"/></StgValue>
</operation>

<operation id="645" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:369 %mul_ln110_41 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_92

]]></Node>
<StgValue><ssdm name="mul_ln110_41"/></StgValue>
</operation>

<operation id="646" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:377 %mul_ln110_42 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_94

]]></Node>
<StgValue><ssdm name="mul_ln110_42"/></StgValue>
</operation>

<operation id="647" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:385 %mul_ln110_43 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_96

]]></Node>
<StgValue><ssdm name="mul_ln110_43"/></StgValue>
</operation>

<operation id="648" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:393 %mul_ln110_44 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_98

]]></Node>
<StgValue><ssdm name="mul_ln110_44"/></StgValue>
</operation>

<operation id="649" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:401 %mul_ln110_45 = mul i26 %hidden_layer_buf_5_load_cast, i26 %sext_ln110_100

]]></Node>
<StgValue><ssdm name="mul_ln110_45"/></StgValue>
</operation>

<operation id="650" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:409 %mul_ln110_46 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_102

]]></Node>
<StgValue><ssdm name="mul_ln110_46"/></StgValue>
</operation>

<operation id="651" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:417 %mul_ln110_47 = mul i26 %hidden_layer_buf_5_load_cast, i26 %sext_ln110_104

]]></Node>
<StgValue><ssdm name="mul_ln110_47"/></StgValue>
</operation>

<operation id="652" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:423 %p_ZL2W2_0_6_load = load i3 %p_ZL2W2_0_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_6_load"/></StgValue>
</operation>

<operation id="653" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:424 %sext_ln110_106 = sext i10 %p_ZL2W2_0_6_load

]]></Node>
<StgValue><ssdm name="sext_ln110_106"/></StgValue>
</operation>

<operation id="654" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:425 %mul_ln110_48 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_106

]]></Node>
<StgValue><ssdm name="mul_ln110_48"/></StgValue>
</operation>

<operation id="655" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:431 %p_ZL2W2_1_6_load = load i3 %p_ZL2W2_1_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_6_load"/></StgValue>
</operation>

<operation id="656" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:432 %sext_ln110_108 = sext i9 %p_ZL2W2_1_6_load

]]></Node>
<StgValue><ssdm name="sext_ln110_108"/></StgValue>
</operation>

<operation id="657" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:433 %mul_ln110_49 = mul i25 %hidden_layer_buf_6_load_cast8, i25 %sext_ln110_108

]]></Node>
<StgValue><ssdm name="mul_ln110_49"/></StgValue>
</operation>

<operation id="658" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:439 %p_ZL2W2_2_6_load = load i3 %p_ZL2W2_2_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_6_load"/></StgValue>
</operation>

<operation id="659" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:440 %sext_ln110_110 = sext i10 %p_ZL2W2_2_6_load

]]></Node>
<StgValue><ssdm name="sext_ln110_110"/></StgValue>
</operation>

<operation id="660" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:441 %mul_ln110_50 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_110

]]></Node>
<StgValue><ssdm name="mul_ln110_50"/></StgValue>
</operation>

<operation id="661" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:447 %p_ZL2W2_3_6_load = load i3 %p_ZL2W2_3_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_6_load"/></StgValue>
</operation>

<operation id="662" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:448 %sext_ln110_112 = sext i10 %p_ZL2W2_3_6_load

]]></Node>
<StgValue><ssdm name="sext_ln110_112"/></StgValue>
</operation>

<operation id="663" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:449 %mul_ln110_51 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_112

]]></Node>
<StgValue><ssdm name="mul_ln110_51"/></StgValue>
</operation>

<operation id="664" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:455 %p_ZL2W2_4_6_load = load i3 %p_ZL2W2_4_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_6_load"/></StgValue>
</operation>

<operation id="665" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:456 %sext_ln110_114 = sext i10 %p_ZL2W2_4_6_load

]]></Node>
<StgValue><ssdm name="sext_ln110_114"/></StgValue>
</operation>

<operation id="666" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:457 %mul_ln110_52 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_114

]]></Node>
<StgValue><ssdm name="mul_ln110_52"/></StgValue>
</operation>

<operation id="667" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:463 %p_ZL2W2_5_6_load = load i3 %p_ZL2W2_5_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_6_load"/></StgValue>
</operation>

<operation id="668" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:464 %sext_ln110_116 = sext i10 %p_ZL2W2_5_6_load

]]></Node>
<StgValue><ssdm name="sext_ln110_116"/></StgValue>
</operation>

<operation id="669" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:465 %mul_ln110_53 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_116

]]></Node>
<StgValue><ssdm name="mul_ln110_53"/></StgValue>
</operation>

<operation id="670" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:471 %p_ZL2W2_6_6_load = load i3 %p_ZL2W2_6_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_6_load"/></StgValue>
</operation>

<operation id="671" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:472 %sext_ln110_118 = sext i9 %p_ZL2W2_6_6_load

]]></Node>
<StgValue><ssdm name="sext_ln110_118"/></StgValue>
</operation>

<operation id="672" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:473 %mul_ln110_54 = mul i25 %hidden_layer_buf_6_load_cast8, i25 %sext_ln110_118

]]></Node>
<StgValue><ssdm name="mul_ln110_54"/></StgValue>
</operation>

<operation id="673" st_id="8" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:479 %p_ZL2W2_7_6_load = load i3 %p_ZL2W2_7_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_6_load"/></StgValue>
</operation>

<operation id="674" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:480 %sext_ln110_120 = sext i10 %p_ZL2W2_7_6_load

]]></Node>
<StgValue><ssdm name="sext_ln110_120"/></StgValue>
</operation>

<operation id="675" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:481 %mul_ln110_55 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_120

]]></Node>
<StgValue><ssdm name="mul_ln110_55"/></StgValue>
</operation>

<operation id="676" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:486 %p_ZL2W2_0_7_addr = getelementptr i9 %p_ZL2W2_0_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_7_addr"/></StgValue>
</operation>

<operation id="677" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:487 %p_ZL2W2_0_7_load = load i3 %p_ZL2W2_0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_7_load"/></StgValue>
</operation>

<operation id="678" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:494 %p_ZL2W2_1_7_addr = getelementptr i9 %p_ZL2W2_1_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_7_addr"/></StgValue>
</operation>

<operation id="679" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:495 %p_ZL2W2_1_7_load = load i3 %p_ZL2W2_1_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_7_load"/></StgValue>
</operation>

<operation id="680" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:502 %p_ZL2W2_2_7_addr = getelementptr i9 %p_ZL2W2_2_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_7_addr"/></StgValue>
</operation>

<operation id="681" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:503 %p_ZL2W2_2_7_load = load i3 %p_ZL2W2_2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_7_load"/></StgValue>
</operation>

<operation id="682" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:510 %p_ZL2W2_3_7_addr = getelementptr i10 %p_ZL2W2_3_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_7_addr"/></StgValue>
</operation>

<operation id="683" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:511 %p_ZL2W2_3_7_load = load i3 %p_ZL2W2_3_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_7_load"/></StgValue>
</operation>

<operation id="684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:518 %p_ZL2W2_4_7_addr = getelementptr i9 %p_ZL2W2_4_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_7_addr"/></StgValue>
</operation>

<operation id="685" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:519 %p_ZL2W2_4_7_load = load i3 %p_ZL2W2_4_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_7_load"/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:526 %p_ZL2W2_5_7_addr = getelementptr i9 %p_ZL2W2_5_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_7_addr"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:527 %p_ZL2W2_5_7_load = load i3 %p_ZL2W2_5_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_7_load"/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:534 %p_ZL2W2_6_7_addr = getelementptr i10 %p_ZL2W2_6_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_7_addr"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:535 %p_ZL2W2_6_7_load = load i3 %p_ZL2W2_6_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_7_load"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:542 %p_ZL2W2_7_7_addr = getelementptr i10 %p_ZL2W2_7_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_7_addr"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:543 %p_ZL2W2_7_7_load = load i3 %p_ZL2W2_7_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_7_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="692" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:299 %add_ln110_32 = add i30 %and_ln110_6, i30 %sext_ln110_75

]]></Node>
<StgValue><ssdm name="add_ln110_32"/></StgValue>
</operation>

<operation id="693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:300 %tmp_63 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_32, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:301 %and_ln110_16 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_63, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_16"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:307 %add_ln110_33 = add i30 %and_ln110_7, i30 %sext_ln110_77

]]></Node>
<StgValue><ssdm name="add_ln110_33"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:308 %tmp_64 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_33, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:309 %and_ln110_17 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_64, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_17"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:315 %add_ln110_34 = add i30 %and_ln110_10, i30 %sext_ln110_79

]]></Node>
<StgValue><ssdm name="add_ln110_34"/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:316 %tmp_65 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_34, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:317 %and_ln110_18 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_65, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_18"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:323 %add_ln110_35 = add i30 %and_ln110_11, i30 %sext_ln110_81

]]></Node>
<StgValue><ssdm name="add_ln110_35"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:324 %tmp_66 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_35, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:325 %and_ln110_19 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_66, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_19"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:331 %add_ln110_36 = add i30 %and_ln110_12, i30 %sext_ln110_83

]]></Node>
<StgValue><ssdm name="add_ln110_36"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:332 %tmp_67 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_36, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:333 %and_ln110_20 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_67, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_20"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:339 %add_ln110_37 = add i30 %and_ln110_13, i30 %sext_ln110_85

]]></Node>
<StgValue><ssdm name="add_ln110_37"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:340 %tmp_68 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_37, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:341 %and_ln110_21 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_68, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_21"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:347 %add_ln110_38 = add i30 %and_ln110_14, i30 %sext_ln110_87

]]></Node>
<StgValue><ssdm name="add_ln110_38"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:348 %tmp_69 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_38, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:349 %and_ln110_22 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_69, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_22"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:355 %add_ln110_39 = add i30 %and_ln110_15, i30 %sext_ln110_89

]]></Node>
<StgValue><ssdm name="add_ln110_39"/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:356 %tmp_70 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_39, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:357 %and_ln110_23 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_70, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_23"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:361 %mul_ln110_40 = mul i26 %hidden_layer_buf_5_load_cast, i26 %sext_ln110_90

]]></Node>
<StgValue><ssdm name="mul_ln110_40"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:362 %sext_ln110_91 = sext i26 %mul_ln110_40

]]></Node>
<StgValue><ssdm name="sext_ln110_91"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:363 %add_ln110_40 = add i30 %and_ln110_16, i30 %sext_ln110_91

]]></Node>
<StgValue><ssdm name="add_ln110_40"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:369 %mul_ln110_41 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_92

]]></Node>
<StgValue><ssdm name="mul_ln110_41"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:370 %sext_ln110_93 = sext i25 %mul_ln110_41

]]></Node>
<StgValue><ssdm name="sext_ln110_93"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:371 %add_ln110_41 = add i30 %and_ln110_17, i30 %sext_ln110_93

]]></Node>
<StgValue><ssdm name="add_ln110_41"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:377 %mul_ln110_42 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_94

]]></Node>
<StgValue><ssdm name="mul_ln110_42"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:378 %sext_ln110_95 = sext i25 %mul_ln110_42

]]></Node>
<StgValue><ssdm name="sext_ln110_95"/></StgValue>
</operation>

<operation id="724" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:379 %add_ln110_42 = add i30 %and_ln110_18, i30 %sext_ln110_95

]]></Node>
<StgValue><ssdm name="add_ln110_42"/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:385 %mul_ln110_43 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_96

]]></Node>
<StgValue><ssdm name="mul_ln110_43"/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:386 %sext_ln110_97 = sext i25 %mul_ln110_43

]]></Node>
<StgValue><ssdm name="sext_ln110_97"/></StgValue>
</operation>

<operation id="727" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:387 %add_ln110_43 = add i30 %and_ln110_19, i30 %sext_ln110_97

]]></Node>
<StgValue><ssdm name="add_ln110_43"/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:393 %mul_ln110_44 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_98

]]></Node>
<StgValue><ssdm name="mul_ln110_44"/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:394 %sext_ln110_99 = sext i25 %mul_ln110_44

]]></Node>
<StgValue><ssdm name="sext_ln110_99"/></StgValue>
</operation>

<operation id="730" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:395 %add_ln110_44 = add i30 %and_ln110_20, i30 %sext_ln110_99

]]></Node>
<StgValue><ssdm name="add_ln110_44"/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:401 %mul_ln110_45 = mul i26 %hidden_layer_buf_5_load_cast, i26 %sext_ln110_100

]]></Node>
<StgValue><ssdm name="mul_ln110_45"/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:402 %sext_ln110_101 = sext i26 %mul_ln110_45

]]></Node>
<StgValue><ssdm name="sext_ln110_101"/></StgValue>
</operation>

<operation id="733" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:403 %add_ln110_45 = add i30 %and_ln110_21, i30 %sext_ln110_101

]]></Node>
<StgValue><ssdm name="add_ln110_45"/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:409 %mul_ln110_46 = mul i25 %hidden_layer_buf_5_load_cast7, i25 %sext_ln110_102

]]></Node>
<StgValue><ssdm name="mul_ln110_46"/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:410 %sext_ln110_103 = sext i25 %mul_ln110_46

]]></Node>
<StgValue><ssdm name="sext_ln110_103"/></StgValue>
</operation>

<operation id="736" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:411 %add_ln110_46 = add i30 %and_ln110_22, i30 %sext_ln110_103

]]></Node>
<StgValue><ssdm name="add_ln110_46"/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:417 %mul_ln110_47 = mul i26 %hidden_layer_buf_5_load_cast, i26 %sext_ln110_104

]]></Node>
<StgValue><ssdm name="mul_ln110_47"/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:418 %sext_ln110_105 = sext i26 %mul_ln110_47

]]></Node>
<StgValue><ssdm name="sext_ln110_105"/></StgValue>
</operation>

<operation id="739" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:419 %add_ln110_47 = add i30 %and_ln110_23, i30 %sext_ln110_105

]]></Node>
<StgValue><ssdm name="add_ln110_47"/></StgValue>
</operation>

<operation id="740" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:425 %mul_ln110_48 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_106

]]></Node>
<StgValue><ssdm name="mul_ln110_48"/></StgValue>
</operation>

<operation id="741" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:433 %mul_ln110_49 = mul i25 %hidden_layer_buf_6_load_cast8, i25 %sext_ln110_108

]]></Node>
<StgValue><ssdm name="mul_ln110_49"/></StgValue>
</operation>

<operation id="742" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:441 %mul_ln110_50 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_110

]]></Node>
<StgValue><ssdm name="mul_ln110_50"/></StgValue>
</operation>

<operation id="743" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:449 %mul_ln110_51 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_112

]]></Node>
<StgValue><ssdm name="mul_ln110_51"/></StgValue>
</operation>

<operation id="744" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:457 %mul_ln110_52 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_114

]]></Node>
<StgValue><ssdm name="mul_ln110_52"/></StgValue>
</operation>

<operation id="745" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:465 %mul_ln110_53 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_116

]]></Node>
<StgValue><ssdm name="mul_ln110_53"/></StgValue>
</operation>

<operation id="746" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:473 %mul_ln110_54 = mul i25 %hidden_layer_buf_6_load_cast8, i25 %sext_ln110_118

]]></Node>
<StgValue><ssdm name="mul_ln110_54"/></StgValue>
</operation>

<operation id="747" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:481 %mul_ln110_55 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_120

]]></Node>
<StgValue><ssdm name="mul_ln110_55"/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:487 %p_ZL2W2_0_7_load = load i3 %p_ZL2W2_0_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_7_load"/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:488 %sext_ln110_122 = sext i9 %p_ZL2W2_0_7_load

]]></Node>
<StgValue><ssdm name="sext_ln110_122"/></StgValue>
</operation>

<operation id="750" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:489 %mul_ln110_56 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_122

]]></Node>
<StgValue><ssdm name="mul_ln110_56"/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:495 %p_ZL2W2_1_7_load = load i3 %p_ZL2W2_1_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_7_load"/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:496 %sext_ln110_124 = sext i9 %p_ZL2W2_1_7_load

]]></Node>
<StgValue><ssdm name="sext_ln110_124"/></StgValue>
</operation>

<operation id="753" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:497 %mul_ln110_57 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_124

]]></Node>
<StgValue><ssdm name="mul_ln110_57"/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:503 %p_ZL2W2_2_7_load = load i3 %p_ZL2W2_2_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_7_load"/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:504 %sext_ln110_126 = sext i9 %p_ZL2W2_2_7_load

]]></Node>
<StgValue><ssdm name="sext_ln110_126"/></StgValue>
</operation>

<operation id="756" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:505 %mul_ln110_58 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_126

]]></Node>
<StgValue><ssdm name="mul_ln110_58"/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:511 %p_ZL2W2_3_7_load = load i3 %p_ZL2W2_3_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_7_load"/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:512 %sext_ln110_128 = sext i10 %p_ZL2W2_3_7_load

]]></Node>
<StgValue><ssdm name="sext_ln110_128"/></StgValue>
</operation>

<operation id="759" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:513 %mul_ln110_59 = mul i26 %hidden_layer_buf_7_load_cast9, i26 %sext_ln110_128

]]></Node>
<StgValue><ssdm name="mul_ln110_59"/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:519 %p_ZL2W2_4_7_load = load i3 %p_ZL2W2_4_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_7_load"/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:520 %sext_ln110_130 = sext i9 %p_ZL2W2_4_7_load

]]></Node>
<StgValue><ssdm name="sext_ln110_130"/></StgValue>
</operation>

<operation id="762" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:521 %mul_ln110_60 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_130

]]></Node>
<StgValue><ssdm name="mul_ln110_60"/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:527 %p_ZL2W2_5_7_load = load i3 %p_ZL2W2_5_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_7_load"/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:528 %sext_ln110_132 = sext i9 %p_ZL2W2_5_7_load

]]></Node>
<StgValue><ssdm name="sext_ln110_132"/></StgValue>
</operation>

<operation id="765" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:529 %mul_ln110_61 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_132

]]></Node>
<StgValue><ssdm name="mul_ln110_61"/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:535 %p_ZL2W2_6_7_load = load i3 %p_ZL2W2_6_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_7_load"/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:536 %sext_ln110_134 = sext i10 %p_ZL2W2_6_7_load

]]></Node>
<StgValue><ssdm name="sext_ln110_134"/></StgValue>
</operation>

<operation id="768" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:537 %mul_ln110_62 = mul i26 %hidden_layer_buf_7_load_cast9, i26 %sext_ln110_134

]]></Node>
<StgValue><ssdm name="mul_ln110_62"/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:543 %p_ZL2W2_7_7_load = load i3 %p_ZL2W2_7_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_7_load"/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:544 %sext_ln110_136 = sext i10 %p_ZL2W2_7_7_load

]]></Node>
<StgValue><ssdm name="sext_ln110_136"/></StgValue>
</operation>

<operation id="771" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:545 %mul_ln110_63 = mul i26 %hidden_layer_buf_7_load_cast9, i26 %sext_ln110_136

]]></Node>
<StgValue><ssdm name="mul_ln110_63"/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:550 %p_ZL2W2_0_8_addr = getelementptr i10 %p_ZL2W2_0_8, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_8_addr"/></StgValue>
</operation>

<operation id="773" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:551 %p_ZL2W2_0_8_load = load i3 %p_ZL2W2_0_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_8_load"/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:558 %p_ZL2W2_1_8_addr = getelementptr i10 %p_ZL2W2_1_8, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_8_addr"/></StgValue>
</operation>

<operation id="775" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:559 %p_ZL2W2_1_8_load = load i3 %p_ZL2W2_1_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_8_load"/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:566 %p_ZL2W2_2_8_addr = getelementptr i10 %p_ZL2W2_2_8, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_8_addr"/></StgValue>
</operation>

<operation id="777" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:567 %p_ZL2W2_2_8_load = load i3 %p_ZL2W2_2_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_8_load"/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:574 %p_ZL2W2_3_8_addr = getelementptr i10 %p_ZL2W2_3_8, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_8_addr"/></StgValue>
</operation>

<operation id="779" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:575 %p_ZL2W2_3_8_load = load i3 %p_ZL2W2_3_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_8_load"/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:582 %p_ZL2W2_4_8_addr = getelementptr i10 %p_ZL2W2_4_8, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_8_addr"/></StgValue>
</operation>

<operation id="781" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:583 %p_ZL2W2_4_8_load = load i3 %p_ZL2W2_4_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_8_load"/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:590 %p_ZL2W2_5_8_addr = getelementptr i10 %p_ZL2W2_5_8, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_8_addr"/></StgValue>
</operation>

<operation id="783" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:591 %p_ZL2W2_5_8_load = load i3 %p_ZL2W2_5_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_8_load"/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:598 %p_ZL2W2_6_8_addr = getelementptr i10 %p_ZL2W2_6_8, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_8_addr"/></StgValue>
</operation>

<operation id="785" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:599 %p_ZL2W2_6_8_load = load i3 %p_ZL2W2_6_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_8_load"/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:606 %p_ZL2W2_7_8_addr = getelementptr i10 %p_ZL2W2_7_8, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_8_addr"/></StgValue>
</operation>

<operation id="787" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:607 %p_ZL2W2_7_8_load = load i3 %p_ZL2W2_7_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_8_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="788" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:363 %add_ln110_40 = add i30 %and_ln110_16, i30 %sext_ln110_91

]]></Node>
<StgValue><ssdm name="add_ln110_40"/></StgValue>
</operation>

<operation id="789" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:364 %tmp_71 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_40, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="790" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:365 %and_ln110_24 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_71, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_24"/></StgValue>
</operation>

<operation id="791" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:371 %add_ln110_41 = add i30 %and_ln110_17, i30 %sext_ln110_93

]]></Node>
<StgValue><ssdm name="add_ln110_41"/></StgValue>
</operation>

<operation id="792" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:372 %tmp_72 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_41, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="793" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:373 %and_ln110_25 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_72, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_25"/></StgValue>
</operation>

<operation id="794" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:379 %add_ln110_42 = add i30 %and_ln110_18, i30 %sext_ln110_95

]]></Node>
<StgValue><ssdm name="add_ln110_42"/></StgValue>
</operation>

<operation id="795" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:380 %tmp_73 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_42, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="796" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:381 %and_ln110_26 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_73, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_26"/></StgValue>
</operation>

<operation id="797" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:387 %add_ln110_43 = add i30 %and_ln110_19, i30 %sext_ln110_97

]]></Node>
<StgValue><ssdm name="add_ln110_43"/></StgValue>
</operation>

<operation id="798" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:388 %tmp_74 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_43, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="799" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:389 %and_ln110_27 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_74, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_27"/></StgValue>
</operation>

<operation id="800" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:395 %add_ln110_44 = add i30 %and_ln110_20, i30 %sext_ln110_99

]]></Node>
<StgValue><ssdm name="add_ln110_44"/></StgValue>
</operation>

<operation id="801" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:396 %tmp_75 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_44, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="802" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:397 %and_ln110_28 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_75, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_28"/></StgValue>
</operation>

<operation id="803" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:403 %add_ln110_45 = add i30 %and_ln110_21, i30 %sext_ln110_101

]]></Node>
<StgValue><ssdm name="add_ln110_45"/></StgValue>
</operation>

<operation id="804" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:404 %tmp_76 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_45, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="805" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:405 %and_ln110_29 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_76, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_29"/></StgValue>
</operation>

<operation id="806" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:411 %add_ln110_46 = add i30 %and_ln110_22, i30 %sext_ln110_103

]]></Node>
<StgValue><ssdm name="add_ln110_46"/></StgValue>
</operation>

<operation id="807" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:412 %tmp_77 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_46, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="808" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:413 %and_ln110_30 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_77, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_30"/></StgValue>
</operation>

<operation id="809" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:419 %add_ln110_47 = add i30 %and_ln110_23, i30 %sext_ln110_105

]]></Node>
<StgValue><ssdm name="add_ln110_47"/></StgValue>
</operation>

<operation id="810" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:420 %tmp_78 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_47, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="811" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:421 %and_ln110_31 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_78, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_31"/></StgValue>
</operation>

<operation id="812" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:425 %mul_ln110_48 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_106

]]></Node>
<StgValue><ssdm name="mul_ln110_48"/></StgValue>
</operation>

<operation id="813" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:426 %sext_ln110_107 = sext i26 %mul_ln110_48

]]></Node>
<StgValue><ssdm name="sext_ln110_107"/></StgValue>
</operation>

<operation id="814" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:427 %add_ln110_48 = add i30 %and_ln110_24, i30 %sext_ln110_107

]]></Node>
<StgValue><ssdm name="add_ln110_48"/></StgValue>
</operation>

<operation id="815" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:433 %mul_ln110_49 = mul i25 %hidden_layer_buf_6_load_cast8, i25 %sext_ln110_108

]]></Node>
<StgValue><ssdm name="mul_ln110_49"/></StgValue>
</operation>

<operation id="816" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:434 %sext_ln110_109 = sext i25 %mul_ln110_49

]]></Node>
<StgValue><ssdm name="sext_ln110_109"/></StgValue>
</operation>

<operation id="817" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:435 %add_ln110_49 = add i30 %and_ln110_25, i30 %sext_ln110_109

]]></Node>
<StgValue><ssdm name="add_ln110_49"/></StgValue>
</operation>

<operation id="818" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:441 %mul_ln110_50 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_110

]]></Node>
<StgValue><ssdm name="mul_ln110_50"/></StgValue>
</operation>

<operation id="819" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:442 %sext_ln110_111 = sext i26 %mul_ln110_50

]]></Node>
<StgValue><ssdm name="sext_ln110_111"/></StgValue>
</operation>

<operation id="820" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:443 %add_ln110_50 = add i30 %and_ln110_26, i30 %sext_ln110_111

]]></Node>
<StgValue><ssdm name="add_ln110_50"/></StgValue>
</operation>

<operation id="821" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:449 %mul_ln110_51 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_112

]]></Node>
<StgValue><ssdm name="mul_ln110_51"/></StgValue>
</operation>

<operation id="822" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:450 %sext_ln110_113 = sext i26 %mul_ln110_51

]]></Node>
<StgValue><ssdm name="sext_ln110_113"/></StgValue>
</operation>

<operation id="823" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:451 %add_ln110_51 = add i30 %and_ln110_27, i30 %sext_ln110_113

]]></Node>
<StgValue><ssdm name="add_ln110_51"/></StgValue>
</operation>

<operation id="824" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:457 %mul_ln110_52 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_114

]]></Node>
<StgValue><ssdm name="mul_ln110_52"/></StgValue>
</operation>

<operation id="825" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:458 %sext_ln110_115 = sext i26 %mul_ln110_52

]]></Node>
<StgValue><ssdm name="sext_ln110_115"/></StgValue>
</operation>

<operation id="826" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:459 %add_ln110_52 = add i30 %and_ln110_28, i30 %sext_ln110_115

]]></Node>
<StgValue><ssdm name="add_ln110_52"/></StgValue>
</operation>

<operation id="827" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:465 %mul_ln110_53 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_116

]]></Node>
<StgValue><ssdm name="mul_ln110_53"/></StgValue>
</operation>

<operation id="828" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:466 %sext_ln110_117 = sext i26 %mul_ln110_53

]]></Node>
<StgValue><ssdm name="sext_ln110_117"/></StgValue>
</operation>

<operation id="829" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:467 %add_ln110_53 = add i30 %and_ln110_29, i30 %sext_ln110_117

]]></Node>
<StgValue><ssdm name="add_ln110_53"/></StgValue>
</operation>

<operation id="830" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:473 %mul_ln110_54 = mul i25 %hidden_layer_buf_6_load_cast8, i25 %sext_ln110_118

]]></Node>
<StgValue><ssdm name="mul_ln110_54"/></StgValue>
</operation>

<operation id="831" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:474 %sext_ln110_119 = sext i25 %mul_ln110_54

]]></Node>
<StgValue><ssdm name="sext_ln110_119"/></StgValue>
</operation>

<operation id="832" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:475 %add_ln110_54 = add i30 %and_ln110_30, i30 %sext_ln110_119

]]></Node>
<StgValue><ssdm name="add_ln110_54"/></StgValue>
</operation>

<operation id="833" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:481 %mul_ln110_55 = mul i26 %hidden_layer_buf_6_load_cast, i26 %sext_ln110_120

]]></Node>
<StgValue><ssdm name="mul_ln110_55"/></StgValue>
</operation>

<operation id="834" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:482 %sext_ln110_121 = sext i26 %mul_ln110_55

]]></Node>
<StgValue><ssdm name="sext_ln110_121"/></StgValue>
</operation>

<operation id="835" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:483 %add_ln110_55 = add i30 %and_ln110_31, i30 %sext_ln110_121

]]></Node>
<StgValue><ssdm name="add_ln110_55"/></StgValue>
</operation>

<operation id="836" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:489 %mul_ln110_56 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_122

]]></Node>
<StgValue><ssdm name="mul_ln110_56"/></StgValue>
</operation>

<operation id="837" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:497 %mul_ln110_57 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_124

]]></Node>
<StgValue><ssdm name="mul_ln110_57"/></StgValue>
</operation>

<operation id="838" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:505 %mul_ln110_58 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_126

]]></Node>
<StgValue><ssdm name="mul_ln110_58"/></StgValue>
</operation>

<operation id="839" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:513 %mul_ln110_59 = mul i26 %hidden_layer_buf_7_load_cast9, i26 %sext_ln110_128

]]></Node>
<StgValue><ssdm name="mul_ln110_59"/></StgValue>
</operation>

<operation id="840" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:521 %mul_ln110_60 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_130

]]></Node>
<StgValue><ssdm name="mul_ln110_60"/></StgValue>
</operation>

<operation id="841" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:529 %mul_ln110_61 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_132

]]></Node>
<StgValue><ssdm name="mul_ln110_61"/></StgValue>
</operation>

<operation id="842" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:537 %mul_ln110_62 = mul i26 %hidden_layer_buf_7_load_cast9, i26 %sext_ln110_134

]]></Node>
<StgValue><ssdm name="mul_ln110_62"/></StgValue>
</operation>

<operation id="843" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:545 %mul_ln110_63 = mul i26 %hidden_layer_buf_7_load_cast9, i26 %sext_ln110_136

]]></Node>
<StgValue><ssdm name="mul_ln110_63"/></StgValue>
</operation>

<operation id="844" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:551 %p_ZL2W2_0_8_load = load i3 %p_ZL2W2_0_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_8_load"/></StgValue>
</operation>

<operation id="845" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:552 %sext_ln110_138 = sext i10 %p_ZL2W2_0_8_load

]]></Node>
<StgValue><ssdm name="sext_ln110_138"/></StgValue>
</operation>

<operation id="846" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:553 %mul_ln110_64 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_138

]]></Node>
<StgValue><ssdm name="mul_ln110_64"/></StgValue>
</operation>

<operation id="847" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:559 %p_ZL2W2_1_8_load = load i3 %p_ZL2W2_1_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_8_load"/></StgValue>
</operation>

<operation id="848" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:560 %sext_ln110_140 = sext i10 %p_ZL2W2_1_8_load

]]></Node>
<StgValue><ssdm name="sext_ln110_140"/></StgValue>
</operation>

<operation id="849" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:561 %mul_ln110_65 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_140

]]></Node>
<StgValue><ssdm name="mul_ln110_65"/></StgValue>
</operation>

<operation id="850" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:567 %p_ZL2W2_2_8_load = load i3 %p_ZL2W2_2_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_8_load"/></StgValue>
</operation>

<operation id="851" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:568 %sext_ln110_142 = sext i10 %p_ZL2W2_2_8_load

]]></Node>
<StgValue><ssdm name="sext_ln110_142"/></StgValue>
</operation>

<operation id="852" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:569 %mul_ln110_66 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_142

]]></Node>
<StgValue><ssdm name="mul_ln110_66"/></StgValue>
</operation>

<operation id="853" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:575 %p_ZL2W2_3_8_load = load i3 %p_ZL2W2_3_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_8_load"/></StgValue>
</operation>

<operation id="854" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:576 %sext_ln110_144 = sext i10 %p_ZL2W2_3_8_load

]]></Node>
<StgValue><ssdm name="sext_ln110_144"/></StgValue>
</operation>

<operation id="855" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:577 %mul_ln110_67 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_144

]]></Node>
<StgValue><ssdm name="mul_ln110_67"/></StgValue>
</operation>

<operation id="856" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:583 %p_ZL2W2_4_8_load = load i3 %p_ZL2W2_4_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_8_load"/></StgValue>
</operation>

<operation id="857" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:584 %sext_ln110_146 = sext i10 %p_ZL2W2_4_8_load

]]></Node>
<StgValue><ssdm name="sext_ln110_146"/></StgValue>
</operation>

<operation id="858" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:585 %mul_ln110_68 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_146

]]></Node>
<StgValue><ssdm name="mul_ln110_68"/></StgValue>
</operation>

<operation id="859" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:591 %p_ZL2W2_5_8_load = load i3 %p_ZL2W2_5_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_8_load"/></StgValue>
</operation>

<operation id="860" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:592 %sext_ln110_148 = sext i10 %p_ZL2W2_5_8_load

]]></Node>
<StgValue><ssdm name="sext_ln110_148"/></StgValue>
</operation>

<operation id="861" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:593 %mul_ln110_69 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_148

]]></Node>
<StgValue><ssdm name="mul_ln110_69"/></StgValue>
</operation>

<operation id="862" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:599 %p_ZL2W2_6_8_load = load i3 %p_ZL2W2_6_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_8_load"/></StgValue>
</operation>

<operation id="863" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:600 %sext_ln110_150 = sext i10 %p_ZL2W2_6_8_load

]]></Node>
<StgValue><ssdm name="sext_ln110_150"/></StgValue>
</operation>

<operation id="864" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:601 %mul_ln110_70 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_150

]]></Node>
<StgValue><ssdm name="mul_ln110_70"/></StgValue>
</operation>

<operation id="865" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:607 %p_ZL2W2_7_8_load = load i3 %p_ZL2W2_7_8_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_8_load"/></StgValue>
</operation>

<operation id="866" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:608 %sext_ln110_152 = sext i10 %p_ZL2W2_7_8_load

]]></Node>
<StgValue><ssdm name="sext_ln110_152"/></StgValue>
</operation>

<operation id="867" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:609 %mul_ln110_71 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_152

]]></Node>
<StgValue><ssdm name="mul_ln110_71"/></StgValue>
</operation>

<operation id="868" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:614 %p_ZL2W2_0_9_addr = getelementptr i10 %p_ZL2W2_0_9, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_9_addr"/></StgValue>
</operation>

<operation id="869" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:615 %p_ZL2W2_0_9_load = load i3 %p_ZL2W2_0_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_9_load"/></StgValue>
</operation>

<operation id="870" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:622 %p_ZL2W2_1_9_addr = getelementptr i10 %p_ZL2W2_1_9, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_9_addr"/></StgValue>
</operation>

<operation id="871" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:623 %p_ZL2W2_1_9_load = load i3 %p_ZL2W2_1_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_9_load"/></StgValue>
</operation>

<operation id="872" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:630 %p_ZL2W2_2_9_addr = getelementptr i10 %p_ZL2W2_2_9, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_9_addr"/></StgValue>
</operation>

<operation id="873" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:631 %p_ZL2W2_2_9_load = load i3 %p_ZL2W2_2_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_9_load"/></StgValue>
</operation>

<operation id="874" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:638 %p_ZL2W2_3_9_addr = getelementptr i9 %p_ZL2W2_3_9, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_9_addr"/></StgValue>
</operation>

<operation id="875" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:639 %p_ZL2W2_3_9_load = load i3 %p_ZL2W2_3_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_9_load"/></StgValue>
</operation>

<operation id="876" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:646 %p_ZL2W2_4_9_addr = getelementptr i9 %p_ZL2W2_4_9, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_9_addr"/></StgValue>
</operation>

<operation id="877" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:647 %p_ZL2W2_4_9_load = load i3 %p_ZL2W2_4_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_9_load"/></StgValue>
</operation>

<operation id="878" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:654 %p_ZL2W2_5_9_addr = getelementptr i10 %p_ZL2W2_5_9, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_9_addr"/></StgValue>
</operation>

<operation id="879" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:655 %p_ZL2W2_5_9_load = load i3 %p_ZL2W2_5_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_9_load"/></StgValue>
</operation>

<operation id="880" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:662 %p_ZL2W2_6_9_addr = getelementptr i10 %p_ZL2W2_6_9, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_9_addr"/></StgValue>
</operation>

<operation id="881" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:663 %p_ZL2W2_6_9_load = load i3 %p_ZL2W2_6_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_9_load"/></StgValue>
</operation>

<operation id="882" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:670 %p_ZL2W2_7_9_addr = getelementptr i9 %p_ZL2W2_7_9, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_9_addr"/></StgValue>
</operation>

<operation id="883" st_id="10" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:671 %p_ZL2W2_7_9_load = load i3 %p_ZL2W2_7_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_9_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="884" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:427 %add_ln110_48 = add i30 %and_ln110_24, i30 %sext_ln110_107

]]></Node>
<StgValue><ssdm name="add_ln110_48"/></StgValue>
</operation>

<operation id="885" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:428 %tmp_79 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_48, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="886" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:429 %and_ln110_32 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_79, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_32"/></StgValue>
</operation>

<operation id="887" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:435 %add_ln110_49 = add i30 %and_ln110_25, i30 %sext_ln110_109

]]></Node>
<StgValue><ssdm name="add_ln110_49"/></StgValue>
</operation>

<operation id="888" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:436 %tmp_80 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_49, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="889" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:437 %and_ln110_33 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_80, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_33"/></StgValue>
</operation>

<operation id="890" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:443 %add_ln110_50 = add i30 %and_ln110_26, i30 %sext_ln110_111

]]></Node>
<StgValue><ssdm name="add_ln110_50"/></StgValue>
</operation>

<operation id="891" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:444 %tmp_81 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_50, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="892" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:445 %and_ln110_34 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_81, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_34"/></StgValue>
</operation>

<operation id="893" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:451 %add_ln110_51 = add i30 %and_ln110_27, i30 %sext_ln110_113

]]></Node>
<StgValue><ssdm name="add_ln110_51"/></StgValue>
</operation>

<operation id="894" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:452 %tmp_82 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_51, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="895" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:453 %and_ln110_35 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_82, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_35"/></StgValue>
</operation>

<operation id="896" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:459 %add_ln110_52 = add i30 %and_ln110_28, i30 %sext_ln110_115

]]></Node>
<StgValue><ssdm name="add_ln110_52"/></StgValue>
</operation>

<operation id="897" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:460 %tmp_83 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_52, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="898" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:461 %and_ln110_36 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_83, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_36"/></StgValue>
</operation>

<operation id="899" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:467 %add_ln110_53 = add i30 %and_ln110_29, i30 %sext_ln110_117

]]></Node>
<StgValue><ssdm name="add_ln110_53"/></StgValue>
</operation>

<operation id="900" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:468 %tmp_84 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_53, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="901" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:469 %and_ln110_37 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_84, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_37"/></StgValue>
</operation>

<operation id="902" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:475 %add_ln110_54 = add i30 %and_ln110_30, i30 %sext_ln110_119

]]></Node>
<StgValue><ssdm name="add_ln110_54"/></StgValue>
</operation>

<operation id="903" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:476 %tmp_85 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_54, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="904" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:477 %and_ln110_38 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_85, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_38"/></StgValue>
</operation>

<operation id="905" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:483 %add_ln110_55 = add i30 %and_ln110_31, i30 %sext_ln110_121

]]></Node>
<StgValue><ssdm name="add_ln110_55"/></StgValue>
</operation>

<operation id="906" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:484 %tmp_86 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_55, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="907" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:485 %and_ln110_39 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_86, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_39"/></StgValue>
</operation>

<operation id="908" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:489 %mul_ln110_56 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_122

]]></Node>
<StgValue><ssdm name="mul_ln110_56"/></StgValue>
</operation>

<operation id="909" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:490 %sext_ln110_123 = sext i25 %mul_ln110_56

]]></Node>
<StgValue><ssdm name="sext_ln110_123"/></StgValue>
</operation>

<operation id="910" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:491 %add_ln110_56 = add i30 %and_ln110_32, i30 %sext_ln110_123

]]></Node>
<StgValue><ssdm name="add_ln110_56"/></StgValue>
</operation>

<operation id="911" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:497 %mul_ln110_57 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_124

]]></Node>
<StgValue><ssdm name="mul_ln110_57"/></StgValue>
</operation>

<operation id="912" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:498 %sext_ln110_125 = sext i25 %mul_ln110_57

]]></Node>
<StgValue><ssdm name="sext_ln110_125"/></StgValue>
</operation>

<operation id="913" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:499 %add_ln110_57 = add i30 %and_ln110_33, i30 %sext_ln110_125

]]></Node>
<StgValue><ssdm name="add_ln110_57"/></StgValue>
</operation>

<operation id="914" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:505 %mul_ln110_58 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_126

]]></Node>
<StgValue><ssdm name="mul_ln110_58"/></StgValue>
</operation>

<operation id="915" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:506 %sext_ln110_127 = sext i25 %mul_ln110_58

]]></Node>
<StgValue><ssdm name="sext_ln110_127"/></StgValue>
</operation>

<operation id="916" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:507 %add_ln110_58 = add i30 %and_ln110_34, i30 %sext_ln110_127

]]></Node>
<StgValue><ssdm name="add_ln110_58"/></StgValue>
</operation>

<operation id="917" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:513 %mul_ln110_59 = mul i26 %hidden_layer_buf_7_load_cast9, i26 %sext_ln110_128

]]></Node>
<StgValue><ssdm name="mul_ln110_59"/></StgValue>
</operation>

<operation id="918" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:514 %sext_ln110_129 = sext i26 %mul_ln110_59

]]></Node>
<StgValue><ssdm name="sext_ln110_129"/></StgValue>
</operation>

<operation id="919" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:515 %add_ln110_59 = add i30 %and_ln110_35, i30 %sext_ln110_129

]]></Node>
<StgValue><ssdm name="add_ln110_59"/></StgValue>
</operation>

<operation id="920" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:521 %mul_ln110_60 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_130

]]></Node>
<StgValue><ssdm name="mul_ln110_60"/></StgValue>
</operation>

<operation id="921" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:522 %sext_ln110_131 = sext i25 %mul_ln110_60

]]></Node>
<StgValue><ssdm name="sext_ln110_131"/></StgValue>
</operation>

<operation id="922" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:523 %add_ln110_60 = add i30 %and_ln110_36, i30 %sext_ln110_131

]]></Node>
<StgValue><ssdm name="add_ln110_60"/></StgValue>
</operation>

<operation id="923" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:529 %mul_ln110_61 = mul i25 %hidden_layer_buf_7_load_cast, i25 %sext_ln110_132

]]></Node>
<StgValue><ssdm name="mul_ln110_61"/></StgValue>
</operation>

<operation id="924" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:530 %sext_ln110_133 = sext i25 %mul_ln110_61

]]></Node>
<StgValue><ssdm name="sext_ln110_133"/></StgValue>
</operation>

<operation id="925" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:531 %add_ln110_61 = add i30 %and_ln110_37, i30 %sext_ln110_133

]]></Node>
<StgValue><ssdm name="add_ln110_61"/></StgValue>
</operation>

<operation id="926" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:537 %mul_ln110_62 = mul i26 %hidden_layer_buf_7_load_cast9, i26 %sext_ln110_134

]]></Node>
<StgValue><ssdm name="mul_ln110_62"/></StgValue>
</operation>

<operation id="927" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:538 %sext_ln110_135 = sext i26 %mul_ln110_62

]]></Node>
<StgValue><ssdm name="sext_ln110_135"/></StgValue>
</operation>

<operation id="928" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:539 %add_ln110_62 = add i30 %and_ln110_38, i30 %sext_ln110_135

]]></Node>
<StgValue><ssdm name="add_ln110_62"/></StgValue>
</operation>

<operation id="929" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:545 %mul_ln110_63 = mul i26 %hidden_layer_buf_7_load_cast9, i26 %sext_ln110_136

]]></Node>
<StgValue><ssdm name="mul_ln110_63"/></StgValue>
</operation>

<operation id="930" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:546 %sext_ln110_137 = sext i26 %mul_ln110_63

]]></Node>
<StgValue><ssdm name="sext_ln110_137"/></StgValue>
</operation>

<operation id="931" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:547 %add_ln110_63 = add i30 %and_ln110_39, i30 %sext_ln110_137

]]></Node>
<StgValue><ssdm name="add_ln110_63"/></StgValue>
</operation>

<operation id="932" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:553 %mul_ln110_64 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_138

]]></Node>
<StgValue><ssdm name="mul_ln110_64"/></StgValue>
</operation>

<operation id="933" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:561 %mul_ln110_65 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_140

]]></Node>
<StgValue><ssdm name="mul_ln110_65"/></StgValue>
</operation>

<operation id="934" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:569 %mul_ln110_66 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_142

]]></Node>
<StgValue><ssdm name="mul_ln110_66"/></StgValue>
</operation>

<operation id="935" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:577 %mul_ln110_67 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_144

]]></Node>
<StgValue><ssdm name="mul_ln110_67"/></StgValue>
</operation>

<operation id="936" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:585 %mul_ln110_68 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_146

]]></Node>
<StgValue><ssdm name="mul_ln110_68"/></StgValue>
</operation>

<operation id="937" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:593 %mul_ln110_69 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_148

]]></Node>
<StgValue><ssdm name="mul_ln110_69"/></StgValue>
</operation>

<operation id="938" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:601 %mul_ln110_70 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_150

]]></Node>
<StgValue><ssdm name="mul_ln110_70"/></StgValue>
</operation>

<operation id="939" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:609 %mul_ln110_71 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_152

]]></Node>
<StgValue><ssdm name="mul_ln110_71"/></StgValue>
</operation>

<operation id="940" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:615 %p_ZL2W2_0_9_load = load i3 %p_ZL2W2_0_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_9_load"/></StgValue>
</operation>

<operation id="941" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:616 %sext_ln110_154 = sext i10 %p_ZL2W2_0_9_load

]]></Node>
<StgValue><ssdm name="sext_ln110_154"/></StgValue>
</operation>

<operation id="942" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:617 %mul_ln110_72 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_154

]]></Node>
<StgValue><ssdm name="mul_ln110_72"/></StgValue>
</operation>

<operation id="943" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:623 %p_ZL2W2_1_9_load = load i3 %p_ZL2W2_1_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_9_load"/></StgValue>
</operation>

<operation id="944" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:624 %sext_ln110_156 = sext i10 %p_ZL2W2_1_9_load

]]></Node>
<StgValue><ssdm name="sext_ln110_156"/></StgValue>
</operation>

<operation id="945" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:625 %mul_ln110_73 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_156

]]></Node>
<StgValue><ssdm name="mul_ln110_73"/></StgValue>
</operation>

<operation id="946" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:631 %p_ZL2W2_2_9_load = load i3 %p_ZL2W2_2_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_9_load"/></StgValue>
</operation>

<operation id="947" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:632 %sext_ln110_158 = sext i10 %p_ZL2W2_2_9_load

]]></Node>
<StgValue><ssdm name="sext_ln110_158"/></StgValue>
</operation>

<operation id="948" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:633 %mul_ln110_74 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_158

]]></Node>
<StgValue><ssdm name="mul_ln110_74"/></StgValue>
</operation>

<operation id="949" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:639 %p_ZL2W2_3_9_load = load i3 %p_ZL2W2_3_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_9_load"/></StgValue>
</operation>

<operation id="950" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:640 %sext_ln110_160 = sext i9 %p_ZL2W2_3_9_load

]]></Node>
<StgValue><ssdm name="sext_ln110_160"/></StgValue>
</operation>

<operation id="951" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:641 %mul_ln110_75 = mul i25 %hidden_layer_buf_9_load_cast10, i25 %sext_ln110_160

]]></Node>
<StgValue><ssdm name="mul_ln110_75"/></StgValue>
</operation>

<operation id="952" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:647 %p_ZL2W2_4_9_load = load i3 %p_ZL2W2_4_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_9_load"/></StgValue>
</operation>

<operation id="953" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:648 %sext_ln110_162 = sext i9 %p_ZL2W2_4_9_load

]]></Node>
<StgValue><ssdm name="sext_ln110_162"/></StgValue>
</operation>

<operation id="954" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:649 %mul_ln110_76 = mul i25 %hidden_layer_buf_9_load_cast10, i25 %sext_ln110_162

]]></Node>
<StgValue><ssdm name="mul_ln110_76"/></StgValue>
</operation>

<operation id="955" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:655 %p_ZL2W2_5_9_load = load i3 %p_ZL2W2_5_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_9_load"/></StgValue>
</operation>

<operation id="956" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:656 %sext_ln110_164 = sext i10 %p_ZL2W2_5_9_load

]]></Node>
<StgValue><ssdm name="sext_ln110_164"/></StgValue>
</operation>

<operation id="957" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:657 %mul_ln110_77 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_164

]]></Node>
<StgValue><ssdm name="mul_ln110_77"/></StgValue>
</operation>

<operation id="958" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:663 %p_ZL2W2_6_9_load = load i3 %p_ZL2W2_6_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_9_load"/></StgValue>
</operation>

<operation id="959" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:664 %sext_ln110_166 = sext i10 %p_ZL2W2_6_9_load

]]></Node>
<StgValue><ssdm name="sext_ln110_166"/></StgValue>
</operation>

<operation id="960" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:665 %mul_ln110_78 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_166

]]></Node>
<StgValue><ssdm name="mul_ln110_78"/></StgValue>
</operation>

<operation id="961" st_id="11" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:671 %p_ZL2W2_7_9_load = load i3 %p_ZL2W2_7_9_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_9_load"/></StgValue>
</operation>

<operation id="962" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:672 %sext_ln110_168 = sext i9 %p_ZL2W2_7_9_load

]]></Node>
<StgValue><ssdm name="sext_ln110_168"/></StgValue>
</operation>

<operation id="963" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:673 %mul_ln110_79 = mul i25 %hidden_layer_buf_9_load_cast10, i25 %sext_ln110_168

]]></Node>
<StgValue><ssdm name="mul_ln110_79"/></StgValue>
</operation>

<operation id="964" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:678 %p_ZL2W2_0_10_addr = getelementptr i10 %p_ZL2W2_0_10, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_10_addr"/></StgValue>
</operation>

<operation id="965" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:679 %p_ZL2W2_0_10_load = load i3 %p_ZL2W2_0_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_10_load"/></StgValue>
</operation>

<operation id="966" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:686 %p_ZL2W2_1_10_addr = getelementptr i9 %p_ZL2W2_1_10, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_10_addr"/></StgValue>
</operation>

<operation id="967" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:687 %p_ZL2W2_1_10_load = load i3 %p_ZL2W2_1_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_10_load"/></StgValue>
</operation>

<operation id="968" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:694 %p_ZL2W2_2_10_addr = getelementptr i9 %p_ZL2W2_2_10, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_10_addr"/></StgValue>
</operation>

<operation id="969" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:695 %p_ZL2W2_2_10_load = load i3 %p_ZL2W2_2_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_10_load"/></StgValue>
</operation>

<operation id="970" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:702 %p_ZL2W2_3_10_addr = getelementptr i9 %p_ZL2W2_3_10, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_10_addr"/></StgValue>
</operation>

<operation id="971" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:703 %p_ZL2W2_3_10_load = load i3 %p_ZL2W2_3_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_10_load"/></StgValue>
</operation>

<operation id="972" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:710 %p_ZL2W2_4_10_addr = getelementptr i10 %p_ZL2W2_4_10, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_10_addr"/></StgValue>
</operation>

<operation id="973" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:711 %p_ZL2W2_4_10_load = load i3 %p_ZL2W2_4_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_10_load"/></StgValue>
</operation>

<operation id="974" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:718 %p_ZL2W2_5_10_addr = getelementptr i10 %p_ZL2W2_5_10, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_10_addr"/></StgValue>
</operation>

<operation id="975" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:719 %p_ZL2W2_5_10_load = load i3 %p_ZL2W2_5_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_10_load"/></StgValue>
</operation>

<operation id="976" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:726 %p_ZL2W2_6_10_addr = getelementptr i10 %p_ZL2W2_6_10, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_10_addr"/></StgValue>
</operation>

<operation id="977" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:727 %p_ZL2W2_6_10_load = load i3 %p_ZL2W2_6_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_10_load"/></StgValue>
</operation>

<operation id="978" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:734 %p_ZL2W2_7_10_addr = getelementptr i9 %p_ZL2W2_7_10, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_10_addr"/></StgValue>
</operation>

<operation id="979" st_id="11" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:735 %p_ZL2W2_7_10_load = load i3 %p_ZL2W2_7_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_10_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="980" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:491 %add_ln110_56 = add i30 %and_ln110_32, i30 %sext_ln110_123

]]></Node>
<StgValue><ssdm name="add_ln110_56"/></StgValue>
</operation>

<operation id="981" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:492 %tmp_87 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_56, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="982" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:493 %and_ln110_40 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_87, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_40"/></StgValue>
</operation>

<operation id="983" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:499 %add_ln110_57 = add i30 %and_ln110_33, i30 %sext_ln110_125

]]></Node>
<StgValue><ssdm name="add_ln110_57"/></StgValue>
</operation>

<operation id="984" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:500 %tmp_88 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_57, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="985" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:501 %and_ln110_41 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_88, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_41"/></StgValue>
</operation>

<operation id="986" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:507 %add_ln110_58 = add i30 %and_ln110_34, i30 %sext_ln110_127

]]></Node>
<StgValue><ssdm name="add_ln110_58"/></StgValue>
</operation>

<operation id="987" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:508 %tmp_89 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_58, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="988" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:509 %and_ln110_42 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_89, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_42"/></StgValue>
</operation>

<operation id="989" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:515 %add_ln110_59 = add i30 %and_ln110_35, i30 %sext_ln110_129

]]></Node>
<StgValue><ssdm name="add_ln110_59"/></StgValue>
</operation>

<operation id="990" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:516 %tmp_90 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_59, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="991" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:517 %and_ln110_43 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_90, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_43"/></StgValue>
</operation>

<operation id="992" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:523 %add_ln110_60 = add i30 %and_ln110_36, i30 %sext_ln110_131

]]></Node>
<StgValue><ssdm name="add_ln110_60"/></StgValue>
</operation>

<operation id="993" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:524 %tmp_91 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_60, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="994" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:525 %and_ln110_44 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_91, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_44"/></StgValue>
</operation>

<operation id="995" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:531 %add_ln110_61 = add i30 %and_ln110_37, i30 %sext_ln110_133

]]></Node>
<StgValue><ssdm name="add_ln110_61"/></StgValue>
</operation>

<operation id="996" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:532 %tmp_92 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_61, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="997" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:533 %and_ln110_45 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_92, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_45"/></StgValue>
</operation>

<operation id="998" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:539 %add_ln110_62 = add i30 %and_ln110_38, i30 %sext_ln110_135

]]></Node>
<StgValue><ssdm name="add_ln110_62"/></StgValue>
</operation>

<operation id="999" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:540 %tmp_93 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_62, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1000" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:541 %and_ln110_46 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_93, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_46"/></StgValue>
</operation>

<operation id="1001" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:547 %add_ln110_63 = add i30 %and_ln110_39, i30 %sext_ln110_137

]]></Node>
<StgValue><ssdm name="add_ln110_63"/></StgValue>
</operation>

<operation id="1002" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:548 %tmp_94 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_63, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1003" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:549 %and_ln110_47 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_94, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_47"/></StgValue>
</operation>

<operation id="1004" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:553 %mul_ln110_64 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_138

]]></Node>
<StgValue><ssdm name="mul_ln110_64"/></StgValue>
</operation>

<operation id="1005" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:554 %sext_ln110_139 = sext i26 %mul_ln110_64

]]></Node>
<StgValue><ssdm name="sext_ln110_139"/></StgValue>
</operation>

<operation id="1006" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:555 %add_ln110_64 = add i30 %and_ln110_40, i30 %sext_ln110_139

]]></Node>
<StgValue><ssdm name="add_ln110_64"/></StgValue>
</operation>

<operation id="1007" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:561 %mul_ln110_65 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_140

]]></Node>
<StgValue><ssdm name="mul_ln110_65"/></StgValue>
</operation>

<operation id="1008" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:562 %sext_ln110_141 = sext i26 %mul_ln110_65

]]></Node>
<StgValue><ssdm name="sext_ln110_141"/></StgValue>
</operation>

<operation id="1009" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:563 %add_ln110_65 = add i30 %and_ln110_41, i30 %sext_ln110_141

]]></Node>
<StgValue><ssdm name="add_ln110_65"/></StgValue>
</operation>

<operation id="1010" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:569 %mul_ln110_66 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_142

]]></Node>
<StgValue><ssdm name="mul_ln110_66"/></StgValue>
</operation>

<operation id="1011" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:570 %sext_ln110_143 = sext i26 %mul_ln110_66

]]></Node>
<StgValue><ssdm name="sext_ln110_143"/></StgValue>
</operation>

<operation id="1012" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:571 %add_ln110_66 = add i30 %and_ln110_42, i30 %sext_ln110_143

]]></Node>
<StgValue><ssdm name="add_ln110_66"/></StgValue>
</operation>

<operation id="1013" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:577 %mul_ln110_67 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_144

]]></Node>
<StgValue><ssdm name="mul_ln110_67"/></StgValue>
</operation>

<operation id="1014" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:578 %sext_ln110_145 = sext i26 %mul_ln110_67

]]></Node>
<StgValue><ssdm name="sext_ln110_145"/></StgValue>
</operation>

<operation id="1015" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:579 %add_ln110_67 = add i30 %and_ln110_43, i30 %sext_ln110_145

]]></Node>
<StgValue><ssdm name="add_ln110_67"/></StgValue>
</operation>

<operation id="1016" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:585 %mul_ln110_68 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_146

]]></Node>
<StgValue><ssdm name="mul_ln110_68"/></StgValue>
</operation>

<operation id="1017" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:586 %sext_ln110_147 = sext i26 %mul_ln110_68

]]></Node>
<StgValue><ssdm name="sext_ln110_147"/></StgValue>
</operation>

<operation id="1018" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:587 %add_ln110_68 = add i30 %and_ln110_44, i30 %sext_ln110_147

]]></Node>
<StgValue><ssdm name="add_ln110_68"/></StgValue>
</operation>

<operation id="1019" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:593 %mul_ln110_69 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_148

]]></Node>
<StgValue><ssdm name="mul_ln110_69"/></StgValue>
</operation>

<operation id="1020" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:594 %sext_ln110_149 = sext i26 %mul_ln110_69

]]></Node>
<StgValue><ssdm name="sext_ln110_149"/></StgValue>
</operation>

<operation id="1021" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:595 %add_ln110_69 = add i30 %and_ln110_45, i30 %sext_ln110_149

]]></Node>
<StgValue><ssdm name="add_ln110_69"/></StgValue>
</operation>

<operation id="1022" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:601 %mul_ln110_70 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_150

]]></Node>
<StgValue><ssdm name="mul_ln110_70"/></StgValue>
</operation>

<operation id="1023" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:602 %sext_ln110_151 = sext i26 %mul_ln110_70

]]></Node>
<StgValue><ssdm name="sext_ln110_151"/></StgValue>
</operation>

<operation id="1024" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:603 %add_ln110_70 = add i30 %and_ln110_46, i30 %sext_ln110_151

]]></Node>
<StgValue><ssdm name="add_ln110_70"/></StgValue>
</operation>

<operation id="1025" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:609 %mul_ln110_71 = mul i26 %hidden_layer_buf_8_load_cast, i26 %sext_ln110_152

]]></Node>
<StgValue><ssdm name="mul_ln110_71"/></StgValue>
</operation>

<operation id="1026" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:610 %sext_ln110_153 = sext i26 %mul_ln110_71

]]></Node>
<StgValue><ssdm name="sext_ln110_153"/></StgValue>
</operation>

<operation id="1027" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:611 %add_ln110_71 = add i30 %and_ln110_47, i30 %sext_ln110_153

]]></Node>
<StgValue><ssdm name="add_ln110_71"/></StgValue>
</operation>

<operation id="1028" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:617 %mul_ln110_72 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_154

]]></Node>
<StgValue><ssdm name="mul_ln110_72"/></StgValue>
</operation>

<operation id="1029" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:625 %mul_ln110_73 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_156

]]></Node>
<StgValue><ssdm name="mul_ln110_73"/></StgValue>
</operation>

<operation id="1030" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:633 %mul_ln110_74 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_158

]]></Node>
<StgValue><ssdm name="mul_ln110_74"/></StgValue>
</operation>

<operation id="1031" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:641 %mul_ln110_75 = mul i25 %hidden_layer_buf_9_load_cast10, i25 %sext_ln110_160

]]></Node>
<StgValue><ssdm name="mul_ln110_75"/></StgValue>
</operation>

<operation id="1032" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:649 %mul_ln110_76 = mul i25 %hidden_layer_buf_9_load_cast10, i25 %sext_ln110_162

]]></Node>
<StgValue><ssdm name="mul_ln110_76"/></StgValue>
</operation>

<operation id="1033" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:657 %mul_ln110_77 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_164

]]></Node>
<StgValue><ssdm name="mul_ln110_77"/></StgValue>
</operation>

<operation id="1034" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:665 %mul_ln110_78 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_166

]]></Node>
<StgValue><ssdm name="mul_ln110_78"/></StgValue>
</operation>

<operation id="1035" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:673 %mul_ln110_79 = mul i25 %hidden_layer_buf_9_load_cast10, i25 %sext_ln110_168

]]></Node>
<StgValue><ssdm name="mul_ln110_79"/></StgValue>
</operation>

<operation id="1036" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:679 %p_ZL2W2_0_10_load = load i3 %p_ZL2W2_0_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_10_load"/></StgValue>
</operation>

<operation id="1037" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:680 %sext_ln110_170 = sext i10 %p_ZL2W2_0_10_load

]]></Node>
<StgValue><ssdm name="sext_ln110_170"/></StgValue>
</operation>

<operation id="1038" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:681 %mul_ln110_80 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_170

]]></Node>
<StgValue><ssdm name="mul_ln110_80"/></StgValue>
</operation>

<operation id="1039" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:687 %p_ZL2W2_1_10_load = load i3 %p_ZL2W2_1_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_10_load"/></StgValue>
</operation>

<operation id="1040" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:688 %sext_ln110_172 = sext i9 %p_ZL2W2_1_10_load

]]></Node>
<StgValue><ssdm name="sext_ln110_172"/></StgValue>
</operation>

<operation id="1041" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:689 %mul_ln110_81 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_172

]]></Node>
<StgValue><ssdm name="mul_ln110_81"/></StgValue>
</operation>

<operation id="1042" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:695 %p_ZL2W2_2_10_load = load i3 %p_ZL2W2_2_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_10_load"/></StgValue>
</operation>

<operation id="1043" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:696 %sext_ln110_174 = sext i9 %p_ZL2W2_2_10_load

]]></Node>
<StgValue><ssdm name="sext_ln110_174"/></StgValue>
</operation>

<operation id="1044" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:697 %mul_ln110_82 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_174

]]></Node>
<StgValue><ssdm name="mul_ln110_82"/></StgValue>
</operation>

<operation id="1045" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:703 %p_ZL2W2_3_10_load = load i3 %p_ZL2W2_3_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_10_load"/></StgValue>
</operation>

<operation id="1046" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:704 %sext_ln110_176 = sext i9 %p_ZL2W2_3_10_load

]]></Node>
<StgValue><ssdm name="sext_ln110_176"/></StgValue>
</operation>

<operation id="1047" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:705 %mul_ln110_83 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_176

]]></Node>
<StgValue><ssdm name="mul_ln110_83"/></StgValue>
</operation>

<operation id="1048" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:711 %p_ZL2W2_4_10_load = load i3 %p_ZL2W2_4_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_10_load"/></StgValue>
</operation>

<operation id="1049" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:712 %sext_ln110_178 = sext i10 %p_ZL2W2_4_10_load

]]></Node>
<StgValue><ssdm name="sext_ln110_178"/></StgValue>
</operation>

<operation id="1050" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:713 %mul_ln110_84 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_178

]]></Node>
<StgValue><ssdm name="mul_ln110_84"/></StgValue>
</operation>

<operation id="1051" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:719 %p_ZL2W2_5_10_load = load i3 %p_ZL2W2_5_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_10_load"/></StgValue>
</operation>

<operation id="1052" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:720 %sext_ln110_180 = sext i10 %p_ZL2W2_5_10_load

]]></Node>
<StgValue><ssdm name="sext_ln110_180"/></StgValue>
</operation>

<operation id="1053" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:721 %mul_ln110_85 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_180

]]></Node>
<StgValue><ssdm name="mul_ln110_85"/></StgValue>
</operation>

<operation id="1054" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:727 %p_ZL2W2_6_10_load = load i3 %p_ZL2W2_6_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_10_load"/></StgValue>
</operation>

<operation id="1055" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:728 %sext_ln110_182 = sext i10 %p_ZL2W2_6_10_load

]]></Node>
<StgValue><ssdm name="sext_ln110_182"/></StgValue>
</operation>

<operation id="1056" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:729 %mul_ln110_86 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_182

]]></Node>
<StgValue><ssdm name="mul_ln110_86"/></StgValue>
</operation>

<operation id="1057" st_id="12" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:735 %p_ZL2W2_7_10_load = load i3 %p_ZL2W2_7_10_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_10_load"/></StgValue>
</operation>

<operation id="1058" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:736 %sext_ln110_184 = sext i9 %p_ZL2W2_7_10_load

]]></Node>
<StgValue><ssdm name="sext_ln110_184"/></StgValue>
</operation>

<operation id="1059" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:737 %mul_ln110_87 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_184

]]></Node>
<StgValue><ssdm name="mul_ln110_87"/></StgValue>
</operation>

<operation id="1060" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:742 %p_ZL2W2_0_11_addr = getelementptr i9 %p_ZL2W2_0_11, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_11_addr"/></StgValue>
</operation>

<operation id="1061" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:743 %p_ZL2W2_0_11_load = load i3 %p_ZL2W2_0_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_11_load"/></StgValue>
</operation>

<operation id="1062" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:750 %p_ZL2W2_1_11_addr = getelementptr i10 %p_ZL2W2_1_11, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_11_addr"/></StgValue>
</operation>

<operation id="1063" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:751 %p_ZL2W2_1_11_load = load i3 %p_ZL2W2_1_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_11_load"/></StgValue>
</operation>

<operation id="1064" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:758 %p_ZL2W2_2_11_addr = getelementptr i9 %p_ZL2W2_2_11, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_11_addr"/></StgValue>
</operation>

<operation id="1065" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:759 %p_ZL2W2_2_11_load = load i3 %p_ZL2W2_2_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_11_load"/></StgValue>
</operation>

<operation id="1066" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:766 %p_ZL2W2_3_11_addr = getelementptr i9 %p_ZL2W2_3_11, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_11_addr"/></StgValue>
</operation>

<operation id="1067" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:767 %p_ZL2W2_3_11_load = load i3 %p_ZL2W2_3_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_11_load"/></StgValue>
</operation>

<operation id="1068" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:774 %p_ZL2W2_4_11_addr = getelementptr i9 %p_ZL2W2_4_11, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_11_addr"/></StgValue>
</operation>

<operation id="1069" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:775 %p_ZL2W2_4_11_load = load i3 %p_ZL2W2_4_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_11_load"/></StgValue>
</operation>

<operation id="1070" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:782 %p_ZL2W2_5_11_addr = getelementptr i10 %p_ZL2W2_5_11, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_11_addr"/></StgValue>
</operation>

<operation id="1071" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:783 %p_ZL2W2_5_11_load = load i3 %p_ZL2W2_5_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_11_load"/></StgValue>
</operation>

<operation id="1072" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:790 %p_ZL2W2_6_11_addr = getelementptr i10 %p_ZL2W2_6_11, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_11_addr"/></StgValue>
</operation>

<operation id="1073" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:791 %p_ZL2W2_6_11_load = load i3 %p_ZL2W2_6_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_11_load"/></StgValue>
</operation>

<operation id="1074" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:798 %p_ZL2W2_7_11_addr = getelementptr i10 %p_ZL2W2_7_11, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_11_addr"/></StgValue>
</operation>

<operation id="1075" st_id="12" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:799 %p_ZL2W2_7_11_load = load i3 %p_ZL2W2_7_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_11_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="1076" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:555 %add_ln110_64 = add i30 %and_ln110_40, i30 %sext_ln110_139

]]></Node>
<StgValue><ssdm name="add_ln110_64"/></StgValue>
</operation>

<operation id="1077" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:556 %tmp_95 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_64, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1078" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:557 %and_ln110_48 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_95, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_48"/></StgValue>
</operation>

<operation id="1079" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:563 %add_ln110_65 = add i30 %and_ln110_41, i30 %sext_ln110_141

]]></Node>
<StgValue><ssdm name="add_ln110_65"/></StgValue>
</operation>

<operation id="1080" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:564 %tmp_96 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_65, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1081" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:565 %and_ln110_49 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_96, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_49"/></StgValue>
</operation>

<operation id="1082" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:571 %add_ln110_66 = add i30 %and_ln110_42, i30 %sext_ln110_143

]]></Node>
<StgValue><ssdm name="add_ln110_66"/></StgValue>
</operation>

<operation id="1083" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:572 %tmp_97 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_66, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1084" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:573 %and_ln110_50 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_97, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_50"/></StgValue>
</operation>

<operation id="1085" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:579 %add_ln110_67 = add i30 %and_ln110_43, i30 %sext_ln110_145

]]></Node>
<StgValue><ssdm name="add_ln110_67"/></StgValue>
</operation>

<operation id="1086" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:580 %tmp_98 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_67, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1087" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:581 %and_ln110_51 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_98, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_51"/></StgValue>
</operation>

<operation id="1088" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:587 %add_ln110_68 = add i30 %and_ln110_44, i30 %sext_ln110_147

]]></Node>
<StgValue><ssdm name="add_ln110_68"/></StgValue>
</operation>

<operation id="1089" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:588 %tmp_99 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_68, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1090" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:589 %and_ln110_52 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_99, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_52"/></StgValue>
</operation>

<operation id="1091" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:595 %add_ln110_69 = add i30 %and_ln110_45, i30 %sext_ln110_149

]]></Node>
<StgValue><ssdm name="add_ln110_69"/></StgValue>
</operation>

<operation id="1092" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:596 %tmp_100 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_69, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1093" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:597 %and_ln110_53 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_100, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_53"/></StgValue>
</operation>

<operation id="1094" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:603 %add_ln110_70 = add i30 %and_ln110_46, i30 %sext_ln110_151

]]></Node>
<StgValue><ssdm name="add_ln110_70"/></StgValue>
</operation>

<operation id="1095" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:604 %tmp_101 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_70, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1096" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:605 %and_ln110_54 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_101, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_54"/></StgValue>
</operation>

<operation id="1097" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:611 %add_ln110_71 = add i30 %and_ln110_47, i30 %sext_ln110_153

]]></Node>
<StgValue><ssdm name="add_ln110_71"/></StgValue>
</operation>

<operation id="1098" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:612 %tmp_102 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_71, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1099" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:613 %and_ln110_55 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_102, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_55"/></StgValue>
</operation>

<operation id="1100" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:617 %mul_ln110_72 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_154

]]></Node>
<StgValue><ssdm name="mul_ln110_72"/></StgValue>
</operation>

<operation id="1101" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:618 %sext_ln110_155 = sext i26 %mul_ln110_72

]]></Node>
<StgValue><ssdm name="sext_ln110_155"/></StgValue>
</operation>

<operation id="1102" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:619 %add_ln110_72 = add i30 %and_ln110_48, i30 %sext_ln110_155

]]></Node>
<StgValue><ssdm name="add_ln110_72"/></StgValue>
</operation>

<operation id="1103" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:625 %mul_ln110_73 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_156

]]></Node>
<StgValue><ssdm name="mul_ln110_73"/></StgValue>
</operation>

<operation id="1104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:626 %sext_ln110_157 = sext i26 %mul_ln110_73

]]></Node>
<StgValue><ssdm name="sext_ln110_157"/></StgValue>
</operation>

<operation id="1105" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:627 %add_ln110_73 = add i30 %and_ln110_49, i30 %sext_ln110_157

]]></Node>
<StgValue><ssdm name="add_ln110_73"/></StgValue>
</operation>

<operation id="1106" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:633 %mul_ln110_74 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_158

]]></Node>
<StgValue><ssdm name="mul_ln110_74"/></StgValue>
</operation>

<operation id="1107" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:634 %sext_ln110_159 = sext i26 %mul_ln110_74

]]></Node>
<StgValue><ssdm name="sext_ln110_159"/></StgValue>
</operation>

<operation id="1108" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:635 %add_ln110_74 = add i30 %and_ln110_50, i30 %sext_ln110_159

]]></Node>
<StgValue><ssdm name="add_ln110_74"/></StgValue>
</operation>

<operation id="1109" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:641 %mul_ln110_75 = mul i25 %hidden_layer_buf_9_load_cast10, i25 %sext_ln110_160

]]></Node>
<StgValue><ssdm name="mul_ln110_75"/></StgValue>
</operation>

<operation id="1110" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:642 %sext_ln110_161 = sext i25 %mul_ln110_75

]]></Node>
<StgValue><ssdm name="sext_ln110_161"/></StgValue>
</operation>

<operation id="1111" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:643 %add_ln110_75 = add i30 %and_ln110_51, i30 %sext_ln110_161

]]></Node>
<StgValue><ssdm name="add_ln110_75"/></StgValue>
</operation>

<operation id="1112" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:649 %mul_ln110_76 = mul i25 %hidden_layer_buf_9_load_cast10, i25 %sext_ln110_162

]]></Node>
<StgValue><ssdm name="mul_ln110_76"/></StgValue>
</operation>

<operation id="1113" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:650 %sext_ln110_163 = sext i25 %mul_ln110_76

]]></Node>
<StgValue><ssdm name="sext_ln110_163"/></StgValue>
</operation>

<operation id="1114" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:651 %add_ln110_76 = add i30 %and_ln110_52, i30 %sext_ln110_163

]]></Node>
<StgValue><ssdm name="add_ln110_76"/></StgValue>
</operation>

<operation id="1115" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:657 %mul_ln110_77 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_164

]]></Node>
<StgValue><ssdm name="mul_ln110_77"/></StgValue>
</operation>

<operation id="1116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:658 %sext_ln110_165 = sext i26 %mul_ln110_77

]]></Node>
<StgValue><ssdm name="sext_ln110_165"/></StgValue>
</operation>

<operation id="1117" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:659 %add_ln110_77 = add i30 %and_ln110_53, i30 %sext_ln110_165

]]></Node>
<StgValue><ssdm name="add_ln110_77"/></StgValue>
</operation>

<operation id="1118" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:665 %mul_ln110_78 = mul i26 %hidden_layer_buf_9_load_cast, i26 %sext_ln110_166

]]></Node>
<StgValue><ssdm name="mul_ln110_78"/></StgValue>
</operation>

<operation id="1119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:666 %sext_ln110_167 = sext i26 %mul_ln110_78

]]></Node>
<StgValue><ssdm name="sext_ln110_167"/></StgValue>
</operation>

<operation id="1120" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:667 %add_ln110_78 = add i30 %and_ln110_54, i30 %sext_ln110_167

]]></Node>
<StgValue><ssdm name="add_ln110_78"/></StgValue>
</operation>

<operation id="1121" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:673 %mul_ln110_79 = mul i25 %hidden_layer_buf_9_load_cast10, i25 %sext_ln110_168

]]></Node>
<StgValue><ssdm name="mul_ln110_79"/></StgValue>
</operation>

<operation id="1122" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:674 %sext_ln110_169 = sext i25 %mul_ln110_79

]]></Node>
<StgValue><ssdm name="sext_ln110_169"/></StgValue>
</operation>

<operation id="1123" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:675 %add_ln110_79 = add i30 %and_ln110_55, i30 %sext_ln110_169

]]></Node>
<StgValue><ssdm name="add_ln110_79"/></StgValue>
</operation>

<operation id="1124" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:681 %mul_ln110_80 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_170

]]></Node>
<StgValue><ssdm name="mul_ln110_80"/></StgValue>
</operation>

<operation id="1125" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:689 %mul_ln110_81 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_172

]]></Node>
<StgValue><ssdm name="mul_ln110_81"/></StgValue>
</operation>

<operation id="1126" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:697 %mul_ln110_82 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_174

]]></Node>
<StgValue><ssdm name="mul_ln110_82"/></StgValue>
</operation>

<operation id="1127" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:705 %mul_ln110_83 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_176

]]></Node>
<StgValue><ssdm name="mul_ln110_83"/></StgValue>
</operation>

<operation id="1128" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:713 %mul_ln110_84 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_178

]]></Node>
<StgValue><ssdm name="mul_ln110_84"/></StgValue>
</operation>

<operation id="1129" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:721 %mul_ln110_85 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_180

]]></Node>
<StgValue><ssdm name="mul_ln110_85"/></StgValue>
</operation>

<operation id="1130" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:729 %mul_ln110_86 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_182

]]></Node>
<StgValue><ssdm name="mul_ln110_86"/></StgValue>
</operation>

<operation id="1131" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:737 %mul_ln110_87 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_184

]]></Node>
<StgValue><ssdm name="mul_ln110_87"/></StgValue>
</operation>

<operation id="1132" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:743 %p_ZL2W2_0_11_load = load i3 %p_ZL2W2_0_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_11_load"/></StgValue>
</operation>

<operation id="1133" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:744 %sext_ln110_186 = sext i9 %p_ZL2W2_0_11_load

]]></Node>
<StgValue><ssdm name="sext_ln110_186"/></StgValue>
</operation>

<operation id="1134" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:745 %mul_ln110_88 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_186

]]></Node>
<StgValue><ssdm name="mul_ln110_88"/></StgValue>
</operation>

<operation id="1135" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:751 %p_ZL2W2_1_11_load = load i3 %p_ZL2W2_1_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_11_load"/></StgValue>
</operation>

<operation id="1136" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:752 %sext_ln110_188 = sext i10 %p_ZL2W2_1_11_load

]]></Node>
<StgValue><ssdm name="sext_ln110_188"/></StgValue>
</operation>

<operation id="1137" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:753 %mul_ln110_89 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_188

]]></Node>
<StgValue><ssdm name="mul_ln110_89"/></StgValue>
</operation>

<operation id="1138" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:759 %p_ZL2W2_2_11_load = load i3 %p_ZL2W2_2_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_11_load"/></StgValue>
</operation>

<operation id="1139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:760 %sext_ln110_190 = sext i9 %p_ZL2W2_2_11_load

]]></Node>
<StgValue><ssdm name="sext_ln110_190"/></StgValue>
</operation>

<operation id="1140" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:761 %mul_ln110_90 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_190

]]></Node>
<StgValue><ssdm name="mul_ln110_90"/></StgValue>
</operation>

<operation id="1141" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:767 %p_ZL2W2_3_11_load = load i3 %p_ZL2W2_3_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_11_load"/></StgValue>
</operation>

<operation id="1142" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:768 %sext_ln110_192 = sext i9 %p_ZL2W2_3_11_load

]]></Node>
<StgValue><ssdm name="sext_ln110_192"/></StgValue>
</operation>

<operation id="1143" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:769 %mul_ln110_91 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_192

]]></Node>
<StgValue><ssdm name="mul_ln110_91"/></StgValue>
</operation>

<operation id="1144" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:775 %p_ZL2W2_4_11_load = load i3 %p_ZL2W2_4_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_11_load"/></StgValue>
</operation>

<operation id="1145" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:776 %sext_ln110_194 = sext i9 %p_ZL2W2_4_11_load

]]></Node>
<StgValue><ssdm name="sext_ln110_194"/></StgValue>
</operation>

<operation id="1146" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:777 %mul_ln110_92 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_194

]]></Node>
<StgValue><ssdm name="mul_ln110_92"/></StgValue>
</operation>

<operation id="1147" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:783 %p_ZL2W2_5_11_load = load i3 %p_ZL2W2_5_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_11_load"/></StgValue>
</operation>

<operation id="1148" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:784 %sext_ln110_196 = sext i10 %p_ZL2W2_5_11_load

]]></Node>
<StgValue><ssdm name="sext_ln110_196"/></StgValue>
</operation>

<operation id="1149" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:785 %mul_ln110_93 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_196

]]></Node>
<StgValue><ssdm name="mul_ln110_93"/></StgValue>
</operation>

<operation id="1150" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:791 %p_ZL2W2_6_11_load = load i3 %p_ZL2W2_6_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_11_load"/></StgValue>
</operation>

<operation id="1151" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:792 %sext_ln110_198 = sext i10 %p_ZL2W2_6_11_load

]]></Node>
<StgValue><ssdm name="sext_ln110_198"/></StgValue>
</operation>

<operation id="1152" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:793 %mul_ln110_94 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_198

]]></Node>
<StgValue><ssdm name="mul_ln110_94"/></StgValue>
</operation>

<operation id="1153" st_id="13" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:799 %p_ZL2W2_7_11_load = load i3 %p_ZL2W2_7_11_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_11_load"/></StgValue>
</operation>

<operation id="1154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:800 %sext_ln110_200 = sext i10 %p_ZL2W2_7_11_load

]]></Node>
<StgValue><ssdm name="sext_ln110_200"/></StgValue>
</operation>

<operation id="1155" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:801 %mul_ln110_95 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_200

]]></Node>
<StgValue><ssdm name="mul_ln110_95"/></StgValue>
</operation>

<operation id="1156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:806 %p_ZL2W2_0_12_addr = getelementptr i10 %p_ZL2W2_0_12, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_12_addr"/></StgValue>
</operation>

<operation id="1157" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:807 %p_ZL2W2_0_12_load = load i3 %p_ZL2W2_0_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_12_load"/></StgValue>
</operation>

<operation id="1158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:814 %p_ZL2W2_1_12_addr = getelementptr i10 %p_ZL2W2_1_12, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_12_addr"/></StgValue>
</operation>

<operation id="1159" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:815 %p_ZL2W2_1_12_load = load i3 %p_ZL2W2_1_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_12_load"/></StgValue>
</operation>

<operation id="1160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:822 %p_ZL2W2_2_12_addr = getelementptr i9 %p_ZL2W2_2_12, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_12_addr"/></StgValue>
</operation>

<operation id="1161" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:823 %p_ZL2W2_2_12_load = load i3 %p_ZL2W2_2_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_12_load"/></StgValue>
</operation>

<operation id="1162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:830 %p_ZL2W2_3_12_addr = getelementptr i10 %p_ZL2W2_3_12, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_12_addr"/></StgValue>
</operation>

<operation id="1163" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:831 %p_ZL2W2_3_12_load = load i3 %p_ZL2W2_3_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_12_load"/></StgValue>
</operation>

<operation id="1164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:838 %p_ZL2W2_4_12_addr = getelementptr i9 %p_ZL2W2_4_12, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_12_addr"/></StgValue>
</operation>

<operation id="1165" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:839 %p_ZL2W2_4_12_load = load i3 %p_ZL2W2_4_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_12_load"/></StgValue>
</operation>

<operation id="1166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:846 %p_ZL2W2_5_12_addr = getelementptr i9 %p_ZL2W2_5_12, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_12_addr"/></StgValue>
</operation>

<operation id="1167" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:847 %p_ZL2W2_5_12_load = load i3 %p_ZL2W2_5_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_12_load"/></StgValue>
</operation>

<operation id="1168" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:854 %p_ZL2W2_6_12_addr = getelementptr i10 %p_ZL2W2_6_12, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_12_addr"/></StgValue>
</operation>

<operation id="1169" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:855 %p_ZL2W2_6_12_load = load i3 %p_ZL2W2_6_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_12_load"/></StgValue>
</operation>

<operation id="1170" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:862 %p_ZL2W2_7_12_addr = getelementptr i10 %p_ZL2W2_7_12, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_12_addr"/></StgValue>
</operation>

<operation id="1171" st_id="13" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:863 %p_ZL2W2_7_12_load = load i3 %p_ZL2W2_7_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_12_load"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="1172" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:619 %add_ln110_72 = add i30 %and_ln110_48, i30 %sext_ln110_155

]]></Node>
<StgValue><ssdm name="add_ln110_72"/></StgValue>
</operation>

<operation id="1173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:620 %tmp_103 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_72, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:621 %and_ln110_56 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_103, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_56"/></StgValue>
</operation>

<operation id="1175" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:627 %add_ln110_73 = add i30 %and_ln110_49, i30 %sext_ln110_157

]]></Node>
<StgValue><ssdm name="add_ln110_73"/></StgValue>
</operation>

<operation id="1176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:628 %tmp_104 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_73, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:629 %and_ln110_57 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_104, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_57"/></StgValue>
</operation>

<operation id="1178" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:635 %add_ln110_74 = add i30 %and_ln110_50, i30 %sext_ln110_159

]]></Node>
<StgValue><ssdm name="add_ln110_74"/></StgValue>
</operation>

<operation id="1179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:636 %tmp_105 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_74, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:637 %and_ln110_58 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_105, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_58"/></StgValue>
</operation>

<operation id="1181" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:643 %add_ln110_75 = add i30 %and_ln110_51, i30 %sext_ln110_161

]]></Node>
<StgValue><ssdm name="add_ln110_75"/></StgValue>
</operation>

<operation id="1182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:644 %tmp_106 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_75, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:645 %and_ln110_59 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_106, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_59"/></StgValue>
</operation>

<operation id="1184" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:651 %add_ln110_76 = add i30 %and_ln110_52, i30 %sext_ln110_163

]]></Node>
<StgValue><ssdm name="add_ln110_76"/></StgValue>
</operation>

<operation id="1185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:652 %tmp_107 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_76, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:653 %and_ln110_60 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_107, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_60"/></StgValue>
</operation>

<operation id="1187" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:659 %add_ln110_77 = add i30 %and_ln110_53, i30 %sext_ln110_165

]]></Node>
<StgValue><ssdm name="add_ln110_77"/></StgValue>
</operation>

<operation id="1188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:660 %tmp_108 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_77, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:661 %and_ln110_61 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_108, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_61"/></StgValue>
</operation>

<operation id="1190" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:667 %add_ln110_78 = add i30 %and_ln110_54, i30 %sext_ln110_167

]]></Node>
<StgValue><ssdm name="add_ln110_78"/></StgValue>
</operation>

<operation id="1191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:668 %tmp_109 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_78, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:669 %and_ln110_62 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_109, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_62"/></StgValue>
</operation>

<operation id="1193" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:675 %add_ln110_79 = add i30 %and_ln110_55, i30 %sext_ln110_169

]]></Node>
<StgValue><ssdm name="add_ln110_79"/></StgValue>
</operation>

<operation id="1194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:676 %tmp_110 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_79, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:677 %and_ln110_63 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_110, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_63"/></StgValue>
</operation>

<operation id="1196" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:681 %mul_ln110_80 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_170

]]></Node>
<StgValue><ssdm name="mul_ln110_80"/></StgValue>
</operation>

<operation id="1197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:682 %sext_ln110_171 = sext i26 %mul_ln110_80

]]></Node>
<StgValue><ssdm name="sext_ln110_171"/></StgValue>
</operation>

<operation id="1198" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:683 %add_ln110_80 = add i30 %and_ln110_56, i30 %sext_ln110_171

]]></Node>
<StgValue><ssdm name="add_ln110_80"/></StgValue>
</operation>

<operation id="1199" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:689 %mul_ln110_81 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_172

]]></Node>
<StgValue><ssdm name="mul_ln110_81"/></StgValue>
</operation>

<operation id="1200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:690 %sext_ln110_173 = sext i25 %mul_ln110_81

]]></Node>
<StgValue><ssdm name="sext_ln110_173"/></StgValue>
</operation>

<operation id="1201" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:691 %add_ln110_81 = add i30 %and_ln110_57, i30 %sext_ln110_173

]]></Node>
<StgValue><ssdm name="add_ln110_81"/></StgValue>
</operation>

<operation id="1202" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:697 %mul_ln110_82 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_174

]]></Node>
<StgValue><ssdm name="mul_ln110_82"/></StgValue>
</operation>

<operation id="1203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:698 %sext_ln110_175 = sext i25 %mul_ln110_82

]]></Node>
<StgValue><ssdm name="sext_ln110_175"/></StgValue>
</operation>

<operation id="1204" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:699 %add_ln110_82 = add i30 %and_ln110_58, i30 %sext_ln110_175

]]></Node>
<StgValue><ssdm name="add_ln110_82"/></StgValue>
</operation>

<operation id="1205" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:705 %mul_ln110_83 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_176

]]></Node>
<StgValue><ssdm name="mul_ln110_83"/></StgValue>
</operation>

<operation id="1206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:706 %sext_ln110_177 = sext i25 %mul_ln110_83

]]></Node>
<StgValue><ssdm name="sext_ln110_177"/></StgValue>
</operation>

<operation id="1207" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:707 %add_ln110_83 = add i30 %and_ln110_59, i30 %sext_ln110_177

]]></Node>
<StgValue><ssdm name="add_ln110_83"/></StgValue>
</operation>

<operation id="1208" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:713 %mul_ln110_84 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_178

]]></Node>
<StgValue><ssdm name="mul_ln110_84"/></StgValue>
</operation>

<operation id="1209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:714 %sext_ln110_179 = sext i26 %mul_ln110_84

]]></Node>
<StgValue><ssdm name="sext_ln110_179"/></StgValue>
</operation>

<operation id="1210" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:715 %add_ln110_84 = add i30 %and_ln110_60, i30 %sext_ln110_179

]]></Node>
<StgValue><ssdm name="add_ln110_84"/></StgValue>
</operation>

<operation id="1211" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:721 %mul_ln110_85 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_180

]]></Node>
<StgValue><ssdm name="mul_ln110_85"/></StgValue>
</operation>

<operation id="1212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:722 %sext_ln110_181 = sext i26 %mul_ln110_85

]]></Node>
<StgValue><ssdm name="sext_ln110_181"/></StgValue>
</operation>

<operation id="1213" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:723 %add_ln110_85 = add i30 %and_ln110_61, i30 %sext_ln110_181

]]></Node>
<StgValue><ssdm name="add_ln110_85"/></StgValue>
</operation>

<operation id="1214" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:729 %mul_ln110_86 = mul i26 %hidden_layer_buf_10_load_cast, i26 %sext_ln110_182

]]></Node>
<StgValue><ssdm name="mul_ln110_86"/></StgValue>
</operation>

<operation id="1215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:730 %sext_ln110_183 = sext i26 %mul_ln110_86

]]></Node>
<StgValue><ssdm name="sext_ln110_183"/></StgValue>
</operation>

<operation id="1216" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:731 %add_ln110_86 = add i30 %and_ln110_62, i30 %sext_ln110_183

]]></Node>
<StgValue><ssdm name="add_ln110_86"/></StgValue>
</operation>

<operation id="1217" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:737 %mul_ln110_87 = mul i25 %hidden_layer_buf_10_load_cast11, i25 %sext_ln110_184

]]></Node>
<StgValue><ssdm name="mul_ln110_87"/></StgValue>
</operation>

<operation id="1218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:738 %sext_ln110_185 = sext i25 %mul_ln110_87

]]></Node>
<StgValue><ssdm name="sext_ln110_185"/></StgValue>
</operation>

<operation id="1219" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:739 %add_ln110_87 = add i30 %and_ln110_63, i30 %sext_ln110_185

]]></Node>
<StgValue><ssdm name="add_ln110_87"/></StgValue>
</operation>

<operation id="1220" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:745 %mul_ln110_88 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_186

]]></Node>
<StgValue><ssdm name="mul_ln110_88"/></StgValue>
</operation>

<operation id="1221" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:753 %mul_ln110_89 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_188

]]></Node>
<StgValue><ssdm name="mul_ln110_89"/></StgValue>
</operation>

<operation id="1222" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:761 %mul_ln110_90 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_190

]]></Node>
<StgValue><ssdm name="mul_ln110_90"/></StgValue>
</operation>

<operation id="1223" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:769 %mul_ln110_91 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_192

]]></Node>
<StgValue><ssdm name="mul_ln110_91"/></StgValue>
</operation>

<operation id="1224" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:777 %mul_ln110_92 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_194

]]></Node>
<StgValue><ssdm name="mul_ln110_92"/></StgValue>
</operation>

<operation id="1225" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:785 %mul_ln110_93 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_196

]]></Node>
<StgValue><ssdm name="mul_ln110_93"/></StgValue>
</operation>

<operation id="1226" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:793 %mul_ln110_94 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_198

]]></Node>
<StgValue><ssdm name="mul_ln110_94"/></StgValue>
</operation>

<operation id="1227" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:801 %mul_ln110_95 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_200

]]></Node>
<StgValue><ssdm name="mul_ln110_95"/></StgValue>
</operation>

<operation id="1228" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:807 %p_ZL2W2_0_12_load = load i3 %p_ZL2W2_0_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_12_load"/></StgValue>
</operation>

<operation id="1229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:808 %sext_ln110_202 = sext i10 %p_ZL2W2_0_12_load

]]></Node>
<StgValue><ssdm name="sext_ln110_202"/></StgValue>
</operation>

<operation id="1230" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:809 %mul_ln110_96 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_202

]]></Node>
<StgValue><ssdm name="mul_ln110_96"/></StgValue>
</operation>

<operation id="1231" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:815 %p_ZL2W2_1_12_load = load i3 %p_ZL2W2_1_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_12_load"/></StgValue>
</operation>

<operation id="1232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:816 %sext_ln110_204 = sext i10 %p_ZL2W2_1_12_load

]]></Node>
<StgValue><ssdm name="sext_ln110_204"/></StgValue>
</operation>

<operation id="1233" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:817 %mul_ln110_97 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_204

]]></Node>
<StgValue><ssdm name="mul_ln110_97"/></StgValue>
</operation>

<operation id="1234" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:823 %p_ZL2W2_2_12_load = load i3 %p_ZL2W2_2_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_12_load"/></StgValue>
</operation>

<operation id="1235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:824 %sext_ln110_206 = sext i9 %p_ZL2W2_2_12_load

]]></Node>
<StgValue><ssdm name="sext_ln110_206"/></StgValue>
</operation>

<operation id="1236" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:825 %mul_ln110_98 = mul i25 %hidden_layer_buf_12_load_cast13, i25 %sext_ln110_206

]]></Node>
<StgValue><ssdm name="mul_ln110_98"/></StgValue>
</operation>

<operation id="1237" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:831 %p_ZL2W2_3_12_load = load i3 %p_ZL2W2_3_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_12_load"/></StgValue>
</operation>

<operation id="1238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:832 %sext_ln110_208 = sext i10 %p_ZL2W2_3_12_load

]]></Node>
<StgValue><ssdm name="sext_ln110_208"/></StgValue>
</operation>

<operation id="1239" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:833 %mul_ln110_99 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_208

]]></Node>
<StgValue><ssdm name="mul_ln110_99"/></StgValue>
</operation>

<operation id="1240" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:839 %p_ZL2W2_4_12_load = load i3 %p_ZL2W2_4_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_12_load"/></StgValue>
</operation>

<operation id="1241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:840 %sext_ln110_210 = sext i9 %p_ZL2W2_4_12_load

]]></Node>
<StgValue><ssdm name="sext_ln110_210"/></StgValue>
</operation>

<operation id="1242" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:841 %mul_ln110_100 = mul i25 %hidden_layer_buf_12_load_cast13, i25 %sext_ln110_210

]]></Node>
<StgValue><ssdm name="mul_ln110_100"/></StgValue>
</operation>

<operation id="1243" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:847 %p_ZL2W2_5_12_load = load i3 %p_ZL2W2_5_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_12_load"/></StgValue>
</operation>

<operation id="1244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:848 %sext_ln110_212 = sext i9 %p_ZL2W2_5_12_load

]]></Node>
<StgValue><ssdm name="sext_ln110_212"/></StgValue>
</operation>

<operation id="1245" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:849 %mul_ln110_101 = mul i25 %hidden_layer_buf_12_load_cast13, i25 %sext_ln110_212

]]></Node>
<StgValue><ssdm name="mul_ln110_101"/></StgValue>
</operation>

<operation id="1246" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:855 %p_ZL2W2_6_12_load = load i3 %p_ZL2W2_6_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_12_load"/></StgValue>
</operation>

<operation id="1247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:856 %sext_ln110_214 = sext i10 %p_ZL2W2_6_12_load

]]></Node>
<StgValue><ssdm name="sext_ln110_214"/></StgValue>
</operation>

<operation id="1248" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:857 %mul_ln110_102 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_214

]]></Node>
<StgValue><ssdm name="mul_ln110_102"/></StgValue>
</operation>

<operation id="1249" st_id="14" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:863 %p_ZL2W2_7_12_load = load i3 %p_ZL2W2_7_12_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_12_load"/></StgValue>
</operation>

<operation id="1250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:864 %sext_ln110_216 = sext i10 %p_ZL2W2_7_12_load

]]></Node>
<StgValue><ssdm name="sext_ln110_216"/></StgValue>
</operation>

<operation id="1251" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:865 %mul_ln110_103 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_216

]]></Node>
<StgValue><ssdm name="mul_ln110_103"/></StgValue>
</operation>

<operation id="1252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:870 %p_ZL2W2_0_13_addr = getelementptr i10 %p_ZL2W2_0_13, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_13_addr"/></StgValue>
</operation>

<operation id="1253" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:871 %p_ZL2W2_0_13_load = load i3 %p_ZL2W2_0_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_13_load"/></StgValue>
</operation>

<operation id="1254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:878 %p_ZL2W2_1_13_addr = getelementptr i8 %p_ZL2W2_1_13, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_13_addr"/></StgValue>
</operation>

<operation id="1255" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:879 %p_ZL2W2_1_13_load = load i3 %p_ZL2W2_1_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_13_load"/></StgValue>
</operation>

<operation id="1256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:886 %p_ZL2W2_2_13_addr = getelementptr i10 %p_ZL2W2_2_13, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_13_addr"/></StgValue>
</operation>

<operation id="1257" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:887 %p_ZL2W2_2_13_load = load i3 %p_ZL2W2_2_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_13_load"/></StgValue>
</operation>

<operation id="1258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:894 %p_ZL2W2_3_13_addr = getelementptr i9 %p_ZL2W2_3_13, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_13_addr"/></StgValue>
</operation>

<operation id="1259" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:895 %p_ZL2W2_3_13_load = load i3 %p_ZL2W2_3_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_13_load"/></StgValue>
</operation>

<operation id="1260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:902 %p_ZL2W2_4_13_addr = getelementptr i10 %p_ZL2W2_4_13, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_13_addr"/></StgValue>
</operation>

<operation id="1261" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:903 %p_ZL2W2_4_13_load = load i3 %p_ZL2W2_4_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_13_load"/></StgValue>
</operation>

<operation id="1262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:910 %p_ZL2W2_5_13_addr = getelementptr i9 %p_ZL2W2_5_13, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_13_addr"/></StgValue>
</operation>

<operation id="1263" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:911 %p_ZL2W2_5_13_load = load i3 %p_ZL2W2_5_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_13_load"/></StgValue>
</operation>

<operation id="1264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:918 %p_ZL2W2_6_13_addr = getelementptr i10 %p_ZL2W2_6_13, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_13_addr"/></StgValue>
</operation>

<operation id="1265" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:919 %p_ZL2W2_6_13_load = load i3 %p_ZL2W2_6_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_13_load"/></StgValue>
</operation>

<operation id="1266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:926 %p_ZL2W2_7_13_addr = getelementptr i9 %p_ZL2W2_7_13, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_13_addr"/></StgValue>
</operation>

<operation id="1267" st_id="14" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:927 %p_ZL2W2_7_13_load = load i3 %p_ZL2W2_7_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_13_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="1268" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:683 %add_ln110_80 = add i30 %and_ln110_56, i30 %sext_ln110_171

]]></Node>
<StgValue><ssdm name="add_ln110_80"/></StgValue>
</operation>

<operation id="1269" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:684 %tmp_111 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_80, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:685 %and_ln110_64 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_111, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_64"/></StgValue>
</operation>

<operation id="1271" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:691 %add_ln110_81 = add i30 %and_ln110_57, i30 %sext_ln110_173

]]></Node>
<StgValue><ssdm name="add_ln110_81"/></StgValue>
</operation>

<operation id="1272" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:692 %tmp_112 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_81, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1273" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:693 %and_ln110_65 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_112, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_65"/></StgValue>
</operation>

<operation id="1274" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:699 %add_ln110_82 = add i30 %and_ln110_58, i30 %sext_ln110_175

]]></Node>
<StgValue><ssdm name="add_ln110_82"/></StgValue>
</operation>

<operation id="1275" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:700 %tmp_113 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_82, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1276" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:701 %and_ln110_66 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_113, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_66"/></StgValue>
</operation>

<operation id="1277" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:707 %add_ln110_83 = add i30 %and_ln110_59, i30 %sext_ln110_177

]]></Node>
<StgValue><ssdm name="add_ln110_83"/></StgValue>
</operation>

<operation id="1278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:708 %tmp_114 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_83, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:709 %and_ln110_67 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_114, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_67"/></StgValue>
</operation>

<operation id="1280" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:715 %add_ln110_84 = add i30 %and_ln110_60, i30 %sext_ln110_179

]]></Node>
<StgValue><ssdm name="add_ln110_84"/></StgValue>
</operation>

<operation id="1281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:716 %tmp_115 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_84, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:717 %and_ln110_68 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_115, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_68"/></StgValue>
</operation>

<operation id="1283" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:723 %add_ln110_85 = add i30 %and_ln110_61, i30 %sext_ln110_181

]]></Node>
<StgValue><ssdm name="add_ln110_85"/></StgValue>
</operation>

<operation id="1284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:724 %tmp_116 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_85, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:725 %and_ln110_69 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_116, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_69"/></StgValue>
</operation>

<operation id="1286" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:731 %add_ln110_86 = add i30 %and_ln110_62, i30 %sext_ln110_183

]]></Node>
<StgValue><ssdm name="add_ln110_86"/></StgValue>
</operation>

<operation id="1287" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:732 %tmp_117 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_86, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:733 %and_ln110_70 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_117, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_70"/></StgValue>
</operation>

<operation id="1289" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:739 %add_ln110_87 = add i30 %and_ln110_63, i30 %sext_ln110_185

]]></Node>
<StgValue><ssdm name="add_ln110_87"/></StgValue>
</operation>

<operation id="1290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:740 %tmp_118 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_87, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:741 %and_ln110_71 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_118, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_71"/></StgValue>
</operation>

<operation id="1292" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:745 %mul_ln110_88 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_186

]]></Node>
<StgValue><ssdm name="mul_ln110_88"/></StgValue>
</operation>

<operation id="1293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:746 %sext_ln110_187 = sext i25 %mul_ln110_88

]]></Node>
<StgValue><ssdm name="sext_ln110_187"/></StgValue>
</operation>

<operation id="1294" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:747 %add_ln110_88 = add i30 %and_ln110_64, i30 %sext_ln110_187

]]></Node>
<StgValue><ssdm name="add_ln110_88"/></StgValue>
</operation>

<operation id="1295" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:753 %mul_ln110_89 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_188

]]></Node>
<StgValue><ssdm name="mul_ln110_89"/></StgValue>
</operation>

<operation id="1296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:754 %sext_ln110_189 = sext i26 %mul_ln110_89

]]></Node>
<StgValue><ssdm name="sext_ln110_189"/></StgValue>
</operation>

<operation id="1297" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:755 %add_ln110_89 = add i30 %and_ln110_65, i30 %sext_ln110_189

]]></Node>
<StgValue><ssdm name="add_ln110_89"/></StgValue>
</operation>

<operation id="1298" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:761 %mul_ln110_90 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_190

]]></Node>
<StgValue><ssdm name="mul_ln110_90"/></StgValue>
</operation>

<operation id="1299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:762 %sext_ln110_191 = sext i25 %mul_ln110_90

]]></Node>
<StgValue><ssdm name="sext_ln110_191"/></StgValue>
</operation>

<operation id="1300" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:763 %add_ln110_90 = add i30 %and_ln110_66, i30 %sext_ln110_191

]]></Node>
<StgValue><ssdm name="add_ln110_90"/></StgValue>
</operation>

<operation id="1301" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:769 %mul_ln110_91 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_192

]]></Node>
<StgValue><ssdm name="mul_ln110_91"/></StgValue>
</operation>

<operation id="1302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:770 %sext_ln110_193 = sext i25 %mul_ln110_91

]]></Node>
<StgValue><ssdm name="sext_ln110_193"/></StgValue>
</operation>

<operation id="1303" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:771 %add_ln110_91 = add i30 %and_ln110_67, i30 %sext_ln110_193

]]></Node>
<StgValue><ssdm name="add_ln110_91"/></StgValue>
</operation>

<operation id="1304" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:777 %mul_ln110_92 = mul i25 %hidden_layer_buf_11_load_cast, i25 %sext_ln110_194

]]></Node>
<StgValue><ssdm name="mul_ln110_92"/></StgValue>
</operation>

<operation id="1305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:778 %sext_ln110_195 = sext i25 %mul_ln110_92

]]></Node>
<StgValue><ssdm name="sext_ln110_195"/></StgValue>
</operation>

<operation id="1306" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:779 %add_ln110_92 = add i30 %and_ln110_68, i30 %sext_ln110_195

]]></Node>
<StgValue><ssdm name="add_ln110_92"/></StgValue>
</operation>

<operation id="1307" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:785 %mul_ln110_93 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_196

]]></Node>
<StgValue><ssdm name="mul_ln110_93"/></StgValue>
</operation>

<operation id="1308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:786 %sext_ln110_197 = sext i26 %mul_ln110_93

]]></Node>
<StgValue><ssdm name="sext_ln110_197"/></StgValue>
</operation>

<operation id="1309" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:787 %add_ln110_93 = add i30 %and_ln110_69, i30 %sext_ln110_197

]]></Node>
<StgValue><ssdm name="add_ln110_93"/></StgValue>
</operation>

<operation id="1310" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:793 %mul_ln110_94 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_198

]]></Node>
<StgValue><ssdm name="mul_ln110_94"/></StgValue>
</operation>

<operation id="1311" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:794 %sext_ln110_199 = sext i26 %mul_ln110_94

]]></Node>
<StgValue><ssdm name="sext_ln110_199"/></StgValue>
</operation>

<operation id="1312" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:795 %add_ln110_94 = add i30 %and_ln110_70, i30 %sext_ln110_199

]]></Node>
<StgValue><ssdm name="add_ln110_94"/></StgValue>
</operation>

<operation id="1313" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:801 %mul_ln110_95 = mul i26 %hidden_layer_buf_11_load_cast12, i26 %sext_ln110_200

]]></Node>
<StgValue><ssdm name="mul_ln110_95"/></StgValue>
</operation>

<operation id="1314" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:802 %sext_ln110_201 = sext i26 %mul_ln110_95

]]></Node>
<StgValue><ssdm name="sext_ln110_201"/></StgValue>
</operation>

<operation id="1315" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:803 %add_ln110_95 = add i30 %and_ln110_71, i30 %sext_ln110_201

]]></Node>
<StgValue><ssdm name="add_ln110_95"/></StgValue>
</operation>

<operation id="1316" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:809 %mul_ln110_96 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_202

]]></Node>
<StgValue><ssdm name="mul_ln110_96"/></StgValue>
</operation>

<operation id="1317" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:817 %mul_ln110_97 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_204

]]></Node>
<StgValue><ssdm name="mul_ln110_97"/></StgValue>
</operation>

<operation id="1318" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:825 %mul_ln110_98 = mul i25 %hidden_layer_buf_12_load_cast13, i25 %sext_ln110_206

]]></Node>
<StgValue><ssdm name="mul_ln110_98"/></StgValue>
</operation>

<operation id="1319" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:833 %mul_ln110_99 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_208

]]></Node>
<StgValue><ssdm name="mul_ln110_99"/></StgValue>
</operation>

<operation id="1320" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:841 %mul_ln110_100 = mul i25 %hidden_layer_buf_12_load_cast13, i25 %sext_ln110_210

]]></Node>
<StgValue><ssdm name="mul_ln110_100"/></StgValue>
</operation>

<operation id="1321" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:849 %mul_ln110_101 = mul i25 %hidden_layer_buf_12_load_cast13, i25 %sext_ln110_212

]]></Node>
<StgValue><ssdm name="mul_ln110_101"/></StgValue>
</operation>

<operation id="1322" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:857 %mul_ln110_102 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_214

]]></Node>
<StgValue><ssdm name="mul_ln110_102"/></StgValue>
</operation>

<operation id="1323" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:865 %mul_ln110_103 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_216

]]></Node>
<StgValue><ssdm name="mul_ln110_103"/></StgValue>
</operation>

<operation id="1324" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:871 %p_ZL2W2_0_13_load = load i3 %p_ZL2W2_0_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_13_load"/></StgValue>
</operation>

<operation id="1325" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:872 %sext_ln110_218 = sext i10 %p_ZL2W2_0_13_load

]]></Node>
<StgValue><ssdm name="sext_ln110_218"/></StgValue>
</operation>

<operation id="1326" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:873 %mul_ln110_104 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_218

]]></Node>
<StgValue><ssdm name="mul_ln110_104"/></StgValue>
</operation>

<operation id="1327" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="8" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:879 %p_ZL2W2_1_13_load = load i3 %p_ZL2W2_1_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_13_load"/></StgValue>
</operation>

<operation id="1328" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="24" op_0_bw="8">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:880 %zext_ln110 = zext i8 %p_ZL2W2_1_13_load

]]></Node>
<StgValue><ssdm name="zext_ln110"/></StgValue>
</operation>

<operation id="1329" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:881 %mul_ln110_105 = mul i24 %hidden_layer_buf_13_load_cast14, i24 %zext_ln110

]]></Node>
<StgValue><ssdm name="mul_ln110_105"/></StgValue>
</operation>

<operation id="1330" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:887 %p_ZL2W2_2_13_load = load i3 %p_ZL2W2_2_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_13_load"/></StgValue>
</operation>

<operation id="1331" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:888 %sext_ln110_221 = sext i10 %p_ZL2W2_2_13_load

]]></Node>
<StgValue><ssdm name="sext_ln110_221"/></StgValue>
</operation>

<operation id="1332" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:889 %mul_ln110_106 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_221

]]></Node>
<StgValue><ssdm name="mul_ln110_106"/></StgValue>
</operation>

<operation id="1333" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:895 %p_ZL2W2_3_13_load = load i3 %p_ZL2W2_3_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_13_load"/></StgValue>
</operation>

<operation id="1334" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:896 %sext_ln110_223 = sext i9 %p_ZL2W2_3_13_load

]]></Node>
<StgValue><ssdm name="sext_ln110_223"/></StgValue>
</operation>

<operation id="1335" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:897 %mul_ln110_107 = mul i25 %hidden_layer_buf_13_load_cast15, i25 %sext_ln110_223

]]></Node>
<StgValue><ssdm name="mul_ln110_107"/></StgValue>
</operation>

<operation id="1336" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:903 %p_ZL2W2_4_13_load = load i3 %p_ZL2W2_4_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_13_load"/></StgValue>
</operation>

<operation id="1337" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:904 %sext_ln110_225 = sext i10 %p_ZL2W2_4_13_load

]]></Node>
<StgValue><ssdm name="sext_ln110_225"/></StgValue>
</operation>

<operation id="1338" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:905 %mul_ln110_108 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_225

]]></Node>
<StgValue><ssdm name="mul_ln110_108"/></StgValue>
</operation>

<operation id="1339" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:911 %p_ZL2W2_5_13_load = load i3 %p_ZL2W2_5_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_13_load"/></StgValue>
</operation>

<operation id="1340" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:912 %sext_ln110_227 = sext i9 %p_ZL2W2_5_13_load

]]></Node>
<StgValue><ssdm name="sext_ln110_227"/></StgValue>
</operation>

<operation id="1341" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:913 %mul_ln110_109 = mul i25 %hidden_layer_buf_13_load_cast15, i25 %sext_ln110_227

]]></Node>
<StgValue><ssdm name="mul_ln110_109"/></StgValue>
</operation>

<operation id="1342" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:919 %p_ZL2W2_6_13_load = load i3 %p_ZL2W2_6_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_13_load"/></StgValue>
</operation>

<operation id="1343" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:920 %sext_ln110_229 = sext i10 %p_ZL2W2_6_13_load

]]></Node>
<StgValue><ssdm name="sext_ln110_229"/></StgValue>
</operation>

<operation id="1344" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:921 %mul_ln110_110 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_229

]]></Node>
<StgValue><ssdm name="mul_ln110_110"/></StgValue>
</operation>

<operation id="1345" st_id="15" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:927 %p_ZL2W2_7_13_load = load i3 %p_ZL2W2_7_13_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_13_load"/></StgValue>
</operation>

<operation id="1346" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:928 %sext_ln110_231 = sext i9 %p_ZL2W2_7_13_load

]]></Node>
<StgValue><ssdm name="sext_ln110_231"/></StgValue>
</operation>

<operation id="1347" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:929 %mul_ln110_111 = mul i25 %hidden_layer_buf_13_load_cast15, i25 %sext_ln110_231

]]></Node>
<StgValue><ssdm name="mul_ln110_111"/></StgValue>
</operation>

<operation id="1348" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:934 %p_ZL2W2_0_14_addr = getelementptr i10 %p_ZL2W2_0_14, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_14_addr"/></StgValue>
</operation>

<operation id="1349" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:935 %p_ZL2W2_0_14_load = load i3 %p_ZL2W2_0_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_14_load"/></StgValue>
</operation>

<operation id="1350" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:942 %p_ZL2W2_1_14_addr = getelementptr i9 %p_ZL2W2_1_14, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_14_addr"/></StgValue>
</operation>

<operation id="1351" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:943 %p_ZL2W2_1_14_load = load i3 %p_ZL2W2_1_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_14_load"/></StgValue>
</operation>

<operation id="1352" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:950 %p_ZL2W2_2_14_addr = getelementptr i9 %p_ZL2W2_2_14, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_14_addr"/></StgValue>
</operation>

<operation id="1353" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:951 %p_ZL2W2_2_14_load = load i3 %p_ZL2W2_2_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_14_load"/></StgValue>
</operation>

<operation id="1354" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:958 %p_ZL2W2_3_14_addr = getelementptr i9 %p_ZL2W2_3_14, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_14_addr"/></StgValue>
</operation>

<operation id="1355" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:959 %p_ZL2W2_3_14_load = load i3 %p_ZL2W2_3_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_14_load"/></StgValue>
</operation>

<operation id="1356" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:966 %p_ZL2W2_4_14_addr = getelementptr i10 %p_ZL2W2_4_14, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_14_addr"/></StgValue>
</operation>

<operation id="1357" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:967 %p_ZL2W2_4_14_load = load i3 %p_ZL2W2_4_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_14_load"/></StgValue>
</operation>

<operation id="1358" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="3" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:974 %p_ZL2W2_5_14_addr = getelementptr i8 %p_ZL2W2_5_14, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_14_addr"/></StgValue>
</operation>

<operation id="1359" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:975 %p_ZL2W2_5_14_load = load i3 %p_ZL2W2_5_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_14_load"/></StgValue>
</operation>

<operation id="1360" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:982 %p_ZL2W2_6_14_addr = getelementptr i10 %p_ZL2W2_6_14, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_14_addr"/></StgValue>
</operation>

<operation id="1361" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:983 %p_ZL2W2_6_14_load = load i3 %p_ZL2W2_6_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_14_load"/></StgValue>
</operation>

<operation id="1362" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:990 %p_ZL2W2_7_14_addr = getelementptr i10 %p_ZL2W2_7_14, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_14_addr"/></StgValue>
</operation>

<operation id="1363" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:991 %p_ZL2W2_7_14_load = load i3 %p_ZL2W2_7_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_14_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="1364" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:747 %add_ln110_88 = add i30 %and_ln110_64, i30 %sext_ln110_187

]]></Node>
<StgValue><ssdm name="add_ln110_88"/></StgValue>
</operation>

<operation id="1365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:748 %tmp_119 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_88, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1366" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:749 %and_ln110_72 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_119, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_72"/></StgValue>
</operation>

<operation id="1367" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:755 %add_ln110_89 = add i30 %and_ln110_65, i30 %sext_ln110_189

]]></Node>
<StgValue><ssdm name="add_ln110_89"/></StgValue>
</operation>

<operation id="1368" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:756 %tmp_120 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_89, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:757 %and_ln110_73 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_120, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_73"/></StgValue>
</operation>

<operation id="1370" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:763 %add_ln110_90 = add i30 %and_ln110_66, i30 %sext_ln110_191

]]></Node>
<StgValue><ssdm name="add_ln110_90"/></StgValue>
</operation>

<operation id="1371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:764 %tmp_121 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_90, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1372" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:765 %and_ln110_74 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_121, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_74"/></StgValue>
</operation>

<operation id="1373" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:771 %add_ln110_91 = add i30 %and_ln110_67, i30 %sext_ln110_193

]]></Node>
<StgValue><ssdm name="add_ln110_91"/></StgValue>
</operation>

<operation id="1374" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:772 %tmp_122 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_91, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1375" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:773 %and_ln110_75 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_122, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_75"/></StgValue>
</operation>

<operation id="1376" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:779 %add_ln110_92 = add i30 %and_ln110_68, i30 %sext_ln110_195

]]></Node>
<StgValue><ssdm name="add_ln110_92"/></StgValue>
</operation>

<operation id="1377" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:780 %tmp_123 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_92, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1378" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:781 %and_ln110_76 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_123, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_76"/></StgValue>
</operation>

<operation id="1379" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:787 %add_ln110_93 = add i30 %and_ln110_69, i30 %sext_ln110_197

]]></Node>
<StgValue><ssdm name="add_ln110_93"/></StgValue>
</operation>

<operation id="1380" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:788 %tmp_124 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_93, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1381" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:789 %and_ln110_77 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_124, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_77"/></StgValue>
</operation>

<operation id="1382" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:795 %add_ln110_94 = add i30 %and_ln110_70, i30 %sext_ln110_199

]]></Node>
<StgValue><ssdm name="add_ln110_94"/></StgValue>
</operation>

<operation id="1383" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:796 %tmp_125 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_94, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1384" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:797 %and_ln110_78 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_125, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_78"/></StgValue>
</operation>

<operation id="1385" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:803 %add_ln110_95 = add i30 %and_ln110_71, i30 %sext_ln110_201

]]></Node>
<StgValue><ssdm name="add_ln110_95"/></StgValue>
</operation>

<operation id="1386" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:804 %tmp_126 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_95, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:805 %and_ln110_79 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_126, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_79"/></StgValue>
</operation>

<operation id="1388" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:809 %mul_ln110_96 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_202

]]></Node>
<StgValue><ssdm name="mul_ln110_96"/></StgValue>
</operation>

<operation id="1389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:810 %sext_ln110_203 = sext i26 %mul_ln110_96

]]></Node>
<StgValue><ssdm name="sext_ln110_203"/></StgValue>
</operation>

<operation id="1390" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:811 %add_ln110_96 = add i30 %and_ln110_72, i30 %sext_ln110_203

]]></Node>
<StgValue><ssdm name="add_ln110_96"/></StgValue>
</operation>

<operation id="1391" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:817 %mul_ln110_97 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_204

]]></Node>
<StgValue><ssdm name="mul_ln110_97"/></StgValue>
</operation>

<operation id="1392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:818 %sext_ln110_205 = sext i26 %mul_ln110_97

]]></Node>
<StgValue><ssdm name="sext_ln110_205"/></StgValue>
</operation>

<operation id="1393" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:819 %add_ln110_97 = add i30 %and_ln110_73, i30 %sext_ln110_205

]]></Node>
<StgValue><ssdm name="add_ln110_97"/></StgValue>
</operation>

<operation id="1394" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:825 %mul_ln110_98 = mul i25 %hidden_layer_buf_12_load_cast13, i25 %sext_ln110_206

]]></Node>
<StgValue><ssdm name="mul_ln110_98"/></StgValue>
</operation>

<operation id="1395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:826 %sext_ln110_207 = sext i25 %mul_ln110_98

]]></Node>
<StgValue><ssdm name="sext_ln110_207"/></StgValue>
</operation>

<operation id="1396" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:827 %add_ln110_98 = add i30 %and_ln110_74, i30 %sext_ln110_207

]]></Node>
<StgValue><ssdm name="add_ln110_98"/></StgValue>
</operation>

<operation id="1397" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:833 %mul_ln110_99 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_208

]]></Node>
<StgValue><ssdm name="mul_ln110_99"/></StgValue>
</operation>

<operation id="1398" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:834 %sext_ln110_209 = sext i26 %mul_ln110_99

]]></Node>
<StgValue><ssdm name="sext_ln110_209"/></StgValue>
</operation>

<operation id="1399" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:835 %add_ln110_99 = add i30 %and_ln110_75, i30 %sext_ln110_209

]]></Node>
<StgValue><ssdm name="add_ln110_99"/></StgValue>
</operation>

<operation id="1400" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:841 %mul_ln110_100 = mul i25 %hidden_layer_buf_12_load_cast13, i25 %sext_ln110_210

]]></Node>
<StgValue><ssdm name="mul_ln110_100"/></StgValue>
</operation>

<operation id="1401" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:842 %sext_ln110_211 = sext i25 %mul_ln110_100

]]></Node>
<StgValue><ssdm name="sext_ln110_211"/></StgValue>
</operation>

<operation id="1402" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:843 %add_ln110_100 = add i30 %and_ln110_76, i30 %sext_ln110_211

]]></Node>
<StgValue><ssdm name="add_ln110_100"/></StgValue>
</operation>

<operation id="1403" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:849 %mul_ln110_101 = mul i25 %hidden_layer_buf_12_load_cast13, i25 %sext_ln110_212

]]></Node>
<StgValue><ssdm name="mul_ln110_101"/></StgValue>
</operation>

<operation id="1404" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:850 %sext_ln110_213 = sext i25 %mul_ln110_101

]]></Node>
<StgValue><ssdm name="sext_ln110_213"/></StgValue>
</operation>

<operation id="1405" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:851 %add_ln110_101 = add i30 %and_ln110_77, i30 %sext_ln110_213

]]></Node>
<StgValue><ssdm name="add_ln110_101"/></StgValue>
</operation>

<operation id="1406" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:857 %mul_ln110_102 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_214

]]></Node>
<StgValue><ssdm name="mul_ln110_102"/></StgValue>
</operation>

<operation id="1407" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:858 %sext_ln110_215 = sext i26 %mul_ln110_102

]]></Node>
<StgValue><ssdm name="sext_ln110_215"/></StgValue>
</operation>

<operation id="1408" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:859 %add_ln110_102 = add i30 %and_ln110_78, i30 %sext_ln110_215

]]></Node>
<StgValue><ssdm name="add_ln110_102"/></StgValue>
</operation>

<operation id="1409" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:865 %mul_ln110_103 = mul i26 %hidden_layer_buf_12_load_cast, i26 %sext_ln110_216

]]></Node>
<StgValue><ssdm name="mul_ln110_103"/></StgValue>
</operation>

<operation id="1410" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:866 %sext_ln110_217 = sext i26 %mul_ln110_103

]]></Node>
<StgValue><ssdm name="sext_ln110_217"/></StgValue>
</operation>

<operation id="1411" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:867 %add_ln110_103 = add i30 %and_ln110_79, i30 %sext_ln110_217

]]></Node>
<StgValue><ssdm name="add_ln110_103"/></StgValue>
</operation>

<operation id="1412" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:873 %mul_ln110_104 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_218

]]></Node>
<StgValue><ssdm name="mul_ln110_104"/></StgValue>
</operation>

<operation id="1413" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:881 %mul_ln110_105 = mul i24 %hidden_layer_buf_13_load_cast14, i24 %zext_ln110

]]></Node>
<StgValue><ssdm name="mul_ln110_105"/></StgValue>
</operation>

<operation id="1414" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:889 %mul_ln110_106 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_221

]]></Node>
<StgValue><ssdm name="mul_ln110_106"/></StgValue>
</operation>

<operation id="1415" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:897 %mul_ln110_107 = mul i25 %hidden_layer_buf_13_load_cast15, i25 %sext_ln110_223

]]></Node>
<StgValue><ssdm name="mul_ln110_107"/></StgValue>
</operation>

<operation id="1416" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:905 %mul_ln110_108 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_225

]]></Node>
<StgValue><ssdm name="mul_ln110_108"/></StgValue>
</operation>

<operation id="1417" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:913 %mul_ln110_109 = mul i25 %hidden_layer_buf_13_load_cast15, i25 %sext_ln110_227

]]></Node>
<StgValue><ssdm name="mul_ln110_109"/></StgValue>
</operation>

<operation id="1418" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:921 %mul_ln110_110 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_229

]]></Node>
<StgValue><ssdm name="mul_ln110_110"/></StgValue>
</operation>

<operation id="1419" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:929 %mul_ln110_111 = mul i25 %hidden_layer_buf_13_load_cast15, i25 %sext_ln110_231

]]></Node>
<StgValue><ssdm name="mul_ln110_111"/></StgValue>
</operation>

<operation id="1420" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:935 %p_ZL2W2_0_14_load = load i3 %p_ZL2W2_0_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_14_load"/></StgValue>
</operation>

<operation id="1421" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:936 %sext_ln110_233 = sext i10 %p_ZL2W2_0_14_load

]]></Node>
<StgValue><ssdm name="sext_ln110_233"/></StgValue>
</operation>

<operation id="1422" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:937 %mul_ln110_112 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_233

]]></Node>
<StgValue><ssdm name="mul_ln110_112"/></StgValue>
</operation>

<operation id="1423" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:943 %p_ZL2W2_1_14_load = load i3 %p_ZL2W2_1_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_14_load"/></StgValue>
</operation>

<operation id="1424" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:944 %sext_ln110_235 = sext i9 %p_ZL2W2_1_14_load

]]></Node>
<StgValue><ssdm name="sext_ln110_235"/></StgValue>
</operation>

<operation id="1425" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:945 %mul_ln110_113 = mul i25 %hidden_layer_buf_14_load_cast16, i25 %sext_ln110_235

]]></Node>
<StgValue><ssdm name="mul_ln110_113"/></StgValue>
</operation>

<operation id="1426" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:951 %p_ZL2W2_2_14_load = load i3 %p_ZL2W2_2_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_14_load"/></StgValue>
</operation>

<operation id="1427" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:952 %sext_ln110_237 = sext i9 %p_ZL2W2_2_14_load

]]></Node>
<StgValue><ssdm name="sext_ln110_237"/></StgValue>
</operation>

<operation id="1428" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:953 %mul_ln110_114 = mul i25 %hidden_layer_buf_14_load_cast16, i25 %sext_ln110_237

]]></Node>
<StgValue><ssdm name="mul_ln110_114"/></StgValue>
</operation>

<operation id="1429" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:959 %p_ZL2W2_3_14_load = load i3 %p_ZL2W2_3_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_14_load"/></StgValue>
</operation>

<operation id="1430" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:960 %sext_ln110_239 = sext i9 %p_ZL2W2_3_14_load

]]></Node>
<StgValue><ssdm name="sext_ln110_239"/></StgValue>
</operation>

<operation id="1431" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:961 %mul_ln110_115 = mul i25 %hidden_layer_buf_14_load_cast16, i25 %sext_ln110_239

]]></Node>
<StgValue><ssdm name="mul_ln110_115"/></StgValue>
</operation>

<operation id="1432" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:967 %p_ZL2W2_4_14_load = load i3 %p_ZL2W2_4_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_14_load"/></StgValue>
</operation>

<operation id="1433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:968 %sext_ln110_241 = sext i10 %p_ZL2W2_4_14_load

]]></Node>
<StgValue><ssdm name="sext_ln110_241"/></StgValue>
</operation>

<operation id="1434" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:969 %mul_ln110_116 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_241

]]></Node>
<StgValue><ssdm name="mul_ln110_116"/></StgValue>
</operation>

<operation id="1435" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:975 %p_ZL2W2_5_14_load = load i3 %p_ZL2W2_5_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_14_load"/></StgValue>
</operation>

<operation id="1436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="24" op_0_bw="8">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:976 %sext_ln110_243 = sext i8 %p_ZL2W2_5_14_load

]]></Node>
<StgValue><ssdm name="sext_ln110_243"/></StgValue>
</operation>

<operation id="1437" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:977 %mul_ln110_117 = mul i24 %hidden_layer_buf_14_load_cast17, i24 %sext_ln110_243

]]></Node>
<StgValue><ssdm name="mul_ln110_117"/></StgValue>
</operation>

<operation id="1438" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:983 %p_ZL2W2_6_14_load = load i3 %p_ZL2W2_6_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_14_load"/></StgValue>
</operation>

<operation id="1439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:984 %sext_ln110_245 = sext i10 %p_ZL2W2_6_14_load

]]></Node>
<StgValue><ssdm name="sext_ln110_245"/></StgValue>
</operation>

<operation id="1440" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:985 %mul_ln110_118 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_245

]]></Node>
<StgValue><ssdm name="mul_ln110_118"/></StgValue>
</operation>

<operation id="1441" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:991 %p_ZL2W2_7_14_load = load i3 %p_ZL2W2_7_14_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_14_load"/></StgValue>
</operation>

<operation id="1442" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:992 %sext_ln110_247 = sext i10 %p_ZL2W2_7_14_load

]]></Node>
<StgValue><ssdm name="sext_ln110_247"/></StgValue>
</operation>

<operation id="1443" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:993 %mul_ln110_119 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_247

]]></Node>
<StgValue><ssdm name="mul_ln110_119"/></StgValue>
</operation>

<operation id="1444" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:998 %p_ZL2W2_0_15_addr = getelementptr i10 %p_ZL2W2_0_15, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_15_addr"/></StgValue>
</operation>

<operation id="1445" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:999 %p_ZL2W2_0_15_load = load i3 %p_ZL2W2_0_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_15_load"/></StgValue>
</operation>

<operation id="1446" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1004 %p_ZL2W2_1_15_addr = getelementptr i9 %p_ZL2W2_1_15, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_15_addr"/></StgValue>
</operation>

<operation id="1447" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1005 %p_ZL2W2_1_15_load = load i3 %p_ZL2W2_1_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_15_load"/></StgValue>
</operation>

<operation id="1448" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1010 %p_ZL2W2_2_15_addr = getelementptr i9 %p_ZL2W2_2_15, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_15_addr"/></StgValue>
</operation>

<operation id="1449" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1011 %p_ZL2W2_2_15_load = load i3 %p_ZL2W2_2_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_15_load"/></StgValue>
</operation>

<operation id="1450" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1016 %p_ZL2W2_3_15_addr = getelementptr i10 %p_ZL2W2_3_15, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_15_addr"/></StgValue>
</operation>

<operation id="1451" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1017 %p_ZL2W2_3_15_load = load i3 %p_ZL2W2_3_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_15_load"/></StgValue>
</operation>

<operation id="1452" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1022 %p_ZL2W2_4_15_addr = getelementptr i10 %p_ZL2W2_4_15, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_15_addr"/></StgValue>
</operation>

<operation id="1453" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1023 %p_ZL2W2_4_15_load = load i3 %p_ZL2W2_4_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_15_load"/></StgValue>
</operation>

<operation id="1454" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1028 %p_ZL2W2_5_15_addr = getelementptr i10 %p_ZL2W2_5_15, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_15_addr"/></StgValue>
</operation>

<operation id="1455" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1029 %p_ZL2W2_5_15_load = load i3 %p_ZL2W2_5_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_15_load"/></StgValue>
</operation>

<operation id="1456" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1034 %p_ZL2W2_6_15_addr = getelementptr i10 %p_ZL2W2_6_15, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_15_addr"/></StgValue>
</operation>

<operation id="1457" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1035 %p_ZL2W2_6_15_load = load i3 %p_ZL2W2_6_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_15_load"/></StgValue>
</operation>

<operation id="1458" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="3" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1040 %p_ZL2W2_7_15_addr = getelementptr i9 %p_ZL2W2_7_15, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_15_addr"/></StgValue>
</operation>

<operation id="1459" st_id="16" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1041 %p_ZL2W2_7_15_load = load i3 %p_ZL2W2_7_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_15_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="1460" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:811 %add_ln110_96 = add i30 %and_ln110_72, i30 %sext_ln110_203

]]></Node>
<StgValue><ssdm name="add_ln110_96"/></StgValue>
</operation>

<operation id="1461" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:812 %tmp_127 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_96, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1462" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:813 %and_ln110_80 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_127, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_80"/></StgValue>
</operation>

<operation id="1463" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:819 %add_ln110_97 = add i30 %and_ln110_73, i30 %sext_ln110_205

]]></Node>
<StgValue><ssdm name="add_ln110_97"/></StgValue>
</operation>

<operation id="1464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:820 %tmp_128 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_97, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:821 %and_ln110_81 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_128, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_81"/></StgValue>
</operation>

<operation id="1466" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:827 %add_ln110_98 = add i30 %and_ln110_74, i30 %sext_ln110_207

]]></Node>
<StgValue><ssdm name="add_ln110_98"/></StgValue>
</operation>

<operation id="1467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:828 %tmp_129 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_98, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1468" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:829 %and_ln110_82 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_129, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_82"/></StgValue>
</operation>

<operation id="1469" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:835 %add_ln110_99 = add i30 %and_ln110_75, i30 %sext_ln110_209

]]></Node>
<StgValue><ssdm name="add_ln110_99"/></StgValue>
</operation>

<operation id="1470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:836 %tmp_130 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_99, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:837 %and_ln110_83 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_130, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_83"/></StgValue>
</operation>

<operation id="1472" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:843 %add_ln110_100 = add i30 %and_ln110_76, i30 %sext_ln110_211

]]></Node>
<StgValue><ssdm name="add_ln110_100"/></StgValue>
</operation>

<operation id="1473" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:844 %tmp_131 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_100, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1474" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:845 %and_ln110_84 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_131, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_84"/></StgValue>
</operation>

<operation id="1475" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:851 %add_ln110_101 = add i30 %and_ln110_77, i30 %sext_ln110_213

]]></Node>
<StgValue><ssdm name="add_ln110_101"/></StgValue>
</operation>

<operation id="1476" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:852 %tmp_132 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_101, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1477" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:853 %and_ln110_85 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_132, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_85"/></StgValue>
</operation>

<operation id="1478" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:859 %add_ln110_102 = add i30 %and_ln110_78, i30 %sext_ln110_215

]]></Node>
<StgValue><ssdm name="add_ln110_102"/></StgValue>
</operation>

<operation id="1479" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:860 %tmp_133 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_102, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1480" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:861 %and_ln110_86 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_133, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_86"/></StgValue>
</operation>

<operation id="1481" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:867 %add_ln110_103 = add i30 %and_ln110_79, i30 %sext_ln110_217

]]></Node>
<StgValue><ssdm name="add_ln110_103"/></StgValue>
</operation>

<operation id="1482" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:868 %tmp_134 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_103, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1483" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:869 %and_ln110_87 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_134, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_87"/></StgValue>
</operation>

<operation id="1484" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:873 %mul_ln110_104 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_218

]]></Node>
<StgValue><ssdm name="mul_ln110_104"/></StgValue>
</operation>

<operation id="1485" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:874 %sext_ln110_219 = sext i26 %mul_ln110_104

]]></Node>
<StgValue><ssdm name="sext_ln110_219"/></StgValue>
</operation>

<operation id="1486" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:875 %add_ln110_104 = add i30 %and_ln110_80, i30 %sext_ln110_219

]]></Node>
<StgValue><ssdm name="add_ln110_104"/></StgValue>
</operation>

<operation id="1487" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:881 %mul_ln110_105 = mul i24 %hidden_layer_buf_13_load_cast14, i24 %zext_ln110

]]></Node>
<StgValue><ssdm name="mul_ln110_105"/></StgValue>
</operation>

<operation id="1488" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="30" op_0_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:882 %sext_ln110_220 = sext i24 %mul_ln110_105

]]></Node>
<StgValue><ssdm name="sext_ln110_220"/></StgValue>
</operation>

<operation id="1489" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:883 %add_ln110_105 = add i30 %and_ln110_81, i30 %sext_ln110_220

]]></Node>
<StgValue><ssdm name="add_ln110_105"/></StgValue>
</operation>

<operation id="1490" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:889 %mul_ln110_106 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_221

]]></Node>
<StgValue><ssdm name="mul_ln110_106"/></StgValue>
</operation>

<operation id="1491" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:890 %sext_ln110_222 = sext i26 %mul_ln110_106

]]></Node>
<StgValue><ssdm name="sext_ln110_222"/></StgValue>
</operation>

<operation id="1492" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:891 %add_ln110_106 = add i30 %and_ln110_82, i30 %sext_ln110_222

]]></Node>
<StgValue><ssdm name="add_ln110_106"/></StgValue>
</operation>

<operation id="1493" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:897 %mul_ln110_107 = mul i25 %hidden_layer_buf_13_load_cast15, i25 %sext_ln110_223

]]></Node>
<StgValue><ssdm name="mul_ln110_107"/></StgValue>
</operation>

<operation id="1494" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:898 %sext_ln110_224 = sext i25 %mul_ln110_107

]]></Node>
<StgValue><ssdm name="sext_ln110_224"/></StgValue>
</operation>

<operation id="1495" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:899 %add_ln110_107 = add i30 %and_ln110_83, i30 %sext_ln110_224

]]></Node>
<StgValue><ssdm name="add_ln110_107"/></StgValue>
</operation>

<operation id="1496" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:905 %mul_ln110_108 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_225

]]></Node>
<StgValue><ssdm name="mul_ln110_108"/></StgValue>
</operation>

<operation id="1497" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:906 %sext_ln110_226 = sext i26 %mul_ln110_108

]]></Node>
<StgValue><ssdm name="sext_ln110_226"/></StgValue>
</operation>

<operation id="1498" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:907 %add_ln110_108 = add i30 %and_ln110_84, i30 %sext_ln110_226

]]></Node>
<StgValue><ssdm name="add_ln110_108"/></StgValue>
</operation>

<operation id="1499" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:913 %mul_ln110_109 = mul i25 %hidden_layer_buf_13_load_cast15, i25 %sext_ln110_227

]]></Node>
<StgValue><ssdm name="mul_ln110_109"/></StgValue>
</operation>

<operation id="1500" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:914 %sext_ln110_228 = sext i25 %mul_ln110_109

]]></Node>
<StgValue><ssdm name="sext_ln110_228"/></StgValue>
</operation>

<operation id="1501" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:915 %add_ln110_109 = add i30 %and_ln110_85, i30 %sext_ln110_228

]]></Node>
<StgValue><ssdm name="add_ln110_109"/></StgValue>
</operation>

<operation id="1502" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:921 %mul_ln110_110 = mul i26 %hidden_layer_buf_13_load_cast, i26 %sext_ln110_229

]]></Node>
<StgValue><ssdm name="mul_ln110_110"/></StgValue>
</operation>

<operation id="1503" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:922 %sext_ln110_230 = sext i26 %mul_ln110_110

]]></Node>
<StgValue><ssdm name="sext_ln110_230"/></StgValue>
</operation>

<operation id="1504" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:923 %add_ln110_110 = add i30 %and_ln110_86, i30 %sext_ln110_230

]]></Node>
<StgValue><ssdm name="add_ln110_110"/></StgValue>
</operation>

<operation id="1505" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:929 %mul_ln110_111 = mul i25 %hidden_layer_buf_13_load_cast15, i25 %sext_ln110_231

]]></Node>
<StgValue><ssdm name="mul_ln110_111"/></StgValue>
</operation>

<operation id="1506" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:930 %sext_ln110_232 = sext i25 %mul_ln110_111

]]></Node>
<StgValue><ssdm name="sext_ln110_232"/></StgValue>
</operation>

<operation id="1507" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:931 %add_ln110_111 = add i30 %and_ln110_87, i30 %sext_ln110_232

]]></Node>
<StgValue><ssdm name="add_ln110_111"/></StgValue>
</operation>

<operation id="1508" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:937 %mul_ln110_112 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_233

]]></Node>
<StgValue><ssdm name="mul_ln110_112"/></StgValue>
</operation>

<operation id="1509" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:945 %mul_ln110_113 = mul i25 %hidden_layer_buf_14_load_cast16, i25 %sext_ln110_235

]]></Node>
<StgValue><ssdm name="mul_ln110_113"/></StgValue>
</operation>

<operation id="1510" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:953 %mul_ln110_114 = mul i25 %hidden_layer_buf_14_load_cast16, i25 %sext_ln110_237

]]></Node>
<StgValue><ssdm name="mul_ln110_114"/></StgValue>
</operation>

<operation id="1511" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:961 %mul_ln110_115 = mul i25 %hidden_layer_buf_14_load_cast16, i25 %sext_ln110_239

]]></Node>
<StgValue><ssdm name="mul_ln110_115"/></StgValue>
</operation>

<operation id="1512" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:969 %mul_ln110_116 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_241

]]></Node>
<StgValue><ssdm name="mul_ln110_116"/></StgValue>
</operation>

<operation id="1513" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:977 %mul_ln110_117 = mul i24 %hidden_layer_buf_14_load_cast17, i24 %sext_ln110_243

]]></Node>
<StgValue><ssdm name="mul_ln110_117"/></StgValue>
</operation>

<operation id="1514" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:985 %mul_ln110_118 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_245

]]></Node>
<StgValue><ssdm name="mul_ln110_118"/></StgValue>
</operation>

<operation id="1515" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:993 %mul_ln110_119 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_247

]]></Node>
<StgValue><ssdm name="mul_ln110_119"/></StgValue>
</operation>

<operation id="1516" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:999 %p_ZL2W2_0_15_load = load i3 %p_ZL2W2_0_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_0_15_load"/></StgValue>
</operation>

<operation id="1517" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1000 %sext_ln110_249 = sext i10 %p_ZL2W2_0_15_load

]]></Node>
<StgValue><ssdm name="sext_ln110_249"/></StgValue>
</operation>

<operation id="1518" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1001 %mul_ln110_120 = mul i26 %sext_ln94_1, i26 %sext_ln110_249

]]></Node>
<StgValue><ssdm name="mul_ln110_120"/></StgValue>
</operation>

<operation id="1519" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1005 %p_ZL2W2_1_15_load = load i3 %p_ZL2W2_1_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_1_15_load"/></StgValue>
</operation>

<operation id="1520" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1006 %sext_ln110_251 = sext i9 %p_ZL2W2_1_15_load

]]></Node>
<StgValue><ssdm name="sext_ln110_251"/></StgValue>
</operation>

<operation id="1521" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1007 %mul_ln110_121 = mul i25 %sext_ln94, i25 %sext_ln110_251

]]></Node>
<StgValue><ssdm name="mul_ln110_121"/></StgValue>
</operation>

<operation id="1522" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1011 %p_ZL2W2_2_15_load = load i3 %p_ZL2W2_2_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_2_15_load"/></StgValue>
</operation>

<operation id="1523" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1012 %sext_ln110_253 = sext i9 %p_ZL2W2_2_15_load

]]></Node>
<StgValue><ssdm name="sext_ln110_253"/></StgValue>
</operation>

<operation id="1524" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1013 %mul_ln110_122 = mul i25 %sext_ln94, i25 %sext_ln110_253

]]></Node>
<StgValue><ssdm name="mul_ln110_122"/></StgValue>
</operation>

<operation id="1525" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1017 %p_ZL2W2_3_15_load = load i3 %p_ZL2W2_3_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_3_15_load"/></StgValue>
</operation>

<operation id="1526" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1018 %sext_ln110_255 = sext i10 %p_ZL2W2_3_15_load

]]></Node>
<StgValue><ssdm name="sext_ln110_255"/></StgValue>
</operation>

<operation id="1527" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1019 %mul_ln110_123 = mul i26 %sext_ln94_1, i26 %sext_ln110_255

]]></Node>
<StgValue><ssdm name="mul_ln110_123"/></StgValue>
</operation>

<operation id="1528" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1023 %p_ZL2W2_4_15_load = load i3 %p_ZL2W2_4_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_4_15_load"/></StgValue>
</operation>

<operation id="1529" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1024 %sext_ln110_257 = sext i10 %p_ZL2W2_4_15_load

]]></Node>
<StgValue><ssdm name="sext_ln110_257"/></StgValue>
</operation>

<operation id="1530" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1025 %mul_ln110_124 = mul i26 %sext_ln94_1, i26 %sext_ln110_257

]]></Node>
<StgValue><ssdm name="mul_ln110_124"/></StgValue>
</operation>

<operation id="1531" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1029 %p_ZL2W2_5_15_load = load i3 %p_ZL2W2_5_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_5_15_load"/></StgValue>
</operation>

<operation id="1532" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1030 %sext_ln110_259 = sext i10 %p_ZL2W2_5_15_load

]]></Node>
<StgValue><ssdm name="sext_ln110_259"/></StgValue>
</operation>

<operation id="1533" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1031 %mul_ln110_125 = mul i26 %sext_ln94_1, i26 %sext_ln110_259

]]></Node>
<StgValue><ssdm name="mul_ln110_125"/></StgValue>
</operation>

<operation id="1534" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="10" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1035 %p_ZL2W2_6_15_load = load i3 %p_ZL2W2_6_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_6_15_load"/></StgValue>
</operation>

<operation id="1535" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="26" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1036 %sext_ln110_261 = sext i10 %p_ZL2W2_6_15_load

]]></Node>
<StgValue><ssdm name="sext_ln110_261"/></StgValue>
</operation>

<operation id="1536" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1037 %mul_ln110_126 = mul i26 %sext_ln94_1, i26 %sext_ln110_261

]]></Node>
<StgValue><ssdm name="mul_ln110_126"/></StgValue>
</operation>

<operation id="1537" st_id="17" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="9" op_0_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1041 %p_ZL2W2_7_15_load = load i3 %p_ZL2W2_7_15_addr

]]></Node>
<StgValue><ssdm name="p_ZL2W2_7_15_load"/></StgValue>
</operation>

<operation id="1538" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="25" op_0_bw="9">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1042 %sext_ln110_263 = sext i9 %p_ZL2W2_7_15_load

]]></Node>
<StgValue><ssdm name="sext_ln110_263"/></StgValue>
</operation>

<operation id="1539" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1043 %mul_ln110_127 = mul i25 %sext_ln94, i25 %sext_ln110_263

]]></Node>
<StgValue><ssdm name="mul_ln110_127"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="1540" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:875 %add_ln110_104 = add i30 %and_ln110_80, i30 %sext_ln110_219

]]></Node>
<StgValue><ssdm name="add_ln110_104"/></StgValue>
</operation>

<operation id="1541" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:876 %tmp_135 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_104, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1542" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:877 %and_ln110_88 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_135, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_88"/></StgValue>
</operation>

<operation id="1543" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:883 %add_ln110_105 = add i30 %and_ln110_81, i30 %sext_ln110_220

]]></Node>
<StgValue><ssdm name="add_ln110_105"/></StgValue>
</operation>

<operation id="1544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:884 %tmp_136 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_105, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1545" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:885 %and_ln110_89 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_136, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_89"/></StgValue>
</operation>

<operation id="1546" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:891 %add_ln110_106 = add i30 %and_ln110_82, i30 %sext_ln110_222

]]></Node>
<StgValue><ssdm name="add_ln110_106"/></StgValue>
</operation>

<operation id="1547" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:892 %tmp_137 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_106, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:893 %and_ln110_90 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_137, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_90"/></StgValue>
</operation>

<operation id="1549" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:899 %add_ln110_107 = add i30 %and_ln110_83, i30 %sext_ln110_224

]]></Node>
<StgValue><ssdm name="add_ln110_107"/></StgValue>
</operation>

<operation id="1550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:900 %tmp_138 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_107, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:901 %and_ln110_91 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_138, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_91"/></StgValue>
</operation>

<operation id="1552" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:907 %add_ln110_108 = add i30 %and_ln110_84, i30 %sext_ln110_226

]]></Node>
<StgValue><ssdm name="add_ln110_108"/></StgValue>
</operation>

<operation id="1553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:908 %tmp_139 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_108, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:909 %and_ln110_92 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_139, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_92"/></StgValue>
</operation>

<operation id="1555" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:915 %add_ln110_109 = add i30 %and_ln110_85, i30 %sext_ln110_228

]]></Node>
<StgValue><ssdm name="add_ln110_109"/></StgValue>
</operation>

<operation id="1556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:916 %tmp_140 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_109, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:917 %and_ln110_93 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_140, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_93"/></StgValue>
</operation>

<operation id="1558" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:923 %add_ln110_110 = add i30 %and_ln110_86, i30 %sext_ln110_230

]]></Node>
<StgValue><ssdm name="add_ln110_110"/></StgValue>
</operation>

<operation id="1559" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:924 %tmp_141 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_110, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:925 %and_ln110_94 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_141, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_94"/></StgValue>
</operation>

<operation id="1561" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:931 %add_ln110_111 = add i30 %and_ln110_87, i30 %sext_ln110_232

]]></Node>
<StgValue><ssdm name="add_ln110_111"/></StgValue>
</operation>

<operation id="1562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:932 %tmp_142 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_111, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1563" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:933 %and_ln110_95 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_142, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_95"/></StgValue>
</operation>

<operation id="1564" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:937 %mul_ln110_112 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_233

]]></Node>
<StgValue><ssdm name="mul_ln110_112"/></StgValue>
</operation>

<operation id="1565" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:938 %sext_ln110_234 = sext i26 %mul_ln110_112

]]></Node>
<StgValue><ssdm name="sext_ln110_234"/></StgValue>
</operation>

<operation id="1566" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:939 %add_ln110_112 = add i30 %and_ln110_88, i30 %sext_ln110_234

]]></Node>
<StgValue><ssdm name="add_ln110_112"/></StgValue>
</operation>

<operation id="1567" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:945 %mul_ln110_113 = mul i25 %hidden_layer_buf_14_load_cast16, i25 %sext_ln110_235

]]></Node>
<StgValue><ssdm name="mul_ln110_113"/></StgValue>
</operation>

<operation id="1568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:946 %sext_ln110_236 = sext i25 %mul_ln110_113

]]></Node>
<StgValue><ssdm name="sext_ln110_236"/></StgValue>
</operation>

<operation id="1569" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:947 %add_ln110_113 = add i30 %and_ln110_89, i30 %sext_ln110_236

]]></Node>
<StgValue><ssdm name="add_ln110_113"/></StgValue>
</operation>

<operation id="1570" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:953 %mul_ln110_114 = mul i25 %hidden_layer_buf_14_load_cast16, i25 %sext_ln110_237

]]></Node>
<StgValue><ssdm name="mul_ln110_114"/></StgValue>
</operation>

<operation id="1571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:954 %sext_ln110_238 = sext i25 %mul_ln110_114

]]></Node>
<StgValue><ssdm name="sext_ln110_238"/></StgValue>
</operation>

<operation id="1572" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:955 %add_ln110_114 = add i30 %and_ln110_90, i30 %sext_ln110_238

]]></Node>
<StgValue><ssdm name="add_ln110_114"/></StgValue>
</operation>

<operation id="1573" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:961 %mul_ln110_115 = mul i25 %hidden_layer_buf_14_load_cast16, i25 %sext_ln110_239

]]></Node>
<StgValue><ssdm name="mul_ln110_115"/></StgValue>
</operation>

<operation id="1574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:962 %sext_ln110_240 = sext i25 %mul_ln110_115

]]></Node>
<StgValue><ssdm name="sext_ln110_240"/></StgValue>
</operation>

<operation id="1575" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:963 %add_ln110_115 = add i30 %and_ln110_91, i30 %sext_ln110_240

]]></Node>
<StgValue><ssdm name="add_ln110_115"/></StgValue>
</operation>

<operation id="1576" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:969 %mul_ln110_116 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_241

]]></Node>
<StgValue><ssdm name="mul_ln110_116"/></StgValue>
</operation>

<operation id="1577" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:970 %sext_ln110_242 = sext i26 %mul_ln110_116

]]></Node>
<StgValue><ssdm name="sext_ln110_242"/></StgValue>
</operation>

<operation id="1578" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:971 %add_ln110_116 = add i30 %and_ln110_92, i30 %sext_ln110_242

]]></Node>
<StgValue><ssdm name="add_ln110_116"/></StgValue>
</operation>

<operation id="1579" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:977 %mul_ln110_117 = mul i24 %hidden_layer_buf_14_load_cast17, i24 %sext_ln110_243

]]></Node>
<StgValue><ssdm name="mul_ln110_117"/></StgValue>
</operation>

<operation id="1580" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="30" op_0_bw="24">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:978 %sext_ln110_244 = sext i24 %mul_ln110_117

]]></Node>
<StgValue><ssdm name="sext_ln110_244"/></StgValue>
</operation>

<operation id="1581" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:979 %add_ln110_117 = add i30 %and_ln110_93, i30 %sext_ln110_244

]]></Node>
<StgValue><ssdm name="add_ln110_117"/></StgValue>
</operation>

<operation id="1582" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:985 %mul_ln110_118 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_245

]]></Node>
<StgValue><ssdm name="mul_ln110_118"/></StgValue>
</operation>

<operation id="1583" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:986 %sext_ln110_246 = sext i26 %mul_ln110_118

]]></Node>
<StgValue><ssdm name="sext_ln110_246"/></StgValue>
</operation>

<operation id="1584" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:987 %add_ln110_118 = add i30 %and_ln110_94, i30 %sext_ln110_246

]]></Node>
<StgValue><ssdm name="add_ln110_118"/></StgValue>
</operation>

<operation id="1585" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:993 %mul_ln110_119 = mul i26 %hidden_layer_buf_14_load_cast, i26 %sext_ln110_247

]]></Node>
<StgValue><ssdm name="mul_ln110_119"/></StgValue>
</operation>

<operation id="1586" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:994 %sext_ln110_248 = sext i26 %mul_ln110_119

]]></Node>
<StgValue><ssdm name="sext_ln110_248"/></StgValue>
</operation>

<operation id="1587" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:995 %add_ln110_119 = add i30 %and_ln110_95, i30 %sext_ln110_248

]]></Node>
<StgValue><ssdm name="add_ln110_119"/></StgValue>
</operation>

<operation id="1588" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1001 %mul_ln110_120 = mul i26 %sext_ln94_1, i26 %sext_ln110_249

]]></Node>
<StgValue><ssdm name="mul_ln110_120"/></StgValue>
</operation>

<operation id="1589" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1007 %mul_ln110_121 = mul i25 %sext_ln94, i25 %sext_ln110_251

]]></Node>
<StgValue><ssdm name="mul_ln110_121"/></StgValue>
</operation>

<operation id="1590" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1013 %mul_ln110_122 = mul i25 %sext_ln94, i25 %sext_ln110_253

]]></Node>
<StgValue><ssdm name="mul_ln110_122"/></StgValue>
</operation>

<operation id="1591" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1019 %mul_ln110_123 = mul i26 %sext_ln94_1, i26 %sext_ln110_255

]]></Node>
<StgValue><ssdm name="mul_ln110_123"/></StgValue>
</operation>

<operation id="1592" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1025 %mul_ln110_124 = mul i26 %sext_ln94_1, i26 %sext_ln110_257

]]></Node>
<StgValue><ssdm name="mul_ln110_124"/></StgValue>
</operation>

<operation id="1593" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1031 %mul_ln110_125 = mul i26 %sext_ln94_1, i26 %sext_ln110_259

]]></Node>
<StgValue><ssdm name="mul_ln110_125"/></StgValue>
</operation>

<operation id="1594" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1037 %mul_ln110_126 = mul i26 %sext_ln94_1, i26 %sext_ln110_261

]]></Node>
<StgValue><ssdm name="mul_ln110_126"/></StgValue>
</operation>

<operation id="1595" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1043 %mul_ln110_127 = mul i25 %sext_ln94, i25 %sext_ln110_263

]]></Node>
<StgValue><ssdm name="mul_ln110_127"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="1596" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:939 %add_ln110_112 = add i30 %and_ln110_88, i30 %sext_ln110_234

]]></Node>
<StgValue><ssdm name="add_ln110_112"/></StgValue>
</operation>

<operation id="1597" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:940 %tmp_143 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_112, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1598" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:941 %and_ln110_96 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_143, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_96"/></StgValue>
</operation>

<operation id="1599" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:947 %add_ln110_113 = add i30 %and_ln110_89, i30 %sext_ln110_236

]]></Node>
<StgValue><ssdm name="add_ln110_113"/></StgValue>
</operation>

<operation id="1600" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:948 %tmp_144 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_113, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1601" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:949 %and_ln110_97 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_144, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_97"/></StgValue>
</operation>

<operation id="1602" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:955 %add_ln110_114 = add i30 %and_ln110_90, i30 %sext_ln110_238

]]></Node>
<StgValue><ssdm name="add_ln110_114"/></StgValue>
</operation>

<operation id="1603" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:956 %tmp_145 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_114, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1604" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:957 %and_ln110_98 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_145, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_98"/></StgValue>
</operation>

<operation id="1605" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:963 %add_ln110_115 = add i30 %and_ln110_91, i30 %sext_ln110_240

]]></Node>
<StgValue><ssdm name="add_ln110_115"/></StgValue>
</operation>

<operation id="1606" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:964 %tmp_146 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_115, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1607" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:965 %and_ln110_99 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_146, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_99"/></StgValue>
</operation>

<operation id="1608" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:971 %add_ln110_116 = add i30 %and_ln110_92, i30 %sext_ln110_242

]]></Node>
<StgValue><ssdm name="add_ln110_116"/></StgValue>
</operation>

<operation id="1609" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:972 %tmp_147 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_116, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1610" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:973 %and_ln110_100 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_147, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_100"/></StgValue>
</operation>

<operation id="1611" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:979 %add_ln110_117 = add i30 %and_ln110_93, i30 %sext_ln110_244

]]></Node>
<StgValue><ssdm name="add_ln110_117"/></StgValue>
</operation>

<operation id="1612" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:980 %tmp_148 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_117, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1613" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:981 %and_ln110_101 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_148, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_101"/></StgValue>
</operation>

<operation id="1614" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:987 %add_ln110_118 = add i30 %and_ln110_94, i30 %sext_ln110_246

]]></Node>
<StgValue><ssdm name="add_ln110_118"/></StgValue>
</operation>

<operation id="1615" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:988 %tmp_149 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_118, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1616" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:989 %and_ln110_102 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_149, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_102"/></StgValue>
</operation>

<operation id="1617" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:995 %add_ln110_119 = add i30 %and_ln110_95, i30 %sext_ln110_248

]]></Node>
<StgValue><ssdm name="add_ln110_119"/></StgValue>
</operation>

<operation id="1618" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="24" op_0_bw="24" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:996 %tmp_150 = partselect i24 @_ssdm_op_PartSelect.i24.i30.i32.i32, i30 %add_ln110_119, i32 6, i32 29

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1619" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="30" op_0_bw="30" op_1_bw="24" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:997 %and_ln110_103 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i24.i6, i24 %tmp_150, i6 0

]]></Node>
<StgValue><ssdm name="and_ln110_103"/></StgValue>
</operation>

<operation id="1620" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1001 %mul_ln110_120 = mul i26 %sext_ln94_1, i26 %sext_ln110_249

]]></Node>
<StgValue><ssdm name="mul_ln110_120"/></StgValue>
</operation>

<operation id="1621" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1002 %sext_ln110_250 = sext i26 %mul_ln110_120

]]></Node>
<StgValue><ssdm name="sext_ln110_250"/></StgValue>
</operation>

<operation id="1622" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1003 %add_ln110_120 = add i30 %and_ln110_96, i30 %sext_ln110_250

]]></Node>
<StgValue><ssdm name="add_ln110_120"/></StgValue>
</operation>

<operation id="1623" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1007 %mul_ln110_121 = mul i25 %sext_ln94, i25 %sext_ln110_251

]]></Node>
<StgValue><ssdm name="mul_ln110_121"/></StgValue>
</operation>

<operation id="1624" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1008 %sext_ln110_252 = sext i25 %mul_ln110_121

]]></Node>
<StgValue><ssdm name="sext_ln110_252"/></StgValue>
</operation>

<operation id="1625" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1009 %add_ln110_121 = add i30 %and_ln110_97, i30 %sext_ln110_252

]]></Node>
<StgValue><ssdm name="add_ln110_121"/></StgValue>
</operation>

<operation id="1626" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1013 %mul_ln110_122 = mul i25 %sext_ln94, i25 %sext_ln110_253

]]></Node>
<StgValue><ssdm name="mul_ln110_122"/></StgValue>
</operation>

<operation id="1627" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1014 %sext_ln110_254 = sext i25 %mul_ln110_122

]]></Node>
<StgValue><ssdm name="sext_ln110_254"/></StgValue>
</operation>

<operation id="1628" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1015 %add_ln110_122 = add i30 %and_ln110_98, i30 %sext_ln110_254

]]></Node>
<StgValue><ssdm name="add_ln110_122"/></StgValue>
</operation>

<operation id="1629" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1019 %mul_ln110_123 = mul i26 %sext_ln94_1, i26 %sext_ln110_255

]]></Node>
<StgValue><ssdm name="mul_ln110_123"/></StgValue>
</operation>

<operation id="1630" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1020 %sext_ln110_256 = sext i26 %mul_ln110_123

]]></Node>
<StgValue><ssdm name="sext_ln110_256"/></StgValue>
</operation>

<operation id="1631" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1021 %add_ln110_123 = add i30 %and_ln110_99, i30 %sext_ln110_256

]]></Node>
<StgValue><ssdm name="add_ln110_123"/></StgValue>
</operation>

<operation id="1632" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1025 %mul_ln110_124 = mul i26 %sext_ln94_1, i26 %sext_ln110_257

]]></Node>
<StgValue><ssdm name="mul_ln110_124"/></StgValue>
</operation>

<operation id="1633" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1026 %sext_ln110_258 = sext i26 %mul_ln110_124

]]></Node>
<StgValue><ssdm name="sext_ln110_258"/></StgValue>
</operation>

<operation id="1634" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1027 %add_ln110_124 = add i30 %and_ln110_100, i30 %sext_ln110_258

]]></Node>
<StgValue><ssdm name="add_ln110_124"/></StgValue>
</operation>

<operation id="1635" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1031 %mul_ln110_125 = mul i26 %sext_ln94_1, i26 %sext_ln110_259

]]></Node>
<StgValue><ssdm name="mul_ln110_125"/></StgValue>
</operation>

<operation id="1636" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1032 %sext_ln110_260 = sext i26 %mul_ln110_125

]]></Node>
<StgValue><ssdm name="sext_ln110_260"/></StgValue>
</operation>

<operation id="1637" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1033 %add_ln110_125 = add i30 %and_ln110_101, i30 %sext_ln110_260

]]></Node>
<StgValue><ssdm name="add_ln110_125"/></StgValue>
</operation>

<operation id="1638" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1037 %mul_ln110_126 = mul i26 %sext_ln94_1, i26 %sext_ln110_261

]]></Node>
<StgValue><ssdm name="mul_ln110_126"/></StgValue>
</operation>

<operation id="1639" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="30" op_0_bw="26">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1038 %sext_ln110_262 = sext i26 %mul_ln110_126

]]></Node>
<StgValue><ssdm name="sext_ln110_262"/></StgValue>
</operation>

<operation id="1640" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1039 %add_ln110_126 = add i30 %and_ln110_102, i30 %sext_ln110_262

]]></Node>
<StgValue><ssdm name="add_ln110_126"/></StgValue>
</operation>

<operation id="1641" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1043 %mul_ln110_127 = mul i25 %sext_ln94, i25 %sext_ln110_263

]]></Node>
<StgValue><ssdm name="mul_ln110_127"/></StgValue>
</operation>

<operation id="1642" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="30" op_0_bw="25">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1044 %sext_ln110_264 = sext i25 %mul_ln110_127

]]></Node>
<StgValue><ssdm name="sext_ln110_264"/></StgValue>
</operation>

<operation id="1643" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1045 %add_ln110_127 = add i30 %and_ln110_103, i30 %sext_ln110_264

]]></Node>
<StgValue><ssdm name="add_ln110_127"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="1644" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1003 %add_ln110_120 = add i30 %and_ln110_96, i30 %sext_ln110_250

]]></Node>
<StgValue><ssdm name="add_ln110_120"/></StgValue>
</operation>

<operation id="1645" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1009 %add_ln110_121 = add i30 %and_ln110_97, i30 %sext_ln110_252

]]></Node>
<StgValue><ssdm name="add_ln110_121"/></StgValue>
</operation>

<operation id="1646" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1015 %add_ln110_122 = add i30 %and_ln110_98, i30 %sext_ln110_254

]]></Node>
<StgValue><ssdm name="add_ln110_122"/></StgValue>
</operation>

<operation id="1647" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1021 %add_ln110_123 = add i30 %and_ln110_99, i30 %sext_ln110_256

]]></Node>
<StgValue><ssdm name="add_ln110_123"/></StgValue>
</operation>

<operation id="1648" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1027 %add_ln110_124 = add i30 %and_ln110_100, i30 %sext_ln110_258

]]></Node>
<StgValue><ssdm name="add_ln110_124"/></StgValue>
</operation>

<operation id="1649" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1033 %add_ln110_125 = add i30 %and_ln110_101, i30 %sext_ln110_260

]]></Node>
<StgValue><ssdm name="add_ln110_125"/></StgValue>
</operation>

<operation id="1650" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1039 %add_ln110_126 = add i30 %and_ln110_102, i30 %sext_ln110_262

]]></Node>
<StgValue><ssdm name="add_ln110_126"/></StgValue>
</operation>

<operation id="1651" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1045 %add_ln110_127 = add i30 %and_ln110_103, i30 %sext_ln110_264

]]></Node>
<StgValue><ssdm name="add_ln110_127"/></StgValue>
</operation>

<operation id="1652" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1046 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln110_120, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1653" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1047 %tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln110_120, i32 29

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1654" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="8" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1048 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln110_120, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1655" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1049 %tmp_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp, i6 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1656" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1050 %icmp_ln14 = icmp_ne  i14 %tmp_2, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="1657" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1051 %add_ln14 = add i16 %tmp_16, i16 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="1658" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1052 %select_ln14 = select i1 %icmp_ln14, i16 %add_ln14, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="select_ln14"/></StgValue>
</operation>

<operation id="1659" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1053 %data_round = select i1 %tmp_151, i16 %select_ln14, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="data_round"/></StgValue>
</operation>

<operation id="1660" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1054 %sext_ln14 = sext i16 %data_round

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="1661" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1055 %index = add i17 %sext_ln14, i17 512

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="1662" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="16" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1056 %trunc_ln15 = trunc i17 %index

]]></Node>
<StgValue><ssdm name="trunc_ln15"/></StgValue>
</operation>

<operation id="1663" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1057 %tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %index, i32 16

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1664" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1069 %tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln110_121, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1665" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1070 %tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln110_121, i32 29

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="1666" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="8" op_0_bw="8" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1071 %tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln110_121, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1667" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1072 %tmp_5 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_18, i6 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1668" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1073 %icmp_ln14_1 = icmp_ne  i14 %tmp_5, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_1"/></StgValue>
</operation>

<operation id="1669" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1074 %add_ln14_1 = add i16 %tmp_17, i16 1

]]></Node>
<StgValue><ssdm name="add_ln14_1"/></StgValue>
</operation>

<operation id="1670" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1075 %select_ln14_1 = select i1 %icmp_ln14_1, i16 %add_ln14_1, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="select_ln14_1"/></StgValue>
</operation>

<operation id="1671" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1076 %data_round_1 = select i1 %tmp_154, i16 %select_ln14_1, i16 %tmp_17

]]></Node>
<StgValue><ssdm name="data_round_1"/></StgValue>
</operation>

<operation id="1672" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1077 %sext_ln14_1 = sext i16 %data_round_1

]]></Node>
<StgValue><ssdm name="sext_ln14_1"/></StgValue>
</operation>

<operation id="1673" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1078 %index_3 = add i17 %sext_ln14_1, i17 512

]]></Node>
<StgValue><ssdm name="index_3"/></StgValue>
</operation>

<operation id="1674" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1079 %trunc_ln15_2 = trunc i17 %index_3

]]></Node>
<StgValue><ssdm name="trunc_ln15_2"/></StgValue>
</operation>

<operation id="1675" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1080 %tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %index_3, i32 16

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="1676" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1092 %tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln110_122, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1677" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1093 %tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln110_122, i32 29

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1678" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="8" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1094 %tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln110_122, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1679" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1095 %tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_20, i6 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1680" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1096 %icmp_ln14_2 = icmp_ne  i14 %tmp_8, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_2"/></StgValue>
</operation>

<operation id="1681" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1097 %add_ln14_2 = add i16 %tmp_19, i16 1

]]></Node>
<StgValue><ssdm name="add_ln14_2"/></StgValue>
</operation>

<operation id="1682" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1098 %select_ln14_2 = select i1 %icmp_ln14_2, i16 %add_ln14_2, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="select_ln14_2"/></StgValue>
</operation>

<operation id="1683" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1099 %data_round_2 = select i1 %tmp_157, i16 %select_ln14_2, i16 %tmp_19

]]></Node>
<StgValue><ssdm name="data_round_2"/></StgValue>
</operation>

<operation id="1684" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1100 %sext_ln14_2 = sext i16 %data_round_2

]]></Node>
<StgValue><ssdm name="sext_ln14_2"/></StgValue>
</operation>

<operation id="1685" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1101 %index_6 = add i17 %sext_ln14_2, i17 512

]]></Node>
<StgValue><ssdm name="index_6"/></StgValue>
</operation>

<operation id="1686" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1102 %trunc_ln15_4 = trunc i17 %index_6

]]></Node>
<StgValue><ssdm name="trunc_ln15_4"/></StgValue>
</operation>

<operation id="1687" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1103 %tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %index_6, i32 16

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="1688" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1115 %tmp_21 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln110_123, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1689" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1116 %tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln110_123, i32 29

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="1690" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="8" op_0_bw="8" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1117 %tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln110_123, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1691" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1118 %tmp_3 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_22, i6 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1692" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1119 %icmp_ln14_3 = icmp_ne  i14 %tmp_3, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_3"/></StgValue>
</operation>

<operation id="1693" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1120 %add_ln14_3 = add i16 %tmp_21, i16 1

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="1694" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1121 %select_ln14_3 = select i1 %icmp_ln14_3, i16 %add_ln14_3, i16 %tmp_21

]]></Node>
<StgValue><ssdm name="select_ln14_3"/></StgValue>
</operation>

<operation id="1695" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1122 %data_round_3 = select i1 %tmp_160, i16 %select_ln14_3, i16 %tmp_21

]]></Node>
<StgValue><ssdm name="data_round_3"/></StgValue>
</operation>

<operation id="1696" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1123 %sext_ln14_3 = sext i16 %data_round_3

]]></Node>
<StgValue><ssdm name="sext_ln14_3"/></StgValue>
</operation>

<operation id="1697" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1124 %index_9 = add i17 %sext_ln14_3, i17 512

]]></Node>
<StgValue><ssdm name="index_9"/></StgValue>
</operation>

<operation id="1698" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="16" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1125 %trunc_ln15_6 = trunc i17 %index_9

]]></Node>
<StgValue><ssdm name="trunc_ln15_6"/></StgValue>
</operation>

<operation id="1699" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1126 %tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %index_9, i32 16

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="1700" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1138 %tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln110_124, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1701" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1139 %tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln110_124, i32 29

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="1702" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="8" op_0_bw="8" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1140 %tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln110_124, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1703" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1141 %tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_24, i6 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1704" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1142 %icmp_ln14_4 = icmp_ne  i14 %tmp_9, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_4"/></StgValue>
</operation>

<operation id="1705" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1143 %add_ln14_4 = add i16 %tmp_23, i16 1

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="1706" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1144 %select_ln14_4 = select i1 %icmp_ln14_4, i16 %add_ln14_4, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="select_ln14_4"/></StgValue>
</operation>

<operation id="1707" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1145 %data_round_4 = select i1 %tmp_163, i16 %select_ln14_4, i16 %tmp_23

]]></Node>
<StgValue><ssdm name="data_round_4"/></StgValue>
</operation>

<operation id="1708" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1146 %sext_ln14_4 = sext i16 %data_round_4

]]></Node>
<StgValue><ssdm name="sext_ln14_4"/></StgValue>
</operation>

<operation id="1709" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1147 %index_12 = add i17 %sext_ln14_4, i17 512

]]></Node>
<StgValue><ssdm name="index_12"/></StgValue>
</operation>

<operation id="1710" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1148 %trunc_ln15_8 = trunc i17 %index_12

]]></Node>
<StgValue><ssdm name="trunc_ln15_8"/></StgValue>
</operation>

<operation id="1711" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1149 %tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %index_12, i32 16

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="1712" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1161 %tmp_25 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln110_125, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1713" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1162 %tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln110_125, i32 29

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="1714" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="8" op_0_bw="8" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1163 %tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln110_125, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1715" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1164 %tmp_11 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_26, i6 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1716" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1165 %icmp_ln14_5 = icmp_ne  i14 %tmp_11, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_5"/></StgValue>
</operation>

<operation id="1717" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1166 %add_ln14_5 = add i16 %tmp_25, i16 1

]]></Node>
<StgValue><ssdm name="add_ln14_5"/></StgValue>
</operation>

<operation id="1718" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1167 %select_ln14_5 = select i1 %icmp_ln14_5, i16 %add_ln14_5, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln14_5"/></StgValue>
</operation>

<operation id="1719" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1168 %data_round_5 = select i1 %tmp_166, i16 %select_ln14_5, i16 %tmp_25

]]></Node>
<StgValue><ssdm name="data_round_5"/></StgValue>
</operation>

<operation id="1720" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1169 %sext_ln14_5 = sext i16 %data_round_5

]]></Node>
<StgValue><ssdm name="sext_ln14_5"/></StgValue>
</operation>

<operation id="1721" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1170 %index_15 = add i17 %sext_ln14_5, i17 512

]]></Node>
<StgValue><ssdm name="index_15"/></StgValue>
</operation>

<operation id="1722" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1171 %trunc_ln15_10 = trunc i17 %index_15

]]></Node>
<StgValue><ssdm name="trunc_ln15_10"/></StgValue>
</operation>

<operation id="1723" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1172 %tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %index_15, i32 16

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="1724" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1184 %tmp_27 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln110_126, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1725" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1185 %tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln110_126, i32 29

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="1726" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="8" op_0_bw="8" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1186 %tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln110_126, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1727" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1187 %tmp_13 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_28, i6 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1728" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1188 %icmp_ln14_6 = icmp_ne  i14 %tmp_13, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_6"/></StgValue>
</operation>

<operation id="1729" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1189 %add_ln14_6 = add i16 %tmp_27, i16 1

]]></Node>
<StgValue><ssdm name="add_ln14_6"/></StgValue>
</operation>

<operation id="1730" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1190 %select_ln14_6 = select i1 %icmp_ln14_6, i16 %add_ln14_6, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="select_ln14_6"/></StgValue>
</operation>

<operation id="1731" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1191 %data_round_6 = select i1 %tmp_169, i16 %select_ln14_6, i16 %tmp_27

]]></Node>
<StgValue><ssdm name="data_round_6"/></StgValue>
</operation>

<operation id="1732" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1192 %sext_ln14_6 = sext i16 %data_round_6

]]></Node>
<StgValue><ssdm name="sext_ln14_6"/></StgValue>
</operation>

<operation id="1733" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1193 %index_18 = add i17 %sext_ln14_6, i17 512

]]></Node>
<StgValue><ssdm name="index_18"/></StgValue>
</operation>

<operation id="1734" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1194 %trunc_ln15_12 = trunc i17 %index_18

]]></Node>
<StgValue><ssdm name="trunc_ln15_12"/></StgValue>
</operation>

<operation id="1735" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1195 %tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %index_18, i32 16

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="1736" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1207 %tmp_29 = partselect i16 @_ssdm_op_PartSelect.i16.i30.i32.i32, i30 %add_ln110_127, i32 14, i32 29

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1737" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="30" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1208 %tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i30.i32, i30 %add_ln110_127, i32 29

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="1738" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="8" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1209 %tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i30.i32.i32, i30 %add_ln110_127, i32 6, i32 13

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1739" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1210 %tmp_15 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_30, i6 0

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1740" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1211 %icmp_ln14_7 = icmp_ne  i14 %tmp_15, i14 0

]]></Node>
<StgValue><ssdm name="icmp_ln14_7"/></StgValue>
</operation>

<operation id="1741" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1212 %add_ln14_7 = add i16 %tmp_29, i16 1

]]></Node>
<StgValue><ssdm name="add_ln14_7"/></StgValue>
</operation>

<operation id="1742" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1213 %select_ln14_7 = select i1 %icmp_ln14_7, i16 %add_ln14_7, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="select_ln14_7"/></StgValue>
</operation>

<operation id="1743" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1214 %data_round_7 = select i1 %tmp_172, i16 %select_ln14_7, i16 %tmp_29

]]></Node>
<StgValue><ssdm name="data_round_7"/></StgValue>
</operation>

<operation id="1744" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="17" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1215 %sext_ln14_7 = sext i16 %data_round_7

]]></Node>
<StgValue><ssdm name="sext_ln14_7"/></StgValue>
</operation>

<operation id="1745" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1216 %index_21 = add i17 %sext_ln14_7, i17 512

]]></Node>
<StgValue><ssdm name="index_21"/></StgValue>
</operation>

<operation id="1746" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="17">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1217 %trunc_ln15_14 = trunc i17 %index_21

]]></Node>
<StgValue><ssdm name="trunc_ln15_14"/></StgValue>
</operation>

<operation id="1747" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1218 %tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %index_21, i32 16

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="1748" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1058 %index_1 = select i1 %tmp_152, i16 0, i16 %trunc_ln15

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="1749" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="10" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1059 %trunc_ln15_1 = trunc i16 %index_1

]]></Node>
<StgValue><ssdm name="trunc_ln15_1"/></StgValue>
</operation>

<operation id="1750" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1060 %tmp_153 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %index_1, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1751" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1061 %icmp_ln17 = icmp_ne  i6 %tmp_153, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="1752" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1062 %index_2 = select i1 %icmp_ln17, i10 1023, i10 %trunc_ln15_1

]]></Node>
<StgValue><ssdm name="index_2"/></StgValue>
</operation>

<operation id="1753" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1063 %zext_ln18 = zext i10 %index_2

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="1754" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1064 %SIGMOID_TABLE_addr = getelementptr i10 %SIGMOID_TABLE, i64 0, i64 %zext_ln18

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_addr"/></StgValue>
</operation>

<operation id="1755" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1065 %SIGMOID_TABLE_load = load i10 %SIGMOID_TABLE_addr

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load"/></StgValue>
</operation>

<operation id="1756" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1081 %index_4 = select i1 %tmp_155, i16 0, i16 %trunc_ln15_2

]]></Node>
<StgValue><ssdm name="index_4"/></StgValue>
</operation>

<operation id="1757" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="10" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1082 %trunc_ln15_3 = trunc i16 %index_4

]]></Node>
<StgValue><ssdm name="trunc_ln15_3"/></StgValue>
</operation>

<operation id="1758" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1083 %tmp_156 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %index_4, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1759" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1084 %icmp_ln17_1 = icmp_ne  i6 %tmp_156, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_1"/></StgValue>
</operation>

<operation id="1760" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1085 %index_5 = select i1 %icmp_ln17_1, i10 1023, i10 %trunc_ln15_3

]]></Node>
<StgValue><ssdm name="index_5"/></StgValue>
</operation>

<operation id="1761" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1086 %zext_ln18_1 = zext i10 %index_5

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="1762" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1087 %SIGMOID_TABLE_addr_1 = getelementptr i10 %SIGMOID_TABLE, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_addr_1"/></StgValue>
</operation>

<operation id="1763" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1088 %SIGMOID_TABLE_load_1 = load i10 %SIGMOID_TABLE_addr_1

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_1"/></StgValue>
</operation>

<operation id="1764" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1104 %index_7 = select i1 %tmp_158, i16 0, i16 %trunc_ln15_4

]]></Node>
<StgValue><ssdm name="index_7"/></StgValue>
</operation>

<operation id="1765" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="10" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1105 %trunc_ln15_5 = trunc i16 %index_7

]]></Node>
<StgValue><ssdm name="trunc_ln15_5"/></StgValue>
</operation>

<operation id="1766" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1106 %tmp_159 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %index_7, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="1767" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1107 %icmp_ln17_2 = icmp_ne  i6 %tmp_159, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_2"/></StgValue>
</operation>

<operation id="1768" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1108 %index_8 = select i1 %icmp_ln17_2, i10 1023, i10 %trunc_ln15_5

]]></Node>
<StgValue><ssdm name="index_8"/></StgValue>
</operation>

<operation id="1769" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1109 %zext_ln18_2 = zext i10 %index_8

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="1770" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1110 %SIGMOID_TABLE_addr_2 = getelementptr i10 %SIGMOID_TABLE, i64 0, i64 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_addr_2"/></StgValue>
</operation>

<operation id="1771" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1111 %SIGMOID_TABLE_load_2 = load i10 %SIGMOID_TABLE_addr_2

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_2"/></StgValue>
</operation>

<operation id="1772" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1127 %index_10 = select i1 %tmp_161, i16 0, i16 %trunc_ln15_6

]]></Node>
<StgValue><ssdm name="index_10"/></StgValue>
</operation>

<operation id="1773" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="10" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1128 %trunc_ln15_7 = trunc i16 %index_10

]]></Node>
<StgValue><ssdm name="trunc_ln15_7"/></StgValue>
</operation>

<operation id="1774" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1129 %tmp_162 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %index_10, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="1775" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1130 %icmp_ln17_3 = icmp_ne  i6 %tmp_162, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_3"/></StgValue>
</operation>

<operation id="1776" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1131 %index_11 = select i1 %icmp_ln17_3, i10 1023, i10 %trunc_ln15_7

]]></Node>
<StgValue><ssdm name="index_11"/></StgValue>
</operation>

<operation id="1777" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1132 %zext_ln18_3 = zext i10 %index_11

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="1778" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1133 %SIGMOID_TABLE_addr_3 = getelementptr i10 %SIGMOID_TABLE, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_addr_3"/></StgValue>
</operation>

<operation id="1779" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1134 %SIGMOID_TABLE_load_3 = load i10 %SIGMOID_TABLE_addr_3

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_3"/></StgValue>
</operation>

<operation id="1780" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1150 %index_13 = select i1 %tmp_164, i16 0, i16 %trunc_ln15_8

]]></Node>
<StgValue><ssdm name="index_13"/></StgValue>
</operation>

<operation id="1781" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="10" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1151 %trunc_ln15_9 = trunc i16 %index_13

]]></Node>
<StgValue><ssdm name="trunc_ln15_9"/></StgValue>
</operation>

<operation id="1782" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1152 %tmp_165 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %index_13, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="1783" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1153 %icmp_ln17_4 = icmp_ne  i6 %tmp_165, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_4"/></StgValue>
</operation>

<operation id="1784" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1154 %index_14 = select i1 %icmp_ln17_4, i10 1023, i10 %trunc_ln15_9

]]></Node>
<StgValue><ssdm name="index_14"/></StgValue>
</operation>

<operation id="1785" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1155 %zext_ln18_4 = zext i10 %index_14

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="1786" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1156 %SIGMOID_TABLE_addr_4 = getelementptr i10 %SIGMOID_TABLE, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_addr_4"/></StgValue>
</operation>

<operation id="1787" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1157 %SIGMOID_TABLE_load_4 = load i10 %SIGMOID_TABLE_addr_4

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_4"/></StgValue>
</operation>

<operation id="1788" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1173 %index_16 = select i1 %tmp_167, i16 0, i16 %trunc_ln15_10

]]></Node>
<StgValue><ssdm name="index_16"/></StgValue>
</operation>

<operation id="1789" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="10" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1174 %trunc_ln15_11 = trunc i16 %index_16

]]></Node>
<StgValue><ssdm name="trunc_ln15_11"/></StgValue>
</operation>

<operation id="1790" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1175 %tmp_168 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %index_16, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="1791" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1176 %icmp_ln17_5 = icmp_ne  i6 %tmp_168, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_5"/></StgValue>
</operation>

<operation id="1792" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1177 %index_17 = select i1 %icmp_ln17_5, i10 1023, i10 %trunc_ln15_11

]]></Node>
<StgValue><ssdm name="index_17"/></StgValue>
</operation>

<operation id="1793" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1178 %zext_ln18_5 = zext i10 %index_17

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="1794" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1179 %SIGMOID_TABLE_addr_5 = getelementptr i10 %SIGMOID_TABLE, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_addr_5"/></StgValue>
</operation>

<operation id="1795" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1180 %SIGMOID_TABLE_load_5 = load i10 %SIGMOID_TABLE_addr_5

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_5"/></StgValue>
</operation>

<operation id="1796" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1196 %index_19 = select i1 %tmp_170, i16 0, i16 %trunc_ln15_12

]]></Node>
<StgValue><ssdm name="index_19"/></StgValue>
</operation>

<operation id="1797" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="10" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1197 %trunc_ln15_13 = trunc i16 %index_19

]]></Node>
<StgValue><ssdm name="trunc_ln15_13"/></StgValue>
</operation>

<operation id="1798" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1198 %tmp_171 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %index_19, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="1799" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1199 %icmp_ln17_6 = icmp_ne  i6 %tmp_171, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_6"/></StgValue>
</operation>

<operation id="1800" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1200 %index_20 = select i1 %icmp_ln17_6, i10 1023, i10 %trunc_ln15_13

]]></Node>
<StgValue><ssdm name="index_20"/></StgValue>
</operation>

<operation id="1801" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1201 %zext_ln18_6 = zext i10 %index_20

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="1802" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1202 %SIGMOID_TABLE_addr_6 = getelementptr i10 %SIGMOID_TABLE, i64 0, i64 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_addr_6"/></StgValue>
</operation>

<operation id="1803" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1203 %SIGMOID_TABLE_load_6 = load i10 %SIGMOID_TABLE_addr_6

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_6"/></StgValue>
</operation>

<operation id="1804" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1219 %index_22 = select i1 %tmp_173, i16 0, i16 %trunc_ln15_14

]]></Node>
<StgValue><ssdm name="index_22"/></StgValue>
</operation>

<operation id="1805" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="10" op_0_bw="16">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1220 %trunc_ln15_15 = trunc i16 %index_22

]]></Node>
<StgValue><ssdm name="trunc_ln15_15"/></StgValue>
</operation>

<operation id="1806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1221 %tmp_174 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %index_22, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="1807" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1222 %icmp_ln17_7 = icmp_ne  i6 %tmp_174, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln17_7"/></StgValue>
</operation>

<operation id="1808" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1223 %index_23 = select i1 %icmp_ln17_7, i10 1023, i10 %trunc_ln15_15

]]></Node>
<StgValue><ssdm name="index_23"/></StgValue>
</operation>

<operation id="1809" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1224 %zext_ln18_7 = zext i10 %index_23

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="1810" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="10" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1225 %SIGMOID_TABLE_addr_7 = getelementptr i10 %SIGMOID_TABLE, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_addr_7"/></StgValue>
</operation>

<operation id="1811" st_id="21" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1226 %SIGMOID_TABLE_load_7 = load i10 %SIGMOID_TABLE_addr_7

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_7"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="1812" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1 %specpipeline_ln95 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_51

]]></Node>
<StgValue><ssdm name="specpipeline_ln95"/></StgValue>
</operation>

<operation id="1813" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:2 %speclooptripcount_ln94 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln94"/></StgValue>
</operation>

<operation id="1814" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:3 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_47

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="1815" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1065 %SIGMOID_TABLE_load = load i10 %SIGMOID_TABLE_addr

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load"/></StgValue>
</operation>

<operation id="1816" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1066 %SIGMOID_TABLE_load_cast = zext i10 %SIGMOID_TABLE_load

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_cast"/></StgValue>
</operation>

<operation id="1817" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1067 %output_data_0_addr = getelementptr i16 %output_data_0, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="output_data_0_addr"/></StgValue>
</operation>

<operation id="1818" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1068 %store_ln116 = store i16 %SIGMOID_TABLE_load_cast, i3 %output_data_0_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1819" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1088 %SIGMOID_TABLE_load_1 = load i10 %SIGMOID_TABLE_addr_1

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_1"/></StgValue>
</operation>

<operation id="1820" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1089 %SIGMOID_TABLE_load_1_cast = zext i10 %SIGMOID_TABLE_load_1

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_1_cast"/></StgValue>
</operation>

<operation id="1821" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1090 %output_data_1_addr = getelementptr i16 %output_data_1, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="output_data_1_addr"/></StgValue>
</operation>

<operation id="1822" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1091 %store_ln116 = store i16 %SIGMOID_TABLE_load_1_cast, i3 %output_data_1_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1823" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1111 %SIGMOID_TABLE_load_2 = load i10 %SIGMOID_TABLE_addr_2

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_2"/></StgValue>
</operation>

<operation id="1824" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1112 %SIGMOID_TABLE_load_2_cast = zext i10 %SIGMOID_TABLE_load_2

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_2_cast"/></StgValue>
</operation>

<operation id="1825" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1113 %output_data_2_addr = getelementptr i16 %output_data_2, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="output_data_2_addr"/></StgValue>
</operation>

<operation id="1826" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1114 %store_ln116 = store i16 %SIGMOID_TABLE_load_2_cast, i3 %output_data_2_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1827" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1134 %SIGMOID_TABLE_load_3 = load i10 %SIGMOID_TABLE_addr_3

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_3"/></StgValue>
</operation>

<operation id="1828" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1135 %SIGMOID_TABLE_load_3_cast = zext i10 %SIGMOID_TABLE_load_3

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_3_cast"/></StgValue>
</operation>

<operation id="1829" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1136 %output_data_3_addr = getelementptr i16 %output_data_3, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="output_data_3_addr"/></StgValue>
</operation>

<operation id="1830" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1137 %store_ln116 = store i16 %SIGMOID_TABLE_load_3_cast, i3 %output_data_3_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1831" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1157 %SIGMOID_TABLE_load_4 = load i10 %SIGMOID_TABLE_addr_4

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_4"/></StgValue>
</operation>

<operation id="1832" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1158 %SIGMOID_TABLE_load_4_cast = zext i10 %SIGMOID_TABLE_load_4

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_4_cast"/></StgValue>
</operation>

<operation id="1833" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1159 %output_data_4_addr = getelementptr i16 %output_data_4, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="output_data_4_addr"/></StgValue>
</operation>

<operation id="1834" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1160 %store_ln116 = store i16 %SIGMOID_TABLE_load_4_cast, i3 %output_data_4_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1835" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1180 %SIGMOID_TABLE_load_5 = load i10 %SIGMOID_TABLE_addr_5

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_5"/></StgValue>
</operation>

<operation id="1836" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1181 %SIGMOID_TABLE_load_5_cast = zext i10 %SIGMOID_TABLE_load_5

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_5_cast"/></StgValue>
</operation>

<operation id="1837" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1182 %output_data_5_addr = getelementptr i16 %output_data_5, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="output_data_5_addr"/></StgValue>
</operation>

<operation id="1838" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1183 %store_ln116 = store i16 %SIGMOID_TABLE_load_5_cast, i3 %output_data_5_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1839" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1203 %SIGMOID_TABLE_load_6 = load i10 %SIGMOID_TABLE_addr_6

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_6"/></StgValue>
</operation>

<operation id="1840" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1204 %SIGMOID_TABLE_load_6_cast = zext i10 %SIGMOID_TABLE_load_6

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_6_cast"/></StgValue>
</operation>

<operation id="1841" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1205 %output_data_6_addr = getelementptr i16 %output_data_6, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="output_data_6_addr"/></StgValue>
</operation>

<operation id="1842" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1206 %store_ln116 = store i16 %SIGMOID_TABLE_load_6_cast, i3 %output_data_6_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1843" st_id="22" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="10" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1226 %SIGMOID_TABLE_load_7 = load i10 %SIGMOID_TABLE_addr_7

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_7"/></StgValue>
</operation>

<operation id="1844" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="16" op_0_bw="10">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1227 %SIGMOID_TABLE_load_7_cast = zext i10 %SIGMOID_TABLE_load_7

]]></Node>
<StgValue><ssdm name="SIGMOID_TABLE_load_7_cast"/></StgValue>
</operation>

<operation id="1845" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1228 %output_data_7_addr = getelementptr i16 %output_data_7, i64 0, i64 %zext_ln94

]]></Node>
<StgValue><ssdm name="output_data_7_addr"/></StgValue>
</operation>

<operation id="1846" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
VITIS_LOOP_100_1.split.i_ifconv:1229 %store_ln116 = store i16 %SIGMOID_TABLE_load_7_cast, i3 %output_data_7_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="1847" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_175" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="0">
<![CDATA[
entry.aft.aft.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
