// Seed: 3258875776
module module_0 (
    output wor id_0,
    input wire id_1,
    output tri id_2,
    input wire id_3,
    output supply0 id_4,
    input tri1 id_5,
    input wire id_6,
    input supply0 id_7,
    output supply1 id_8,
    input wand id_9,
    input tri0 id_10,
    output tri1 id_11,
    output tri1 id_12,
    output tri0 module_0,
    output tri id_14,
    input tri id_15,
    input wire id_16,
    output wire id_17,
    input supply0 id_18
);
  logic [1 'h0 -  -1 : 1  +  1] id_20 = 1;
  wire id_21;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    output supply1 id_5,
    output supply0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    output wand id_9,
    input wand id_10
);
  or primCall (id_0, id_8, id_2, id_3, id_10, id_7, id_1);
  module_0 modCall_1 (
      id_0,
      id_7,
      id_0,
      id_7,
      id_9,
      id_1,
      id_10,
      id_8,
      id_0,
      id_10,
      id_10,
      id_9,
      id_6,
      id_0,
      id_6,
      id_4,
      id_10,
      id_0,
      id_4
  );
  assign id_9 = 1 ? (id_8) : id_8;
endmodule
