dream dynam arrang address map improv perform dram mohsen ghasempour jim garsid aamer jaleel mikel luj√°n school comput scienc univers manchest nvidia abstract initi locat data dram determin control address map mod ern memori control fix time agnost address map hand memori cess pattern memori interfac level will namic chang time dynam natur memori access pattern fix behavior dress map process dram control impli fix address map scheme dram perform exploit effici dream novel hardwar techniqu tect workload specif address map time base applic access pattern improv perform dram experiment dream outperform best evalu dress map averag map sensit workload map insensit workload workload dream insur polici capabl detect scenario well serv predefin address map introduct increas number general purpos core acceler core gpu core integr sin gle chip compet access dram demand better perform main memori sit uation exploit maximum perform memori system crucial intern structur organ dram describ memori bandwidth perform wast intern con flict serious conflict dram memori system refer conflict consecut memori request row bank situat memori request servic high access latenc ond request deal conflict challeng consid fact plete depend memori access pattern rate conflict time occurr chang dynam applic behavior mitig vulner dram perform conflict state art memori control evolv complex hardwar compon employ subsystem schedul schedul advantag workload time sequenc memori request duce conflict role sched uler minim dram conflict reorder memori command issu dram main limit sched uler number option memori request choos time schedul general number memori request time schedul limit data depend tween memori request number run thread number core conflict schedul elimin conflict result address map data placement dram discuss dress map process map physic dress bit provid processor intern struc ture dram process control initi data placement memori stand select good address map scheme place distribut data dram devic mitig conflict softwar approach support intellig memori alloc option face complex problem consid multipl independ applic ecut concurr virtual scenario hypervisor contain reli softwar compil specif memori hardwar paper present dream novel hardwar tech niqu base approxim entropi mem ori address bit set memori request generat workload specif address map time arrang address map time dream support onlin data migrat impos chang ing address map dream investig differ ent scenario data migrat level complic propos solut evalu wide rang map sensit map insensit workload mix three address map ping scheme evalu workload best chosen compar dream dream fli mechan pabl generat workload specif address map requir run applic background figur present basic organ dram devic dram devic consist multipl bank data array row buffer practic data array bank consist mul tipl subarray local row buffer local row buffer bank con nect local row buffer well global row buffer interest work chang kim seshadri exploit subarray improv dram perform bulk data copi dram bank subarray subarray subarray global row buffer row local row buffer bank bank bank global row buffer dram devic subarray global row buffer figur dram devic organis address map mechan dram tran form flat physic address inter nal structur dram devic row column figur illustr physic address interpret map scheme memori system dimm dimm multipl rank dram multipl dimm channel physic connect tween memori control dram rea son hierarch level maxim parallel exploit servic multi ple memori request memori request row column rank row rank scheme figur address map scheme general address map scheme extract correspond address channel rank bank row column physic address ternal structur electron circuit character dram consecut access memori locat memori cost depend previous state memori instanc consecut access row bank dram second access smaller latenc access target row open memori request hand consecu tive access row bank second access higher latenc comparison access reason case previous row close row activ scenario describ conflict degrad perform dram conflict sensit data place ment dram data placement determin address map scheme place fore choos address map scheme care reduc conflict improv perform dram motiv address map analysi figur present three well address map scheme current employ modern dram control map figur standard map intend exploit spacial local plac ing column address bottom address terleav polici scheme propos kaseridi zhang propos map zhang xor row address bit address bit produc bank figur chang bank row chang reduc conflict kaseridi extend techniqu produc column physi cal address figur techniqu aim reduc conflict dram variat address map scheme present figur perform requir translat phase ser vice memori request point consid current memori control address map scheme tran late physic address intern structur dram modern dram control lim ite perform read write oper burst typi calli burst item impli bit block offset present figur motiv techniqu present paper fig ure present perform comparison address map scheme benchmark suit evalu work bar graph rep resent normal execut time baselin address map scheme address map fig ure experiment consid sult individu workload prede fine address map scheme effici sit uation employ fix address map scheme deliv best execut time workload figur suggest permut biobench commerci hpc parsec spec gmean baselin permutadon minimalist figur perform comparison address map scheme row bank column block offset map maximis row buffer local baselin bankch column block offset row row bankch column block offset xor map permut base interleav bankch column block offset row xor col row bankch column block offsetcol map minimalist open scheme figur address map scheme base address map biobench benchmark deliv better geometr erag gmean execut time compar address map scheme address map chosen best baselin present paper compar dream map address map dream novel techniqu analyz mem ori access pattern produc singl multi thread applic time estim ficient address map scheme reduc con flict improv hit dream consist main phase onlin predict address map fli data migrat onlin predict address map step discov current work load set execut applic good match baselin address map scheme baselin address map scheme decid physic address bit address specif dram devic rank bank row physic address divid set bit set point specif intern hierarchi dram system consid consecut request dram modul chang rate physic address bit result chang rate bit set comparison previous access strong correl chang rate specif dram locat access hand access row bank conflict impos power perform overhead ideal sire chang rate physic address bit address row low possi ble reduc row switch bank dream estim physic address bit chang observ memori request period time generat improv memori map estim chang bit requir minimum tra hardwar counter physic address bit memori control bit chang higher entropi bit chang smaller entropi period counter frequenc chang estim track number chang bit physic address parison previous memori address request period creat time window base number clock cycl number memori request figur exampl consecut access demonstr function counter physic address bit figur bit counter mechan counter highlight bit bit bit chang time memori request counter generat pattern signatur black caneal face ferret fluid freq stream swapt astar cactusadm gcc gcc gcc gcc gcc gcc gemsfdtd libquantum mcf milc omnetpp soplex xalancbmk zeusmp mummer tigr figur extract bit chang pattern benchmark suit repres current memori access behav ior perceiv memori control figur signatur extract counter benchmark evalu paper axi plot repres correspond counter physic address bit axi bit chang rate applic execut time exponenti growth rightmost bit pattern spacial local impli access sequenti physic address pattern address map scheme present figur justifi column address bit typic bot tom physic address space access consecut cach line will map consecu tive column row hit address map predict signatur set run applic issu generat optim address map scheme idea map physic dress bit low variat row reduc row switch conflict physic address bit medium variat bank physic dress bit highest rate chang column increas local decreas conflict limit dream rearrang physic address bit mitig associ cost address map chang dram will discuss data migrat instanc paper dream rearrang column address bit avoid cach level gration produc address map scheme time bit chang rate physic address bit will monitor time window address map scheme will estim base time window monitor iii bit chang rate monitor base predefin address map scheme time window will compar address map scheme improv bit chang rate comparison baselin address map desir pro grammabl threshold consecut time window fine consist threshold address map will primari address map scheme system mathemat insight intuit dream propos simpl techniqu detect applic specif address map scheme base physic address bit chang monitor process question find analyti cal proof applic specif address map scheme predict method actu alli improv perform memori system discuss predict address map scheme will exploit reduc bit chang rate comparison baselin address map threshold dream assum correl bit chang rate physic address bit perfor manc dram investig correl coeffici averag bit chang improv ment report dream perform provement memori system dream address map investig experiment strong correl small bit chang rate final perform improv ment justifi predict address map ping scheme propos dream improv formanc dram figur bit chang rate improv report dream final perform improv achiev predict address map scheme dream lie ilc prdict bitschang rate improv perform improv figur bit chang rate improv perform improv map sensit map insensit pattern present figur consid basic principl address map ping predict explain cate goris workload base sensit dress map opportun swap physic address bit high chang rate corr spond row address space physic address bit smaller chang rate row address space call map sensit workload categoris map insensit workload instanc stream figur map insensit workload bit dedic row address space smaller chang rate bit hand libquantum figur map sensit work load opportun swap bit bit smaller chang rate bit data migrat challeng chang address map scheme dram fli obstacl requir data migrat initi dram place data memori base predefin address map scheme chang address map ping scheme impli data load dram access address map scheme employ dress map exist data dram migrat locat base address map scheme impos overhead perform memori system allevi overhead paper investig scenario explain data migrat solut scenario offlin data migrat scenario explain simplest dream impl mentat impos minim hardwar overhead memori system general scenario well suit applic specif comput architec ture databas system specif applica tion run system stanc databas system depend type databas financi medic specif queri minor variat search specif data big data search area run queri databas day week produc specif memori access pattern system consist long period time implement memori access pattern applic singl mul tithread will monitor time desir period hour day period call region interest roi ideal roi chosen long repres applic access behavior instanc roi medic databas chosen day memori access pattern queri databas day cover roi situat dream will estim optim address map scheme base averag bit chang rate extract ded icat counter physic address bit entir roi map will save memori control reboot system user option choos dream address map scheme baselin system bio user reboot system memori control employ address map estim base dream calibr mode approach implement intel adapt polici special beta bio provid asus allow user choos desir closur polici system start scenario penalti reboot process usual workload ning system perform memori system will improv advantag address map scheme scenario well suit system consist behavior time scenario onlin data migrat scenario investig possibl perform ing fli data migrat insid dram devic propos small modif intern structur memori system basic procedur figur present basic flowc hart servic memori request dream consid second data migrat scenario min imiz overhead migrat row migrat access practic migrat occur gradual demand wait memori request translat address pam eam migrat servic memori request eam swap find swap row servic memori request pam servic memori request swap row migrat swap process figur dream flowchart access row request physi cal address translat intern structur dram predefin address map scheme pam estim address map scheme eam translat address pam sourc row address translat address eam destin row address main function appli request address situat migrat swap requir function will discuss declar initi familiar explain flowchart step determin access row origin locat point pam bit dedic row dram bank track current status row bit migrat bit determin row move locat migrat bit swap bit determin row swap process will discuss tabl dedic accommod bit entir dram modul migrat tabl swap tabl point situat happen request row origin locat migrat bit swap bit pam will access servic request row request row will migrat destina tion locat point eam iii destin locat occupi row intuit content destin row grate third place produc chain unnecessari data migrat cost avoid simpl row swap algorithm employ situat content destina tion row will swap content sourc row correspond swap bit will chang request row migrat eam will access servic request row request row swap swap locat will calcul appli revers address map mechan sourc cation step will repeat swap bit point locat revers address map scheme iii request will servic request row will migrat destina tion locat point eam swap will perform insid dram modi ficat tradit structur dram explain requir dram modif main requir dream perform data migra tion dram devic capabl bulk data copi insid dram capabl fli buffer entir row perform swap oper requir studi individu previous work address issu exist subarray level parallel dram describ bulk data copi dram seshadri exploit exist subarray bank dram copi entir row locat side dram depend locat sourc destin row three scenario consid copi row subarray intra subarray copi row subarray bank inter subarray iii copi row bank inter bank subarray level parallel kim pro pose small modif dram exploit exist subarray level parallel dram discuss three level modif dram improv access latenc make subar ray work independ work interest point view paper call masa key idea masa allow multipl activ subarray bank masa impos design bit latch subarray dram command subarray select sel iii rout global wire base periment methodolog requir extra latch impos area overhead consum addit power activ mand evalu extra static power steadi state impos multipl activ subarray explain techniqu overview dream architectur will explain fol low section dream overview architectur figur present high level overview dream architectur dream includ main phase address map estim onlin data migrat address map estim pam dream address map estim dream monitor pattern extract migrat tabl swap tabl address translat stream memori request revers map translat eam histori tabl servic memori request migrat process swap process dream monitor dream data migrat figur dream architectur address map estim requir minim archi tectur support counter physic address bit histori regist hold access address array xor detect bit chang consecut memori request requir tract access pattern time figur present simpl overview structur struc ture bit current access address will xore correspond bit access address differ access bit correspond counter will increment dis cuss will produc pattern physic address bit chang period employ esti mate applic specif address map scheme counter array access current access figur dream monitor counter structur data migrat oper data migrat requir dream scribe consid observ local row buffer local row buffer subarray bank connect global row buffer global bitlin row buffer local global dram devic connect narrow bus bit wide second consid modif pro pose kim dram modul support masa support multipl activ subarray connect global bitlin time figur present scenar data migrat happen describ scenario assum destin row occupi row worst case scenario swap process subarray local row buffer destin row global row buffer bank sourc row intra subarray subarray local row buffer sourc row subarray local row buffer destin row global row buffer bank inter subarray subarray local row buffer global row buffer bank sourc row subarray local row buffer destin row global row buffer bank inter bank figur data migrat scenario inter intra bank migrat fig ure present scenario data migrat consid main purpos dream reduc conflict scenario inef ficient reason scenario data migrat bank reduc conflict occurr probabil iti point pay extra penalti perform data migrat scenario inter bank migrat scenario figur sourc destin row bank fore sourc destin row acti vate parallel perform scenario memori control activ sourc desti nation row load content local row buffer put bank read mode put bank write mode iii transfer sourc row local row buffer bank global row buffer bank narrow bus put bank write mode put bank read mode transfer destin row local row buffer bank global row buffer bank narrow bus connect global bitlin global row buffer bank sourc row global row buffer bank destin row data migrat time overhead latenc overhead impos data migrat workload number inter bank migrat figur time cost transfer row intern narrow bit bus consid transfer rate bit clock row buffer size kbit devic clock cycl requir transfer row bank clock cycl requir case swap nec essari worst case scenario penalti data reloc bank mem ori clock cycl assum cpu clock cycl time faster memori clock cycl data migrat penalti cpu clock cycl pessimist situat assum processor will stall data migrat happen clock cycl time number requir inter bank data migrat deliv good estim extra overhead impos execut time rollback process avoid degrad loop dream predict applic specif address map ping scheme base monitor period applic access pattern guaran teed applic access pattern will chang futur predict address map scheme dream effici result address map scheme degrad perform dram degrad loop work issu dream support rollback procedur discuss dream will switch predict address map scheme map improv bit chang rate comparison baselin predefin threshold consecut time window proach will evalu effici predict address map time dream monitor bit chang pattern time win dow address map scheme pre dict bit chang improv predict address map scheme longer outperform base dream will switch predefin address map scheme trigger roll function return migrat row origin locat situat memori control switch tween address map scheme base applic access pattern third address map ping scheme employ rollback process complet row migrat previous address map return origin locat evalu methodolog simul usimm main sim ulat platform experi usimm modifi support permeat base interleav ing minimalist open scheme full implement dream architectur dream evalu base dram organ channel run singl thread applic creas random memori access pattern size memori fix run multithread plicat fcfs schedul algorithm experi tabl present configur paramet usimm model descript processor clock speed ghz rob size memori system bus speed mhz number channel rank channel bank rank row bank cach size byte tabl usimm configur paramet address map scheme memori access pattern result number conflict spec parsec commerci gemsfdtd astar canneal streamclust cactusadm gcc blackschol gcc gcc facesim gcc gcc ferret gcc mcf fluidanim biobench milc omnetpp freqmin mummer soplex swaption tigr xalancbmk zeusmp hpc libquantum lesli tabl evalu workload benchmark suit dram predefin memori dress map scheme experi consid three address map present figur experiment present figur permut base interleav polici map perform best work load address map scheme ploy fair baselin compar dream scheme workload workload includ wide rang memori intens applic workload benchmark suit parsec spec biobench hpc commerci rep resent region interest applic ble list workload correspond bench mark suit identifi assign appli cation facilit name multithread work load construct applic increas varieti memori access pattern usimm set multithread applic evalu dom select workload mix combin thread thread applic tabl list multithread workload employ identifi sin gle thread workload present tabl multithread workload tabl random select multithread workload discuss perform analysi perform dream inv tigat jump result graph fol low summari help perform number present normal baselin permut base address map deliv best averag execut time three address map scheme present figur discuss map desir case applic consist behavior will achiev long calibr period reboot cost will neglig consid long period run applic pre sent figur cost reboot nore case dream effi cienci address map detect dream investig comparison baselin map figur present execut time biobench parsec benchmark result suggest baselin address map scheme good workload present benchmark dream margin predict better dress map scheme bit chang rate improv dream comparison baselin small degrad dream manifest figur access pattern caus reorder baselin address bit count nois hand dream onlin mitig sue fli check bit chang improv consecut time window pre defin threshold instanc experi dream onlin employ address map improv bit chang rate dream predict better address map scheme baselin degrad perform case behav ior observ figur dream outperform permuta tion base address map scheme best evalu baselin averag workload case dream onlin work load satisfi threshold time improv bit chang rate workload dream onlin outperform base averag figur depict execut time random select multithread workload present tabl mummer baselin dream dream onlin figur biobench commerci benchmark suit baselin dream dream onlin figur hpc benchmark black canneal face ferret freq stream swapt baselin dream dream onlin figur parsec benchmark suit ast ar_ ctu gcc gcc gcc gcc gcc gcc _sc les lie lib tum f_r lc_ tpp ple hin lan zeu baselin dream dream onlin figur spec benchmark suit gmean baselin dream dream onlin figur multithread benchmark sult dream predict better dress map scheme baselin case multithread workload produc high random memori access pattern sult angl suggest dream perform best evalu baselin address map averag map sensit map insensit workload consid present figur libquan tum achiev perform improv tak ing advantag dream understand outcom check extract pattern work load present earlier figur figur high chang rate bit bit map row address space increas possi biliti access row bank conflict impos formanc overhead dream simpli assign bit address space bank column address space replac bit minim chang rate situat excess chang rate bit increas possibl interleav access bank improv level paral lelism access local column address space system result improv perform argument explain perform workload face data reloc analysi discuss data reloc requir dream compos main phase migrat roll statist analysi gration roll requir dream will dis cuss migrat rollback experiment present figur figur stan dard workload undergo dynam data reloc workload workload requir data rollback ferret data reloc spent data rollback libquantum data reloc spent data rollback inter bank intra bank data reloc data reloc hap pen bank inter bank reloc bank intra bank reloc men tion dream perform intra bank sce nario reduc cost data reloc storag overhead scalabl address map predict discuss counter xor gate physic dress bit histori buffer track access address requir extract monitor pat tern assum sampl window mem ori request bit counter time number phys ical address bit main storag overhead phase dream experiment number byte dram data migrat onlin data migrat requir track migrat swap requir impos extra storag overhead memori system figur depict storag overhead impos onlin data migra tion result dream impos storag overhead dram size pend implement choic implement memori control metadata insid dram relatedwork shortfal dram respect con flict recogn area memori sys tem design prior work propos wide rang dif ferent techniqu memori interleav scheme schedul algorithm architectur modifica tion current structur dram mitig issu instanc zhang propos memori capac figur dream data migrat overhead interleav scheme reduc conflict exploit data local hsu propos memori interleav scheme address issu interest work area develop schedul algorithm priorit servic memori request reduc conflict improv memori formanc type work area propos architectur dram small modif tradit structur memori system instanc sudan propos techniqu recognis high access data dram place row prove data local kim propos tech niqu exploit exist subarray level parallel dram improv bank conflict pardi bojnordi programm memori con troller configur specif instruc tion set architectur isa focus work develop optim address map scheme configur pardi applic specif address map heurist achiev profil analysi present good perform provement memori system conclus paper introduc dream novel hardwar techniqu base approxim tropi memori address bit set memori request dream present three main contribut low cost pattern recognit techniqu devel ope extract memori access pattern time methodolog propos estim timiz address map base detect access pattern final techniqu propos fli migrat data dram reduc conflict extens perform evalu car rie workload benchmark suit multithread applic summari dream outperform permut base dress map scheme state art map averag work load case dream onlin workload satisfi threshold time improv bit chang rate workload dream onlin outperform baselin averag categoris workload map sensit insensit dream outperform best evalu baselin address map averag second categori respec tive dream fli mecha nism capabl generat workload specif address map requir run applic stop acknowledg lead receiv fund european seventh framework programm grant agreement axl project http mikel luja fund royal societi univers fellowship support epsrc grant dome pamela refer chang lee chishti alameldeen wilkerson kim mutlu improv dram perform parallel refresh access annual intern symposium high perform comput architectur hpca kim seshadri lee liu mutlu case exploit subarray level parallel salp dram annual intern symposium comput architectur isca ieee seshadri kim fallin lee ausavarungnirun pekhimenko luo mutlu gibbon kozuch mowri rowclon fast energi effici dram bulk data copi initi proceed annual ieee acm intern symposium microarchitectur acm jacob wang memori system cach dram disk morgan kaufmann kaseridi stuech john minimalist open dram mode schedul polici core era proceed annual ieee acm intern symposium microarchitectur acm zhang zhu zhang permut base interleav scheme reduc row buffer conflict exploit data local proceed annual intern symposium microarchitectur acm rajind gill want sdram memori afraid http want sdram memori afraid access april dodd adapt manag http patent juli patent itoh vlsi memori chip design springer york chatterje balasubramonian shevgoor pugsley udipi shafie sudan awasthi chishti usimm utah simul memori modul univers utah tech rep bienia kumar singh parsec benchmark suit character architectur implic proceed intern confer parallel architectur compil techniqu acm dixit spec benchmark parallel comput albayraktaroglu jaleel franklin jacob tseng yeung biobench benchmark suit bioinformat applic ieee intern symposium perform analysi system softwar ispass ieee hsu smith perform cach dram organ vector supercomput acm sigarch comput architectur news ebrahimi miftakhutdinov fallin lee joao mutlu patt parallel applic memori schedul proceed annual ieee acm intern symposium microarchitectur acm ipek mutlu mart caruana optim memori control reinforc learn approach intern symposium comput architectur isca ieee kim han mutlu harchol balter atlas scalabl high perform schedul algorithm multipl memori control intern symposium high perform comput architectur hpca ieee kim papamichael mutlu harchol balter thread cluster memori schedul micro ieee mutlu moscibroda stall time fair memori access schedul chip multiprocessor proceed annual ieee acm intern symposium microarchitectur ieee comput societi mutlu moscibroda parallel awar batch schedul enhanc perform fair share dram system acm sigarch comput architectur news ieee comput societi nesbit aggarw laudon smith fair queu memori system annual ieee acm intern symposium microarchitectur micro ieee sudan chatterje nellan awasthi balasubramonian davi micro increas dram effici local awar data placement acm sigplan notic bojnordi ipek pardi programm memori control ddrx interfac standard annual intern symposium comput architectur isca ieee 