This version requires license using cdslmd daemon.
Checking out Encounter license ...
SOC_Encounter_GXL 7.1 license checkout succeeded.
INFO: Current OA version selected: OA22
INFO: This Encounter release has been compiled with OA data Model 4 and OA version p026.
sourcing /opt/cadence/installs/SOC710/tools.lnx86/fe/etc/rdaDSL.tcl
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2008.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: First Encounter v07.10-s219_1 (32bit) 09/11/2008 21:51 (Linux 2.4)
@(#)CDS: NanoRoute v07.10-s194 NR080828-1515/USR56-UB (database version 2.30, 63.1.1) {superthreading v1.10}
@(#)CDS: CeltIC v07.10-s274_1 (32bit) 09/04/2008 02:57:35 (Linux 2.4.21-37.ELsmp)
@(#)CDS: CTE v07.10-s203_1 (32bit) Sep 10 2008 12:45:53 (Linux 2.4.21-37.ELsmp)
@(#)CDS: CPE v07.13-s009
--- Starting "First Encounter v07.10-s219_1" on Wed Dec  9 08:17:33 (mem=74.2M) ---
--- Running on abelardo-Aspire-7720 (x86_64 w/Linux 4.3.0-040300rc6-lowlatency) ---
This version was compiled on Thu Sep 11 21:51:14 PDT 2008.
Set DBUPerIGU to 1000.
Set Default Mode Capacitance Scale Factor to 1.00
Set Detail Mode Capacitance Scale Factor to 1.00
Set Coupling Capacitance Scale Factor to 1.00
Set Resistance Scale Factor to 1.00
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "encounter.tcl" ...
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
Loading Lef file /opt/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (SOCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 7.1.45 promoted on 08/20/2008.
viaInitial starts at Wed Dec  9 08:17:33 2015
**WARN: (SOCPP-547):	Cut 'contact' does not fit in viaRule 'M1_POLY'.
viaInitial ends at Wed Dec  9 08:17:33 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../synthesis/fullsystem.v'

*** Memory Usage v0.134.4.7 (Current mem = 207.430M, initial mem = 74.191M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=207.4M) ***
Set top cell to fullsystem.
Reading common timing library '/opt/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'A' of cell 'AND2X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'B' of cell 'AND2X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'Y' of cell 'AND2X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'A' of cell 'AND2X2' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'B' of cell 'AND2X2' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'Y' of cell 'AND2X2' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'A' of cell 'AOI21X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'B' of cell 'AOI21X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'C' of cell 'AOI21X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'Y' of cell 'AOI21X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'A' of cell 'AOI22X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'B' of cell 'AOI22X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'C' of cell 'AOI22X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'D' of cell 'AOI22X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'Y' of cell 'AOI22X1' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'A' of cell 'BUFX2' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'Y' of cell 'BUFX2' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'A' of cell 'BUFX4' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on output/inout pin 'Y' of cell 'BUFX4' is not defined in the library
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on input/inout pin 'A' of cell 'CLKBUF1' is not defined in the library
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.6M, fe_cpu=0.26min, fe_mem=208.1M) ***
Starting recursive module instantiation check.
No recursion found.
*****NEW dbFlattenCell is used.
Flattening Cell fullsystem ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 37 stdCell insts.

*** Memory Usage v0.134.4.7 (Current mem = 208.211M, initial mem = 74.191M) ***
CTE reading timing constraint file '../synthesis/fullsystem.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../synthesis/fullsystem.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.1 mem=211.6M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
**WARN: (SOCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
**WARN: (SOCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
**WARN: (SOCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to use this manual setting, rerun encounter with dbgGPSAutoCellFunction set to 0.
<CMD> floorplan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> amoebaPlace
**WARN: (SOCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.791.2.29 (mem=212.2M)" ...
Options: ignoreSpare pinGuide gpeffort=medium 
#std cell=37 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=42 #term=104 #term/net=2.48, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=7
stdCell: 37 single + 0 double + 0 multi
Total standard cell length = 0.0547 (mm), area = 0.0001 (mm^2)
Design contains fractional cell.
Average module density = 0.600.
Density for the design = 0.600.
       = stdcell_area 144 (135 um^2) / alloc_area 240 (225 um^2).
Pin Density = 0.722.
            = total # of pins 104 / total Instant area 144.
Iteration  1: Total net bbox = 2.218e+02 (2.22e+02 0.00e+00)
              Est.  stn bbox = 2.282e+02 (2.28e+02 0.00e+00)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 212.2M
Iteration  2: Total net bbox = 2.944e+02 (1.98e+02 9.67e+01)
              Est.  stn bbox = 3.016e+02 (2.00e+02 1.01e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 212.2M
Iteration  3: Total net bbox = 3.043e+02 (2.05e+02 9.90e+01)
              Est.  stn bbox = 3.117e+02 (2.12e+02 1.00e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 212.2M
Iteration  4: Total net bbox = 3.422e+02 (1.84e+02 1.59e+02)
              Est.  stn bbox = 3.507e+02 (1.89e+02 1.62e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 212.2M
Iteration  5: Total net bbox = 3.438e+02 (2.05e+02 1.39e+02)
              Est.  stn bbox = 3.528e+02 (2.12e+02 1.41e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 212.2M
Iteration  6: Total net bbox = 3.923e+02 (2.25e+02 1.67e+02)
              Est.  stn bbox = 4.019e+02 (2.32e+02 1.70e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 212.2M
*** cost = 3.923e+02 (2.25e+02 1.67e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Design contains fractional cell.
Starting refinePlace ...
Placement tweakage begins.
wire length = 4.264e+02 = 2.545e+02 H + 1.718e+02 V
wire length = 3.679e+02 = 2.090e+02 H + 1.590e+02 V
Placement tweakage ends.
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        10.64 um
  inst (talker_str_1xsync_unitxmeta_reg_reg) with max move: (31.16, 22.61) -> (20.52, 22.61)
  mean    (X+Y) =         2.76 um
Total instances moved : 29
*** cpu=0:00:00.0   mem=212.2M  mem(used)=0.0M***
Total net length = 3.688e+02 (2.109e+02 1.578e+02) (ext = 1.861e+02)
*** End of Placement (cpu=0:00:00.0, real=0:00:00.0, mem=212.2M) ***
Design contains fractional cell.
default core: bins with density >  0.75 =    0 % ( 0 / 1 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings -padPinPreferredLayerOnly -padPinMinLayer 2 -jogControl { preferWithChanges differentLayer }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Dec  9 08:17:34 2015 ***
Sroute/fcroute version 7.1.45 promoted on 08/20/2008.
SPECIAL ROUTE ran on directory: /media/ntfsdrive1/workspace/ProjectDIC2/par
SPECIAL ROUTE ran on machine: abelardo-Aspire-7720 (Linux 4.3.0-040300rc6-lowlatency x86_64 2.80Ghz)

Begin option processing ...
(from .sroute_22788.conf) srouteConnectPowerBump set to false
(from .sroute_22788.conf) routeSpecial set to true
(from .sroute_22788.conf) srouteConnectBlockPin set to false
(from .sroute_22788.conf) srouteFollowCorePinEnd set to 3
(from .sroute_22788.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_22788.conf) srouteMinPadPinLayer set to 2
(from .sroute_22788.conf) sroutePadPinAllGeoms set to true
(from .sroute_22788.conf) sroutePadPinAllPorts set to true
(from .sroute_22788.conf) sroutePadPinPreferredLayer set to true
(from .sroute_22788.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 378.00 megs.

Reading LEF technology info...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 8 used
Read in 37 components
  37 core components: 0 unplaced, 37 placed, 0 fixed
Read in 7 physical pins
  7 physical pins: 0 unplaced, 7 placed, 0 fixed
Read in 7 nets
Read in 2 special nets, 2 routed
Read in 81 terminals
Begin power routing ...
**WARN: (SOCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 14
  Number of Followpin connections: 7
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 388.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 7 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Wed Dec  9 08:17:34 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Wed Dec  9 08:17:34 2015

sroute post-processing starts at Wed Dec  9 08:17:34 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Wed Dec  9 08:17:34 2015

**WARN: (SOCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (SOCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 212.25 megs
<CMD> sroute -straightConnections { straightOnly straightWithDrcClean straightWithChanges } -jogControl { preferWithChanges differentLayer }
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Wed Dec  9 08:17:34 2015 ***
Sroute/fcroute version 7.1.45 promoted on 08/20/2008.
SPECIAL ROUTE ran on directory: /media/ntfsdrive1/workspace/ProjectDIC2/par
SPECIAL ROUTE ran on machine: abelardo-Aspire-7720 (Linux 4.3.0-040300rc6-lowlatency x86_64 2.80Ghz)

Begin option processing ...
(from .sroute_22788.conf) srouteConnectPowerBump set to false
(from .sroute_22788.conf) routeSpecial set to true
(from .sroute_22788.conf) srouteFollowCorePinEnd set to 3
(from .sroute_22788.conf) srouteFollowPadPin set to true
(from .sroute_22788.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_22788.conf) sroutePadPinAllPorts set to true
(from .sroute_22788.conf) sroutePreserveExistingRoutes set to true
(from .sroute_22788.conf) srouteStraightConnections set to "straightOnly straightWithDrcClean straightWithChanges"
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 388.00 megs.

Reading LEF technology info...
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 8 used
Read in 37 components
  37 core components: 0 unplaced, 37 placed, 0 fixed
Read in 7 physical pins
  7 physical pins: 0 unplaced, 7 placed, 0 fixed
Read in 7 nets
Read in 2 special nets, 2 routed
Read in 81 terminals
Begin power routing ...
**WARN: (SOCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (SOCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (SOCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (SOCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 388.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 7 io pins ...
 Updating DB with 20 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 212.25 megs
<CMD> buildTimingGraph
<CMD> timeDesign -preCTS -idealClock -numPaths 10 -prefix preCTS
*** Starting trialRoute (mem=212.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks

Phase 1a route (0:00:00.0 213.5M):
Est net length = 3.703e+02um = 2.086e+02H + 1.617e+02V
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 214.8M):
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 214.8M):
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 214.8M):
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 215.4M):
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 2.78%
  5:	0	 0.00%	6	 0.60%
  6:	0	 0.00%	9	 0.89%
  7:	0	 0.00%	28	 2.78%
  8:	0	 0.00%	3	 0.30%
  9:	0	 0.00%	10	 0.99%
 10:	0	 0.00%	29	 2.88%
 11:	0	 0.00%	16	 1.59%
 12:	58	 5.75%	116	11.51%
 13:	208	20.63%	149	14.78%
 14:	58	 5.75%	67	 6.65%
 15:	24	 2.38%	24	 2.38%
 16:	6	 0.60%	47	 4.66%
 17:	90	 8.93%	0	 0.00%
 18:	140	13.89%	0	 0.00%
 19:	132	13.10%	0	 0.00%
 20:	292	28.97%	476	47.22%


*** Memory Usage v0.134.4.7 (Current mem = 218.410M, initial mem = 74.191M) ***
Phase 1l route (0:00:00.0 214.4M):

*** Completed Phase 1 route (0:00:00.0 212.2M) ***


Total length: 3.956e+02um, number of vias: 175
M1(H) length: 6.928e+00um, number of vias: 97
M2(V) length: 1.766e+02um, number of vias: 76
M3(H) length: 2.072e+02um, number of vias: 2
M4(V) length: 4.940e+00um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 212.2M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=212.2M) ***
Peak Memory Usage was 218.4M 
*** Finished trialRoute (cpu=0:00:00.0 mem=212.2M) ***

Default RC Extraction called for design fullsystem.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 212.246M)
**WARN: (SOCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (SOCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (SOCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.189  |  0.442  | -0.189  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.567  |  0.000  | -0.567  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    3    |    0    |    3    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 60.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.33 sec
Total Real time: 1.0 sec
Total Memory Usage: 223.257812 Mbytes
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 223.3M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=224.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=224.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.189  |
|           TNS (ns):| -0.567  |
|    Violating Paths:|    3    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 60.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 224.1M **
*info: Start fixing DRV (Mem = 224.09M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (224.1M)
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*** Starting multi-driver net buffering ***
Design contains fractional cell.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=224.1M) ***
*info: footprint "BUFX2" 2 candidate cells
*info: footprint "INVX2" 4 candidate cells
Initializing placement sections/sites ...
Density before buffering = 0.600000
Start fixing design rules ... (0:00:00.0 224.1M)
Done fixing design rule (0:00:00.0 224.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600000
*** Completed dpFixDRCViolation (0:00:00.0 224.1M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    10
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    10
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 224.09M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=224.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.189  |
|           TNS (ns):| -0.567  |
|    Violating Paths:|    3    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 60.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 224.1M **
*** Starting optFanout (224.1M)
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*** Starting multi-driver net buffering ***
Design contains fractional cell.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=224.1M) ***
Start fixing timing ... (0:00:00.0 224.1M)

Start clock batches slack = -0.189ns
RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0(ff)

End batches slack = -0.100ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 224.1M)

Summary:
0 buffer added on 0 net (with 1 driver resized)

Density after buffering = 0.602083
Design contains fractional cell.
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=224.1M  mem(used)=0.0M***
*** Completed optFanout (0:00:00.0 224.1M)

*** Starting trialRoute (mem=224.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks

Phase 1a route (0:00:00.0 225.2M):
Est net length = 3.703e+02um = 2.086e+02H + 1.617e+02V
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 226.4M):
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 226.4M):
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 226.4M):
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 227.1M):
Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.1%H 0.8%V) = (2.335e+02um 3.698e+02um) = (196 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 2.78%
  5:	0	 0.00%	6	 0.60%
  6:	0	 0.00%	9	 0.89%
  7:	0	 0.00%	28	 2.78%
  8:	0	 0.00%	3	 0.30%
  9:	0	 0.00%	10	 0.99%
 10:	0	 0.00%	29	 2.88%
 11:	0	 0.00%	16	 1.59%
 12:	58	 5.75%	116	11.51%
 13:	208	20.63%	149	14.78%
 14:	58	 5.75%	67	 6.65%
 15:	24	 2.38%	24	 2.38%
 16:	6	 0.60%	47	 4.66%
 17:	90	 8.93%	0	 0.00%
 18:	140	13.89%	0	 0.00%
 19:	132	13.10%	0	 0.00%
 20:	292	28.97%	476	47.22%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.134.4.7 (Current mem = 230.078M, initial mem = 74.191M) ***
Phase 1l route (0:00:00.0 226.1M):

*** Completed Phase 1 route (0:00:00.0 223.9M) ***


Total length: 3.952e+02um, number of vias: 175
M1(H) length: 6.822e+00um, number of vias: 97
M2(V) length: 1.766e+02um, number of vias: 76
M3(H) length: 2.068e+02um, number of vias: 2
M4(V) length: 4.940e+00um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 223.9M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=223.9M) ***
Peak Memory Usage was 230.1M 
*** Finished trialRoute (cpu=0:00:00.0 mem=223.9M) ***

Default RC Extraction called for design fullsystem.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 223.914M)
*** Found 8 constant pins (0:00:00.0) ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 223.9M)
Number of Loop : 0
Start delay calculation (mem=223.914M)...
Delay calculation completed.
(0:00:00.0 223.914M 0)
*** CDM Built up (cpu=0:00:00.0  mem= 223.9M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=223.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.284  |
|           TNS (ns):| -1.986  |
|    Violating Paths:|    8    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 60.208%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 223.9M **
*** Timing NOT met, worst failing slack is -0.284
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.208% **

*** starting 1-st reclaim pass: 29 instances 
*** starting 2-nd reclaim pass: 6 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 2 **
** Density Change = 0.417% **
** Density after area reclaim = 59.792% **
*** Finished Area Reclaim (0:00:00.0) ***
*** Starting sequential cell resizing ***
Design contains fractional cell.
density before resizing = 59.792%
Design contains fractional cell.
*summary:      0 instances changed cell type
density after resizing = 59.792%
*** Finish sequential cell resizing (cpu=0:00:00.0 mem=223.9M) ***
Design contains fractional cell.
density before resizing = 59.792%
density after resizing = 59.792%
Design contains fractional cell.
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=223.9M  mem(used)=0.0M***
*** Starting trialRoute (mem=223.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks

Phase 1a route (0:00:00.0 225.3M):
Est net length = 3.694e+02um = 2.077e+02H + 1.617e+02V
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 226.5M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 226.5M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 226.5M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 227.2M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 2.78%
  5:	0	 0.00%	6	 0.60%
  6:	0	 0.00%	9	 0.89%
  7:	0	 0.00%	28	 2.78%
  8:	0	 0.00%	2	 0.20%
  9:	0	 0.00%	11	 1.09%
 10:	0	 0.00%	30	 2.98%
 11:	0	 0.00%	15	 1.49%
 12:	58	 5.75%	116	11.51%
 13:	208	20.63%	149	14.78%
 14:	58	 5.75%	67	 6.65%
 15:	24	 2.38%	24	 2.38%
 16:	6	 0.60%	47	 4.66%
 17:	90	 8.93%	0	 0.00%
 18:	140	13.89%	0	 0.00%
 19:	132	13.10%	0	 0.00%
 20:	292	28.97%	476	47.22%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.134.4.7 (Current mem = 230.184M, initial mem = 74.191M) ***
Phase 1l route (0:00:00.0 226.2M):

*** Completed Phase 1 route (0:00:00.0 224.0M) ***


Total length: 3.957e+02um, number of vias: 175
M1(H) length: 6.646e+00um, number of vias: 97
M2(V) length: 1.771e+02um, number of vias: 76
M3(H) length: 2.070e+02um, number of vias: 2
M4(V) length: 4.940e+00um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 224.0M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=224.0M) ***
Peak Memory Usage was 230.2M 
*** Finished trialRoute (cpu=0:00:00.0 mem=224.0M) ***

Default RC Extraction called for design fullsystem.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 224.020M)
*** Found 8 constant pins (0:00:00.0) ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 224.0M)
Number of Loop : 0
Start delay calculation (mem=224.020M)...
Delay calculation completed.
(0:00:00.0 224.020M 0)
*** CDM Built up (cpu=0:00:00.0  mem= 224.0M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=224.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.284  |
|           TNS (ns):| -1.983  |
|    Violating Paths:|    8    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 59.792%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 224.0M **
*info: Start fixing DRV (Mem = 224.02M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (224.0M)
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*** Starting multi-driver net buffering ***
Design contains fractional cell.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=224.0M) ***
Start fixing design rules ... (0:00:00.0 224.0M)
Done fixing design rule (0:00:00.0 224.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.597917
*** Completed dpFixDRCViolation (0:00:00.0 224.0M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    10
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    10
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (224.0M)
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*** Starting multi-driver net buffering ***
Design contains fractional cell.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=224.0M) ***
Start fixing design rules ... (0:00:00.0 224.0M)
Using detail cap. scale factor for clock nets.
Done fixing design rule (0:00:00.0 224.0M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.597917
*** Completed dpFixDRCViolation (0:00:00.0 224.0M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    10
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    10
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 224.02M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=224.0M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.284  |
|           TNS (ns):| -1.983  |
|    Violating Paths:|    8    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 59.792%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 224.0M **
*** Timing NOT met, worst failing slack is -0.284
*** Check timing (0:00:00.0)
*** Starting optCritPath ***
*info: 2 clock nets excluded
*info: 2 special nets excluded.
Design contains fractional cell.
Design contains fractional cell.
Density : 0.5979
Max route overflow : 0.0000
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
Current slack : -0.284 ns, density : 0.5979
*** Starting refinePlace (mem=226.8M) ***
*** maximum move = 0.0um ***
*** Finished refinePlace (mem=226.8M) ***
*** Starting trialRoute (mem=226.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks

Phase 1a route (0:00:00.0 227.8M):
Est net length = 3.694e+02um = 2.077e+02H + 1.617e+02V
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 229.1M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 229.1M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 229.1M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 229.8M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 2.78%
  5:	0	 0.00%	6	 0.60%
  6:	0	 0.00%	9	 0.89%
  7:	0	 0.00%	28	 2.78%
  8:	0	 0.00%	2	 0.20%
  9:	0	 0.00%	11	 1.09%
 10:	0	 0.00%	30	 2.98%
 11:	0	 0.00%	15	 1.49%
 12:	58	 5.75%	116	11.51%
 13:	208	20.63%	149	14.78%
 14:	58	 5.75%	67	 6.65%
 15:	24	 2.38%	24	 2.38%
 16:	6	 0.60%	47	 4.66%
 17:	90	 8.93%	0	 0.00%
 18:	140	13.89%	0	 0.00%
 19:	132	13.10%	0	 0.00%
 20:	292	28.97%	476	47.22%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.134.4.7 (Current mem = 232.750M, initial mem = 74.191M) ***
Phase 1l route (0:00:00.0 228.7M):

*** Completed Phase 1 route (0:00:00.0 226.9M) ***


Total length: 3.961e+02um, number of vias: 175
M1(H) length: 6.649e+00um, number of vias: 97
M2(V) length: 1.819e+02um, number of vias: 76
M3(H) length: 2.074e+02um, number of vias: 2
M4(V) length: 1.900e-01um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 226.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=226.9M) ***
Peak Memory Usage was 232.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=226.9M) ***

*** Starting delays update (mem=226.9M) ***
*** Finished delays update (mem=226.9M) ***
*** Done optCritPath (0:00:00.2 226.90M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=224.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.284  |
|           TNS (ns):| -2.260  |
|    Violating Paths:|    8    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 59.792%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 224.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 224.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.284  |  0.444  | -0.284  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2.260  |  0.000  | -2.260  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    8    |    0    |    8    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 59.792%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 224.9M **
*** Finished optDesign ***
<CMD> buildTimingGraph
<CMD> timeDesign -preCTS -idealClock -numPaths 10 -prefix preCTS2
*** Starting trialRoute (mem=224.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks

Phase 1a route (0:00:00.0 225.7M):
Est net length = 3.694e+02um = 2.077e+02H + 1.617e+02V
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 227.0M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 227.0M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 227.0M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 227.6M):
Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.1%H 0.8%V) = (2.326e+02um 3.698e+02um) = (195 155)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 2.78%
  5:	0	 0.00%	6	 0.60%
  6:	0	 0.00%	9	 0.89%
  7:	0	 0.00%	28	 2.78%
  8:	0	 0.00%	2	 0.20%
  9:	0	 0.00%	11	 1.09%
 10:	0	 0.00%	30	 2.98%
 11:	0	 0.00%	15	 1.49%
 12:	58	 5.75%	116	11.51%
 13:	208	20.63%	149	14.78%
 14:	58	 5.75%	67	 6.65%
 15:	24	 2.38%	24	 2.38%
 16:	6	 0.60%	47	 4.66%
 17:	90	 8.93%	0	 0.00%
 18:	140	13.89%	0	 0.00%
 19:	132	13.10%	0	 0.00%
 20:	292	28.97%	476	47.22%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.134.4.7 (Current mem = 230.621M, initial mem = 74.191M) ***
Phase 1l route (0:00:00.0 226.6M):

*** Completed Phase 1 route (0:00:00.0 224.5M) ***


Total length: 3.961e+02um, number of vias: 175
M1(H) length: 6.649e+00um, number of vias: 97
M2(V) length: 1.819e+02um, number of vias: 76
M3(H) length: 2.074e+02um, number of vias: 2
M4(V) length: 1.900e-01um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 224.5M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=224.5M) ***
Peak Memory Usage was 230.6M 
*** Finished trialRoute (cpu=0:00:00.0 mem=224.5M) ***

Default RC Extraction called for design fullsystem.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 224.457M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.284  |  0.444  | -0.284  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -2.260  |  0.000  | -2.260  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    8    |    0    |    8    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 59.792%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.29 sec
Total Real time: 0.0 sec
Total Memory Usage: 224.457031 Mbytes
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo
<CMD> createClockTreeSpec -output encounter.cts

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 2 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=224.5M) ***
<CMD> specifyClockTree -file encounter.cts

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk2
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF
AutoClockRootPin 2: clk1
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=229.5M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl
Redoing specifyClockTree  -file encounter.cts  ...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl 
***** Allocate Placement Memory Finished (MEM: 229.711M)

Start to trace clock trees ...
*** Begin Tracer (mem=229.7M) ***
Tracing Clock clk2 ...
Tracing Clock clk1 ...
*** End Tracer (mem=229.7M) ***
***** Allocate Obstruction Memory  Finished (MEM: 229.711M)

****** Clock Tree (clk2) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 1000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (INVX4) (BUFX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 5
Nr.          Rising  Sync Pins  : 5
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk2)
Output_Net: (clk2)   
**** CK_START: TopDown Tree Construction for clk2 (5-leaf) (maxFan=50) (mem=229.7M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Trig. Edge Skew=0[48,48] N5 B2 G1 A4(3.7) L[3,3] C2/1 score=1221 cpu=0:00:00.0 mem=230M 

**** CK_END: TopDown Tree Construction for clk2 (cpu=0:00:00.1, real=0:00:00.0, mem=229.7M)



**** CK_START: Update Database (mem=229.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=229.7M)

****** Clock Tree (clk1) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 1000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (INVX4) (BUFX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 3
Nr.          Rising  Sync Pins  : 3
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clk1)
Output_Net: (clk1)   
**** CK_START: TopDown Tree Construction for clk1 (3-leaf) (maxFan=50) (mem=229.7M)

Trig. Edge Skew=0[44,44] N3 B2 G1 A4(3.7) L[3,3] C2/1 score=1220 cpu=0:00:00.0 mem=230M 

**** CK_END: TopDown Tree Construction for clk1 (cpu=0:00:00.1, real=0:00:00.0, mem=229.7M)



**** CK_START: Update Database (mem=229.7M)
2 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=229.7M)
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         3.42 um
  inst (clk1__L2_I0) with max move: (22.42, 32.49) -> (25.84, 32.49)
  mean    (X+Y) =         1.39 um
Total instances moved : 9
*** cpu=0:00:00.0   mem=229.7M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 229.711M)
Resetting all latency settings from fanout cone of port 'clk1'
Resetting all latency settings from fanout cone of port 'clk2'
***** Start Refine Placement.....
Starting refinePlace ...
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=230.2M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 230.203M)

**** Clock Tree clk2 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  clk2__L1_I0/A )
Level 3 (Total=5	Sink=5)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 5

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk2 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): talker_str_1xsync_unitxmeta_reg_reg/CLK 48(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 47.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 47.9~48(ps)            0~1000(ps)          
Fall Phase Delay               : 68~68.1(ps)            0~1000(ps)          
Trig. Edge Skew                : 0.1(ps)                300(ps)             
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 22.9(ps)               400(ps)             
Max. Fall Sink Tran.           : 23.4(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 22.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.4(ps)               0(ps)               



**** Clock Tree clk1 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  clk1__L1_I0/A )
Level 3 (Total=3	Sink=3)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 3

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk1 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): listener_str_1xfsm_unitxack_buf_reg_reg/CLK 44.6(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxmeta_reg_reg/CLK 44.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 44.4~44.6(ps)          0~1000(ps)          
Fall Phase Delay               : 66.1~66.3(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.2(ps)                300(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 16.8(ps)               400(ps)             
Max. Fall Sink Tran.           : 20.7(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 16.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 20.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



**** Clock Tree clk2 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  clk2__L1_I0/A )
Level 3 (Total=5	Sink=5)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 5

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk2 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): talker_str_1xsync_unitxmeta_reg_reg/CLK 48(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 47.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 47.9~48(ps)            0~1000(ps)          
Fall Phase Delay               : 68~68.1(ps)            0~1000(ps)          
Trig. Edge Skew                : 0.1(ps)                300(ps)             
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 22.9(ps)               400(ps)             
Max. Fall Sink Tran.           : 23.4(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 22.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.4(ps)               0(ps)               



**** Clock Tree clk1 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  clk1__L1_I0/A )
Level 3 (Total=3	Sink=3)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 3

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk1 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): listener_str_1xfsm_unitxack_buf_reg_reg/CLK 44.6(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxmeta_reg_reg/CLK 44.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 44.4~44.6(ps)          0~1000(ps)          
Fall Phase Delay               : 66.1~66.3(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.2(ps)                300(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 16.8(ps)               400(ps)             
Max. Fall Sink Tran.           : 20.7(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 16.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 20.7(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk2' ...

Calculating pre-route downstream delay for clock tree 'clk2'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
*** Look For Reconvergent Clock Component ***
The clock tree clk2 has no reconvergent cell.
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 mem=230.2M) ***
Optimizing clock tree 'clk1' ...

Calculating pre-route downstream delay for clock tree 'clk1'...
*** Look For PreservePin And Optimized CrossOver Root Pin ***
*** Look For Reconvergent Clock Component ***
The clock tree clk1 has no reconvergent cell.
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 mem=230.2M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


**** Clock Tree clk2 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  clk2__L1_I0/A )
Level 3 (Total=5	Sink=5)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 5

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk2 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): talker_str_1xsync_unitxmeta_reg_reg/CLK 48(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 47.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 47.9~48(ps)            0~1000(ps)          
Fall Phase Delay               : 68~68.1(ps)            0~1000(ps)          
Trig. Edge Skew                : 0.1(ps)                300(ps)             
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 22.9(ps)               400(ps)             
Max. Fall Sink Tran.           : 23.4(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.3(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 22.9(ps)               0(ps)               
Min. Fall Sink Tran.           : 23.4(ps)               0(ps)               


enter checking logic.

**** Clock Tree clk1 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  clk1__L1_I0/A )
Level 3 (Total=3	Sink=3)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 3

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk1 Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): listener_str_1xfsm_unitxack_buf_reg_reg/CLK 44.6(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxmeta_reg_reg/CLK 44.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 44.4~44.6(ps)          0~1000(ps)          
Fall Phase Delay               : 66.1~66.3(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.2(ps)                300(ps)             
Rise Skew                      : 0.2(ps)                
Fall Skew                      : 0.2(ps)                
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 16.8(ps)               400(ps)             
Max. Fall Sink Tran.           : 20.7(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 16.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 20.7(ps)               0(ps)               


enter checking logic.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:00.3, real=0:00:01.0, mem=230.2M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=230.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 6 nets with 1 extra space.
routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks

Phase 0 route (using Routing Guide) (0:00:00.0 231.0M):

Phase 1a route (0:00:00.0 231.0M):
Est net length = 3.432e+02um = 2.043e+02H + 1.389e+02V
Usage: (1.3%H 0.9%V) = (2.689e+02um 4.184e+02um) = (243 172)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 232.2M):
Usage: (1.3%H 0.9%V) = (2.689e+02um 4.184e+02um) = (243 172)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 232.2M):
Usage: (1.3%H 0.9%V) = (2.689e+02um 4.184e+02um) = (243 172)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 232.2M):
Usage: (1.3%H 0.9%V) = (2.689e+02um 4.184e+02um) = (243 172)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 232.9M):
Usage: (1.3%H 0.9%V) = (2.689e+02um 4.184e+02um) = (243 172)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.3%H 0.9%V) = (2.689e+02um 4.184e+02um) = (243 172)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 2.78%
  5:	0	 0.00%	7	 0.69%
  6:	0	 0.00%	8	 0.79%
  7:	0	 0.00%	30	 2.98%
  8:	0	 0.00%	6	 0.60%
  9:	0	 0.00%	10	 0.99%
 10:	0	 0.00%	30	 2.98%
 11:	0	 0.00%	16	 1.59%
 12:	58	 5.75%	114	11.31%
 13:	208	20.63%	135	13.39%
 14:	58	 5.75%	76	 7.54%
 15:	24	 2.38%	24	 2.38%
 16:	6	 0.60%	48	 4.76%
 17:	90	 8.93%	0	 0.00%
 18:	140	13.89%	0	 0.00%
 19:	132	13.10%	0	 0.00%
 20:	292	28.97%	476	47.22%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.134.4.7 (Current mem = 235.883M, initial mem = 74.191M) ***
Phase 1l route (0:00:00.0 231.9M):

*** Completed Phase 1 route (0:00:00.0 229.7M) ***


Total length: 4.114e+02um, number of vias: 209
M1(H) length: 6.854e+00um, number of vias: 105
M2(V) length: 1.516e+02um, number of vias: 91
M3(H) length: 2.233e+02um, number of vias: 13
M4(V) length: 2.964e+01um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 229.7M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=229.7M) ***
Peak Memory Usage was 235.9M 
*** Finished trialRoute (cpu=0:00:00.0 mem=229.7M) ***

<CMD> extractRC
Default RC Extraction called for design fullsystem.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 229.719M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree  -file encounter.cts  ...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk2 has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk2' ...

Total number of adjacent register pair is 10.

**** Clock Tree clk2 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  clk2__L1_I0/A )
Level 3 (Total=5	Sink=5)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 5

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk2 Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 47.1(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 47.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 47.1~47.1(ps)          0~1000(ps)          
Fall Phase Delay               : 67.7~67.7(ps)          0~1000(ps)          
Trig. Edge Skew                : 0(ps)                  300(ps)             
Rise Skew                      : 0(ps)                  
Fall Skew                      : 0(ps)                  
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 21.5(ps)               400(ps)             
Max. Fall Sink Tran.           : 22.7(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 21.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 22.7(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 10                     

Max. Local Skew                : 0(ps)                  
  talker_str_1xsync_unitxmeta_reg_reg/CLK(R)->
  talker_str_1xsync_unitxsync_reg_reg/CLK(R)


*** Look For Reconvergent Clock Component ***
The clock tree clk1 has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk1' ...

Total number of adjacent register pair is 2.

**** Clock Tree clk1 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  clk1__L1_I0/A )
Level 3 (Total=3	Sink=3)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 3

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk1 Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): listener_str_1xfsm_unitxack_buf_reg_reg/CLK 44.1(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 44(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 44~44.1(ps)            0~1000(ps)          
Fall Phase Delay               : 65.7~65.8(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.1(ps)                300(ps)             
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 16.1(ps)               400(ps)             
Max. Fall Sink Tran.           : 20.3(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 16.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 20.3(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 2                      

Max. Local Skew                : 0.1(ps)                
  listener_str_1xsync_unitxsync_reg_reg/CLK(R)->
  listener_str_1xfsm_unitxack_buf_reg_reg/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=229.7M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree  -file encounter.cts  ...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk2 has no reconvergent cell.

**** Clock Tree clk2 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk2 delay[0(ps) 0(ps)] (  clk2__L1_I0/A )
Level 3 (Total=5	Sink=5)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 5

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk2 Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 5
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 47.1(ps)
Min trig. edge delay at sink(R): talker_str_1xfsm_unitxreq_buf_reg_reg/CLK 47.1(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 47.1~47.1(ps)          0~1000(ps)          
Fall Phase Delay               : 67.7~67.7(ps)          0~1000(ps)          
Trig. Edge Skew                : 0(ps)                  300(ps)             
Rise Skew                      : 0(ps)                  
Fall Skew                      : 0(ps)                  
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 21.5(ps)               400(ps)             
Max. Fall Sink Tran.           : 22.7(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 21.5(ps)               0(ps)               
Min. Fall Sink Tran.           : 22.7(ps)               0(ps)               


*** Look For Reconvergent Clock Component ***
The clock tree clk1 has no reconvergent cell.

**** Clock Tree clk1 Stat ****
Total Clock Level	: 3
***** Top Nodes *****
clk1 delay[0(ps) 0(ps)] (  clk1__L1_I0/A )
Level 3 (Total=3	Sink=3)
Level 2 (Total=1	Sink=0	INVX4=1)
Level 1 (Total=1	Sink=0	INVX8=1)
Total Sinks		: 3

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clk1 Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 3
Nr. of Buffer                  : 2
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): listener_str_1xfsm_unitxack_buf_reg_reg/CLK 44.1(ps)
Min trig. edge delay at sink(R): listener_str_1xsync_unitxsync_reg_reg/CLK 44(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 44~44.1(ps)            0~1000(ps)          
Fall Phase Delay               : 65.7~65.8(ps)          0~1000(ps)          
Trig. Edge Skew                : 0.1(ps)                300(ps)             
Rise Skew                      : 0.1(ps)                
Fall Skew                      : 0.1(ps)                
Max. Rise Buffer Tran.         : 120(ps)                400(ps)             
Max. Fall Buffer Tran.         : 120(ps)                400(ps)             
Max. Rise Sink Tran.           : 16.1(ps)               400(ps)             
Max. Fall Sink Tran.           : 20.3(ps)               400(ps)             
Min. Rise Buffer Tran.         : 49.4(ps)               0(ps)               
Min. Fall Buffer Tran.         : 45.5(ps)               0(ps)               
Min. Rise Sink Tran.           : 16.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 20.3(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=229.7M) ***
<CMD> setAnalysisMode -checkType setup -asyncChecks async -skew true -clockPropagation sdcControl
<CMD> buildTimingGraph
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
*** Found 8 constant pins (0:00:00.0) ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 229.7M)
Number of Loop : 0
Start delay calculation (mem=229.719M)...
Delay calculation completed.
(0:00:00.0 229.719M 0)
*** CDM Built up (cpu=0:00:00.0  mem= 229.7M) ***
<CMD> timeDesign -postCTS -numPaths 10 -prefix postCTS
*** Starting trialRoute (mem=229.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
There are 6 nets with 1 extra space.
routingBox: (0 0) (110680 109920)
coreBox:    (40280 40280) (70680 69920)
**WARN: (SOCTR-3823):	The standard cell row height appears to be too small.
Estimated standard cell row height = 2.8 metal3 tracks

Phase 1a route (0:00:00.0 231.1M):
Est net length = 3.831e+02um = 2.238e+02H + 1.592e+02V
Usage: (1.4%H 1.0%V) = (3.027e+02um 4.595e+02um) = (259 194)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 232.3M):
Usage: (1.4%H 1.0%V) = (3.027e+02um 4.595e+02um) = (259 194)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 232.3M):
Usage: (1.4%H 1.0%V) = (3.027e+02um 4.595e+02um) = (259 194)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 232.3M):
Usage: (1.4%H 1.0%V) = (3.027e+02um 4.595e+02um) = (259 194)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 233.0M):
Usage: (1.4%H 1.0%V) = (3.027e+02um 4.595e+02um) = (259 194)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (1.4%H 1.0%V) = (3.027e+02um 4.595e+02um) = (259 194)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  4:	0	 0.00%	28	 2.78%
  5:	0	 0.00%	7	 0.69%
  6:	0	 0.00%	8	 0.79%
  7:	0	 0.00%	31	 3.08%
  8:	0	 0.00%	4	 0.40%
  9:	0	 0.00%	10	 0.99%
 10:	0	 0.00%	32	 3.17%
 11:	0	 0.00%	15	 1.49%
 12:	58	 5.75%	125	12.40%
 13:	208	20.63%	135	13.39%
 14:	58	 5.75%	65	 6.45%
 15:	24	 2.38%	24	 2.38%
 16:	6	 0.60%	48	 4.76%
 17:	90	 8.93%	0	 0.00%
 18:	140	13.89%	0	 0.00%
 19:	132	13.10%	0	 0.00%
 20:	292	28.97%	476	47.22%

Using detail cap. scale factor for clock nets.

*** Memory Usage v0.134.4.7 (Current mem = 236.008M, initial mem = 74.191M) ***
Phase 1l route (0:00:00.0 232.0M):

*** Completed Phase 1 route (0:00:00.0 229.8M) ***


Total length: 4.111e+02um, number of vias: 210
M1(H) length: 6.854e+00um, number of vias: 105
M2(V) length: 1.521e+02um, number of vias: 91
M3(H) length: 2.233e+02um, number of vias: 14
M4(V) length: 2.888e+01um, number of vias: 0
M5(H) length: 0.000e+00um, number of vias: 0
M6(V) length: 0.000e+00um, number of vias: 0
M7(H) length: 0.000e+00um, number of vias: 0
M8(V) length: 0.000e+00um, number of vias: 0
M9(H) length: 0.000e+00um, number of vias: 0
M10(V) length: 0.000e+00um
*** Completed Phase 2 route (0:00:00.0 229.8M) ***

*** Finished all Phases (cpu=0:00:00.0 mem=229.8M) ***
Peak Memory Usage was 236.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=229.8M) ***

Default RC Extraction called for design fullsystem.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 229.844M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.462  |  0.462  |  0.713  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.003   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 64.644%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.3 sec
Total Real time: 0.0 sec
Total Memory Usage: 229.84375 Mbytes
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
**WARN: (SOCSP-104):	Option 'fillBoundary' is obsolete.  Although it still works in this release, but to ensure compatibility with future releases, updating your script is recommended.
Design contains fractional cell.
*INFO:   Added 76 filler insts (cell FILL / prefix FILL).
*INFO: Total 76 filler insts added - prefix FILL (CPU: 0:00:00.0).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Wed Dec  9 08:17:38 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 145.00 (Mb)
Using detail cap. scale factor for clock nets.
#NanoRoute Version v07.10-s194 NR080828-1515/USR56-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done.
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         289           0         625     5.12%
#  Metal 2        V         291           0         625     3.36%
#  Metal 3        H         289           0         625     0.00%
#  Metal 4        V         197           0         625     3.36%
#  Metal 5        H         132          59         625    22.56%
#  Metal 6        V         136          61         625    18.72%
#  Metal 7        H          57           0         625     0.00%
#  Metal 8        V          65           0         625     0.00%
#  Metal 9        H          26           0         625     0.00%
#  Metal 10       V          25           0         625     0.00%
#  --------------------------------------------------------------
#  Total                   1507       6.20%        6250     5.31%
#
#  6 nets (12.50%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 234.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 235.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 235.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 235.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded from the statistics)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 387 um.
#Total half perimeter of net bounding box = 463 um.
#Total wire length on LAYER metal1 = 4 um.
#Total wire length on LAYER metal2 = 135 um.
#Total wire length on LAYER metal3 = 215 um.
#Total wire length on LAYER metal4 = 33 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 186
#Up-Via Summary (total 186):
#           
#-----------------------
#  Metal 1          106
#  Metal 2           72
#  Metal 3            8
#-----------------------
#                   186 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 235.00 (Mb)
#Peak memory = 267.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 240.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 240.00 (Mb)
#Complete Detail Routing.
#Total wire length = 390 um.
#Total half perimeter of net bounding box = 463 um.
#Total wire length on LAYER metal1 = 25 um.
#Total wire length on LAYER metal2 = 138 um.
#Total wire length on LAYER metal3 = 195 um.
#Total wire length on LAYER metal4 = 32 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 220
#Up-Via Summary (total 220):
#           
#-----------------------
#  Metal 1          135
#  Metal 2           72
#  Metal 3           13
#-----------------------
#                   220 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.00 (Mb)
#Total memory = 240.00 (Mb)
#Peak memory = 267.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 89.00 (Mb)
#Total memory = 234.00 (Mb)
#Peak memory = 267.00 (Mb)
#Number of warnings = 4
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec  9 08:17:39 2015
#
<CMD> extractRC
Default RC Extraction called for design fullsystem.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using detail cap. scale factor for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 234.941M)
<CMD> buildTimingGraph
<CMD> timeDesign -postRoute -prefix postRoute
Detail RC Extraction called for design fullsystem.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./fullsystem_0ezUAq_22788.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 234.9M)
Creating parasitic data file './fullsystem_0ezUAq_22788.rcdb.d/fullsystem.rcdb.gz' for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 20.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 30.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 40.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 50.9434% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 60.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 70.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 80.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 90.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 234.9M)
Nr. Extracted Resistors     : 416
Nr. Extracted Ground Cap.   : 462
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 234.941M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.456  |  0.456  |  0.712  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.004   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 96.444%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.32 sec
Total Real time: 1.0 sec
Total Memory Usage: 234.941406 Mbytes
<CMD> optDesign -postRoute
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 234.9M **
-core {}                       # string, default=""
Design contains fractional cell.
Begin checking placement ...
*info: Placed = 105
*info: Unplaced = 0
Placement Density:96.44%(216/224)
setExtractRCMode -reduce 0.0 -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Detail RC Extraction called for design fullsystem.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./fullsystem_0ezUAq_22788.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 234.9M)
Creating parasitic data file './fullsystem_0ezUAq_22788.rcdb.d/fullsystem.rcdb.gz' for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 20.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 30.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 40.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 50.9434% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 60.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 70.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 80.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 90.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 234.9M)
Nr. Extracted Resistors     : 416
Nr. Extracted Ground Cap.   : 462
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 234.941M)
*** Found 8 constant pins (0:00:00.0) ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 234.9M)
Number of Loop : 0
Start delay calculation (mem=234.941M)...
delayCal using detail RC...
Opening parasitic data file './fullsystem_0ezUAq_22788.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 234.9M)
Closing parasitic data file './fullsystem_0ezUAq_22788.rcdb.d'. 46 times net's RC data read were performed.
Delay calculation completed.
(0:00:00.0 234.941M 0)
*** CDM Built up (cpu=0:00:00.0  mem= 234.9M) ***
-holdSdfFile {}                            # string, default=""

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.456  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.004   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 96.444%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 234.9M **
*info: Start fixing DRV (Mem = 234.94M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -sensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (234.9M)
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: footprint "BUFX2" 2 candidate cells
*info: footprint "INVX2" 4 candidate cells
Initializing placement sections/sites ...
Density before buffering = 0.964435
Start fixing design rules ... (0:00:00.0 234.9M)
Done fixing design rule (0:00:00.0 234.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.964435 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.0 234.9M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 234.94M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=234.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.456  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   16    |
+--------------------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.004   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 96.444%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 234.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
-core {}                       # string, default=""
-routeWithEco false                     # bool, default=false
-routeWithEco true                      # bool, default=false, user setting
-routeSelectedNetOnly false             # bool, default=false
-routeWithTimingDriven false            # bool, default=false
-routeWithSiDriven false                # bool, default=false
-drouteStartIteration 0                 # int, default=0, user setting
-drouteStartIteration 0                 # int, default=0

globalDetailRoute

#Start globalDetailRoute on Wed Dec  9 08:17:40 2015
#
#NanoRoute Version v07.10-s194 NR080828-1515/USR56-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRGR-22) Design is already detail routed.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 235.00 (Mb)
#Peak memory = 267.00 (Mb)
#
#Start Detail Routing.
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 238.00 (Mb)
#Complete Detail Routing.
#Total wire length = 390 um.
#Total half perimeter of net bounding box = 463 um.
#Total wire length on LAYER metal1 = 25 um.
#Total wire length on LAYER metal2 = 138 um.
#Total wire length on LAYER metal3 = 195 um.
#Total wire length on LAYER metal4 = 32 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 220
#Up-Via Summary (total 220):
#           
#-----------------------
#  Metal 1          135
#  Metal 2           72
#  Metal 3           13
#-----------------------
#                   220 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.00 (Mb)
#Total memory = 238.00 (Mb)
#Peak memory = 267.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 234.00 (Mb)
#Peak memory = 267.00 (Mb)
#Number of warnings = 5
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Dec  9 08:17:40 2015
#
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 234.9M **
-routeWithEco false                     # bool, default=false
-routeSelectedNetOnly false             # bool, default=false
-routeWithTimingDriven false            # bool, default=false
-routeWithSiDriven false                # bool, default=false
-drouteStartIteration 0                 # int, default=0, user setting
Detail RC Extraction called for design fullsystem.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./fullsystem_0ezUAq_22788.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 234.9M)
Creating parasitic data file './fullsystem_0ezUAq_22788.rcdb.d/fullsystem.rcdb.gz' for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 20.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 30.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 40.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 50.9434% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 60.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 70.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 80.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 90.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 234.9M)
Nr. Extracted Resistors     : 416
Nr. Extracted Ground Cap.   : 462
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 234.941M)
*** Found 8 constant pins (0:00:00.0) ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 234.9M)
Number of Loop : 0
Start delay calculation (mem=234.941M)...
delayCal using detail RC...
Opening parasitic data file './fullsystem_0ezUAq_22788.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 234.9M)
Closing parasitic data file './fullsystem_0ezUAq_22788.rcdb.d'. 46 times net's RC data read were performed.
Delay calculation completed.
(0:00:00.0 234.941M 0)
*** CDM Built up (cpu=0:00:00.0  mem= 234.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 234.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.456  |  0.456  |  0.712  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.004   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 96.444%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 234.9M **
-core {}                       # string, default=""
*** Finished optDesign ***
<CMD> extractRC
Detail RC Extraction called for design fullsystem.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./fullsystem_0ezUAq_22788.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 234.9M)
Creating parasitic data file './fullsystem_0ezUAq_22788.rcdb.d/fullsystem.rcdb.gz' for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 20.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 30.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 40.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 50.9434% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 60.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 70.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 80.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 90.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 234.9M)
Nr. Extracted Resistors     : 416
Nr. Extracted Ground Cap.   : 462
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 234.941M)
<CMD> buildTimingGraph
<CMD> timeDesign -postRoute -prefix FINAL
Detail RC Extraction called for design fullsystem.
**WARN: (SOCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./fullsystem_0ezUAq_22788.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
**WARN: (SOCEXT-3080):	Option -basic or using Basic CapTable only is not recommended in detailed RC mode; It should be used only for a diagnostic or debugging purpose.
Capacitance Scaling Factor   : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Resistance Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 234.9M)
Creating parasitic data file './fullsystem_0ezUAq_22788.rcdb.d/fullsystem.rcdb.gz' for storing RC.
Write RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Extracted 10.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 20.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 30.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 40.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 50.9434% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 60.8491% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 70.7547% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 80.6604% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 90.566% (CPU Time= 0:00:00.0  MEM= 234.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 234.9M)
Nr. Extracted Resistors     : 416
Nr. Extracted Ground Cap.   : 462
Nr. Extracted Coupling Cap. : 0
Detail RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 234.941M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.456  |  0.456  |  0.712  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   16    |    8    |   10    |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+----------------------+---------+
|                |        Real          |  Total  |
|    DRVs        +---------+------------+---------|
|                |    Nr   | Worst Vio  |    Nr   |
+----------------+---------+------------+---------+
|   max_cap      |   10    |   -0.004   |   10    |
|   max_tran     |    0    |   0.000    |    0    |
|   max_fanout   |    0    |     0      |    0    |
+----------------+---------+------------+---------+

Density: 96.444%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.28 sec
Total Real time: 0.0 sec
Total Memory Usage: 234.941406 Mbytes
<CMD> reportSlacks -setup -outfile postroute_setup_slacks.rpt
<CMD> streamOut final.gds -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (SOCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for tile
Output for physical terminals
Start assigning power rail voltages
Finished assigning power rail voltages

Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    39                            metal4
    41                            metal5
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                            117

Ports/Pins                             7
    metal layer metal2                 2
    metal layer metal3                 5

Nets                                 220
    metal layer metal1                42
    metal layer metal2               117
    metal layer metal3                54
    metal layer metal4                 7

    Via Instances                    220

Special Nets                          29
    metal layer metal1                21
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                     78

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                   9
    metal layer metal1                 2
    metal layer metal2                 2
    metal layer metal3                 5


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcout -spef final.spef
Opening parasitic data file './fullsystem_0ezUAq_22788.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
Detail RC Out Completed (CPU Time= 0:00:00.0  MEM= 234.9M)
Closing parasitic data file './fullsystem_0ezUAq_22788.rcdb.d'. 46 times net's RC data read were performed.
<CMD> rcout -spf final.dspf
Opening parasitic data file './fullsystem_0ezUAq_22788.rcdb.d' for reading.
Read RCDB with uncompressed RC data. Compressed RCDB mode disabled.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.0  MEM= 234.9M)
Closing parasitic data file './fullsystem_0ezUAq_22788.rcdb.d'. 46 times net's RC data read were performed.
<CMD> oaOut fullsystem fullsystem layout -refLibs {NCSU_TechLib_FreePDK45 NCSU_Devices_FreePDK45 freepdk45_cells} -leafViewNames layout
----- oaOut ---------------------------
**WARN: (SOCOAX-148):	Cannot find term Y in Cell 'XOR2X1'.

**WARN: (SOCOAX-148):	Cannot find term B in Cell 'XOR2X1'.

**WARN: (SOCOAX-148):	Cannot find term A in Cell 'XOR2X1'.

**ERROR: (SOCOAX-683):	Unable to find oaModTerm Y. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm B. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm A. Can not create Connection Data for this oaModTerm.
**WARN: (SOCOAX-148):	Cannot find term Y in Cell 'OR2X2'.

**WARN: (SOCOAX-148):	Cannot find term B in Cell 'OR2X2'.

**WARN: (SOCOAX-148):	Cannot find term A in Cell 'OR2X2'.

**ERROR: (SOCOAX-683):	Unable to find oaModTerm Y. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm B. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm A. Can not create Connection Data for this oaModTerm.
**WARN: (SOCOAX-148):	Cannot find term Y in Cell 'NOR2X1'.

**WARN: (SOCOAX-148):	Cannot find term B in Cell 'NOR2X1'.

**WARN: (SOCOAX-148):	Cannot find term A in Cell 'NOR2X1'.

**ERROR: (SOCOAX-683):	Unable to find oaModTerm Y. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm B. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm A. Can not create Connection Data for this oaModTerm.
**WARN: (SOCOAX-148):	Cannot find term Y in Cell 'INVX8'.

**WARN: (SOCOAX-148):	Cannot find term A in Cell 'INVX8'.

**ERROR: (SOCOAX-683):	Unable to find oaModTerm Y. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm A. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm Y. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm A. Can not create Connection Data for this oaModTerm.
**WARN: (SOCOAX-148):	Cannot find term Y in Cell 'INVX4'.

**WARN: (SOCOAX-148):	Cannot find term A in Cell 'INVX4'.

**ERROR: (SOCOAX-683):	Unable to find oaModTerm Y. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm A. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm Y. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm A. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm Y. Can not create Connection Data for this oaModTerm.
**ERROR: (SOCOAX-683):	Unable to find oaModTerm A. Can not create Connection Data for this oaModTerm.
**WARN: (SOCOAX-148):	Cannot find term Y in Cell 'INVX2'.

**WARN: (SOCOAX-148):	Cannot find term A in Cell 'INVX2'.

**ERROR: (SOCOAX-683):	Unable to find oaModTerm Y. Can not create Connection Data for this oaModTerm.
**WARN: (SOCOAX-148):	Cannot find term Y in Cell 'INVX1'.

**WARN: (SOCOAX-148):	Cannot find term A in Cell 'INVX1'.

**WARN: (SOCOAX-148):	Cannot find term S in Cell 'DFFSR'.

**WARN: (SOCOAX-148):	Cannot find term R in Cell 'DFFSR'.

**WARN: (SOCOAX-148):	Cannot find term Q in Cell 'DFFSR'.

OA Db rev : 99
FE 0.0005 microns/db , OA units = 2000 x MICRONS g2 is 2000 db/micron  -> conversion factor is 1:1
Special routes: 29 strips, 78 vias
**WARN: (SOCOAX-591):	Can not create OA row ROW_0. OA site def with name CoreSite not found in OA memory
**WARN: (SOCOAX-591):	Can not create OA row ROW_1. OA site def with name CoreSite not found in OA memory
**WARN: (SOCOAX-591):	Can not create OA row ROW_2. OA site def with name CoreSite not found in OA memory
**WARN: (SOCOAX-591):	Can not create OA row ROW_3. OA site def with name CoreSite not found in OA memory
**WARN: (SOCOAX-591):	Can not create OA row ROW_4. OA site def with name CoreSite not found in OA memory
**WARN: (SOCOAX-591):	Can not create OA row ROW_5. OA site def with name CoreSite not found in OA memory
Created 117 insts; 234 instTerms; 48 nets 90 routes
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.15s cpu {0h 0m 1s elapsed} Memory = 0.7
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 235.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 1.9M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Dec  9 08:17:42 2015

Design Name: fullsystem
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (55.3400, 54.9600)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Dec  9 08:17:42 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)


*** Memory Usage v0.134.4.7 (Current mem = 235.703M, initial mem = 74.191M) ***
--- Ending "First Encounter" (totcpu=0:00:22.3, real=0:00:33.0, mem=235.7M) ---
