{"vcs1":{"timestamp_begin":1682812226.621337674, "rt":0.57, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1682812227.252338085, "rt":0.43, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1682812227.728531161, "rt":0.24, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682812226.267929925}
{"VCS_COMP_START_TIME": 1682812226.267929925}
{"VCS_COMP_END_TIME": 1682812228.027549062}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341112}}
{"stitch_vcselab": {"peak_mem": 238988}}
