$date
	Wed Jun  2 17:54:36 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bad_mux_net $end
$var wire 1 ! y $end
$var reg 1 " i0 $end
$var reg 1 # i1 $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 % _0_ $end
$var wire 1 & _1_ $end
$var wire 1 ' _2_ $end
$var wire 1 " i0 $end
$var wire 1 # i1 $end
$var wire 1 $ sel $end
$var wire 1 ! y $end
$var wire 1 ( _5_ $end
$var wire 1 ) _4_ $end
$var wire 1 * _3_ $end
$scope module _6_ $end
$var wire 1 % A $end
$var wire 1 + VGND $end
$var wire 1 , VNB $end
$var wire 1 - VPB $end
$var wire 1 . VPWR $end
$var wire 1 ) Y $end
$scope module base $end
$var wire 1 % A $end
$var wire 1 / VGND $end
$var wire 1 0 VNB $end
$var wire 1 1 VPB $end
$var wire 1 2 VPWR $end
$var wire 1 ) Y $end
$var wire 1 3 not0_out_Y $end
$upscope $end
$upscope $end
$scope module _7_ $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 4 VGND $end
$var wire 1 5 VNB $end
$var wire 1 6 VPB $end
$var wire 1 7 VPWR $end
$var wire 1 ( Y $end
$scope module base $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 8 VGND $end
$var wire 1 9 VNB $end
$var wire 1 : VPB $end
$var wire 1 ; VPWR $end
$var wire 1 ( Y $end
$var wire 1 < nand0_out_Y $end
$upscope $end
$upscope $end
$scope module _8_ $end
$var wire 1 ' A1 $end
$var wire 1 ) A2 $end
$var wire 1 ( B1 $end
$var wire 1 = VGND $end
$var wire 1 > VNB $end
$var wire 1 ? VPB $end
$var wire 1 @ VPWR $end
$var wire 1 * Y $end
$scope module base $end
$var wire 1 ' A1 $end
$var wire 1 ) A2 $end
$var wire 1 ( B1 $end
$var wire 1 A VGND $end
$var wire 1 B VNB $end
$var wire 1 C VPB $end
$var wire 1 D VPWR $end
$var wire 1 * Y $end
$var wire 1 E nand0_out_Y $end
$var wire 1 F or0_out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1F
0E
1D
1C
0B
0A
1@
1?
0>
0=
1<
1;
1:
09
08
17
16
05
04
13
12
11
00
0/
1.
1-
0,
0+
0*
1)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10000
1!
1*
1E
0F
0)
03
1%
1"
#20000
0!
0*
0E
1F
1)
13
0%
0"
#30000
1!
1*
1E
0F
0)
03
1%
1"
#40000
0!
0*
0E
1F
1)
13
0%
0"
#50000
1!
1*
1E
0F
0)
03
1%
1"
#55000
1&
1#
#60000
0!
0*
0E
1F
1)
13
0%
0"
#70000
1!
1*
1E
0F
0)
03
1%
1"
#75000
1!
1*
0(
1E
0<
1F
1'
1$
#80000
1)
13
0%
0"
#90000
0)
03
1%
1"
#100000
1)
13
0%
0"
#110000
0!
0*
0E
0)
1(
03
1<
1%
1"
0&
0#
#120000
1)
13
0%
0"
#130000
0)
03
1%
1"
#140000
1)
13
0%
0"
#150000
1!
1*
1E
0F
0)
03
1%
1"
0'
0$
#160000
0!
0*
0E
1F
1)
13
0%
0"
#165000
1&
1#
#170000
1!
1*
1E
0F
0)
03
1%
1"
#180000
0!
0*
0E
1F
1)
13
0%
0"
#190000
1!
1*
1E
0F
0)
03
1%
1"
#200000
0!
0*
0E
1F
1)
13
0%
0"
#210000
1!
1*
1E
0F
0)
03
1%
1"
#220000
0!
0*
0E
1F
1)
13
0%
0"
0&
0#
#225000
1'
1$
#230000
0)
03
1%
1"
#240000
1)
13
0%
0"
#250000
0)
03
1%
1"
#260000
1)
13
0%
0"
#270000
0)
03
1%
1"
#275000
1!
1*
1E
0(
0<
1&
1#
#280000
1)
13
0%
0"
#290000
0)
03
1%
1"
#300000
0!
0*
0E
1)
1(
13
1<
1F
0%
0"
0'
0$
