
---------- Begin Simulation Statistics ----------
final_tick                               541785676000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82179                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739552                       # Number of bytes of host memory used
host_op_rate                                    82452                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7464.37                       # Real time elapsed on the host
host_tick_rate                               72582951                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613411185                       # Number of instructions simulated
sim_ops                                     615449970                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.541786                       # Number of seconds simulated
sim_ticks                                541785676000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.046463                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               78684235                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            89366719                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11439676                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        118903271                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9887904                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10214927                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          327023                       # Number of indirect misses.
system.cpu0.branchPred.lookups              152434859                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1053838                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509405                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7190769                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138974708                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14163020                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532402                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40562756                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561798359                       # Number of instructions committed
system.cpu0.commit.committedOps             562309041                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    994349044                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.565505                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.296953                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    716699302     72.08%     72.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    161985075     16.29%     88.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46061660      4.63%     93.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     38567921      3.88%     96.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10666963      1.07%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2957256      0.30%     98.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       996338      0.10%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2251509      0.23%     98.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14163020      1.42%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    994349044                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672379                       # Number of function calls committed.
system.cpu0.commit.int_insts                543440069                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174759504                       # Number of loads committed
system.cpu0.commit.membars                    1019967                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019973      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311052613     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135910      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268901     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69813821     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562309041                       # Class of committed instruction
system.cpu0.commit.refs                     245082750                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561798359                       # Number of Instructions Simulated
system.cpu0.committedOps                    562309041                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.906445                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.906445                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            102625790                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4255524                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            77936667                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             619216107                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               460778039                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                432161650                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7197578                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              9167100                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1994935                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  152434859                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114814706                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    546955773                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3551707                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     637940489                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  24                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           83                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22892996                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142324                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         446355574                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          88572139                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.595628                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1004757992                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.636285                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.911726                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               553891572     55.13%     55.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338017442     33.64%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                58770283      5.85%     94.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                41772031      4.16%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7609383      0.76%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2228823      0.22%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  425249      0.04%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2040495      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2714      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1004757992                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       66279698                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7247532                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               143352109                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.548624                       # Inst execution rate
system.cpu0.iew.exec_refs                   258926950                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  72031903                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               79112798                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            190649541                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1016756                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3071874                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            74696451                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          602855359                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            186895047                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5397649                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            587596960                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                493379                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3351659                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7197578                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4449540                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       133951                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         7817582                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        25907                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7141                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2104013                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     15890037                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4373205                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7141                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       806619                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6440913                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                244875081                       # num instructions consuming a value
system.cpu0.iew.wb_count                    581085540                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876863                       # average fanout of values written-back
system.cpu0.iew.wb_producers                214721796                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.542544                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     581139462                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               715869109                       # number of integer regfile reads
system.cpu0.int_regfile_writes              370636431                       # number of integer regfile writes
system.cpu0.ipc                              0.524536                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.524536                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1021000      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            324294878     54.69%     54.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4140666      0.70%     55.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018044      0.17%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           189932080     32.03%     87.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           72587891     12.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             592994610                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     886459                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001495                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 175557     19.80%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                608297     68.62%     88.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               102603     11.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             592860016                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2191712108                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    581085489                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        643407954                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 599810229                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                592994610                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3045130                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40546314                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            78542                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1512728                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23439309                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1004757992                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.590187                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.808675                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          571564223     56.89%     56.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          309477582     30.80%     87.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           95776534      9.53%     97.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21606951      2.15%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5342781      0.53%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             458271      0.05%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             309707      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             153158      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              68785      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1004757992                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.553664                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         10482250                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2120795                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           190649541                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           74696451                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1046                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1071037690                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12534387                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               86276593                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357819831                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2946437                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               469905329                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5173661                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5602                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            747258450                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             613065168                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          393519220                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                424599119                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               8397719                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7197578                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             16687481                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                35699384                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       747258406                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         91892                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3184                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  6667218                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3135                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1583044795                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1216162166                       # The number of ROB writes
system.cpu0.timesIdled                       14613973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1013                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.899150                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                2976086                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3464628                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           392338                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4947187                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            136385                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         140178                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3793                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5581628                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8941                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509180                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           291353                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4419939                       # Number of branches committed
system.cpu1.commit.bw_lim_events               542222                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528235                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        2685990                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19245852                       # Number of instructions committed
system.cpu1.commit.committedOps              19755231                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    114392709                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.172697                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.830590                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    106289618     92.92%     92.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4006303      3.50%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1373690      1.20%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1262671      1.10%     98.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       289494      0.25%     98.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       102169      0.09%     99.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       478856      0.42%     99.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        47686      0.04%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       542222      0.47%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    114392709                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227528                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18554599                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320505                       # Number of loads committed
system.cpu1.commit.membars                    1018428                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018428      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11647206     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829685     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259774      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19755231                       # Class of committed instruction
system.cpu1.commit.refs                       7089471                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19245852                       # Number of Instructions Simulated
system.cpu1.committedOps                     19755231                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.990089                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.990089                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            101318131                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               106994                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2841050                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              23491288                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3668080                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                  8441520                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                291834                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               259097                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1201685                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5581628                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3347845                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    110858029                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                36395                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      24018329                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                 785638                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.048416                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3670389                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3112471                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208340                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         114921250                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.213438                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.645519                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                99924559     86.95%     86.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 8944950      7.78%     94.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3560153      3.10%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1786696      1.55%     99.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  433306      0.38%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  260171      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   10910      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     375      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     130      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           114921250                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         363118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              313452                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4798642                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.187606                       # Inst execution rate
system.cpu1.iew.exec_refs                     7779508                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1848497                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               86546900                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6011650                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            510013                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           248725                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1919549                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           22434137                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5931011                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           305871                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21628031                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                429630                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1781527                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                291834                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2790447                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20712                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          138786                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4090                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1402                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       691145                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       150583                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           446                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        94968                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        218484                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12369512                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21352977                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.845395                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10457128                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.185220                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21361480                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                26950479                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14332905                       # number of integer regfile writes
system.cpu1.ipc                              0.166942                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.166942                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018646      4.64%      4.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13039394     59.45%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6521305     29.73%     93.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1354416      6.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              21933902                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     623181                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028412                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 138193     22.18%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.18% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                422998     67.88%     90.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                61988      9.95%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21538423                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         159450506                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21352965                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25113338                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  20905579                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 21933902                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1528558                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        2678905                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            38297                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           323                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1159151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    114921250                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190860                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.652108                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          101648556     88.45%     88.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8497897      7.39%     95.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2723753      2.37%     98.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             929381      0.81%     99.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             745487      0.65%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             137678      0.12%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             167290      0.15%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              43386      0.04%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              27822      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      114921250                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.190259                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3261144                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          311788                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6011650                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1919549                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu1.numCycles                       115284368                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   968279633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               92969736                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13166782                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3416245                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4234653                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                606162                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3549                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             28835723                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              23061882                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           15446037                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                  8805969                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4435194                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                291834                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8594817                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 2279255                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        28835711                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24241                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               804                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6698132                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           801                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136290616                       # The number of ROB reads
system.cpu1.rob.rob_writes                   45412299                       # The number of ROB writes
system.cpu1.timesIdled                           4908                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            73.694687                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2491582                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3380952                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           387628                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4760890                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             98269                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         139073                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           40804                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5220333                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2637                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509174                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           244835                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647332                       # Number of branches committed
system.cpu2.commit.bw_lim_events               473799                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528213                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3706108                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505793                       # Number of instructions committed
system.cpu2.commit.committedOps              17015160                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    112849551                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.150777                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.783605                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    105984488     93.92%     93.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3353104      2.97%     96.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1128064      1.00%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1101299      0.98%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       254076      0.23%     99.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        76377      0.07%     99.16% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       434958      0.39%     99.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        43386      0.04%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       473799      0.42%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    112849551                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174090                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893569                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697277                       # Number of loads committed
system.cpu2.commit.membars                    1018412                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018412      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9797066     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206451     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993093      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015160                       # Class of committed instruction
system.cpu2.commit.refs                       6199556                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505793                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015160                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.883612                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.883612                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101563751                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               145430                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2301633                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21920867                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 2978048                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  7575121                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                245161                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               259798                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1103037                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5220333                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2834590                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    109953871                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                15555                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      23859787                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 775908                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045946                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3123292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2589851                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.209997                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         113465118                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.216925                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.678320                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                98973453     87.23%     87.23% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 8448833      7.45%     94.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3514711      3.10%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1597933      1.41%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  403666      0.36%     99.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  432795      0.38%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   93510      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      80      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     137      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           113465118                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         154357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              264322                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4111855                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.164785                       # Inst execution rate
system.cpu2.iew.exec_refs                     6707178                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1524785                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87507918                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5661941                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            616740                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           265242                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1726235                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20714959                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5182393                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           191182                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18722734                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                390732                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1793228                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                245161                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2794968                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        18649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           96421                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         3072                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          203                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          641                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads       964664                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       223956                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           203                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       100077                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        164245                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10856901                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18528222                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.862359                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9362543                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163073                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18533316                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23203451                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12488630                       # number of integer regfile writes
system.cpu2.ipc                              0.145273                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.145273                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018631      5.39%      5.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11142371     58.91%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   84      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5732364     30.31%     94.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1020410      5.40%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18913916                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     587744                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.031075                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 130504     22.20%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     22.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                408246     69.46%     91.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                48992      8.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18483015                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151922994                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18528210                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24414877                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18862089                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18913916                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1852870                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3699798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            42326                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        324657                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2177607                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    113465118                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.166694                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.619153                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102167379     90.04%     90.04% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7210207      6.35%     96.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2263248      1.99%     98.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             757761      0.67%     99.06% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             715822      0.63%     99.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             138423      0.12%     99.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             156276      0.14%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              37145      0.03%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18857      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      113465118                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.166467                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3655118                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          432069                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5661941                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1726235                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu2.numCycles                       113619475                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   969944690                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               93118978                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442394                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2933647                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3540179                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                690470                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2586                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26386161                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21379874                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14439703                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  7764180                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               5006692                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                245161                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8767180                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 2997309                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26386149                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         29440                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               824                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6559494                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           822                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133095850                       # The number of ROB reads
system.cpu2.rob.rob_writes                   42058413                       # The number of ROB writes
system.cpu2.timesIdled                           2266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            66.495497                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2375799                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3572872                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           539323                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4568119                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            113724                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         266572                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          152848                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5120344                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1259                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509163                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           324332                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470665                       # Number of branches committed
system.cpu3.commit.bw_lim_events               438376                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528188                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        4292674                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861181                       # Number of instructions committed
system.cpu3.commit.committedOps              16370538                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    106766873                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.153330                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.785292                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100022659     93.68%     93.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3388918      3.17%     96.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1153916      1.08%     97.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       962513      0.90%     98.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       243944      0.23%     99.07% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77485      0.07%     99.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       437394      0.41%     99.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        41668      0.04%     99.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       438376      0.41%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    106766873                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151213                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255469                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568849                       # Number of loads committed
system.cpu3.commit.membars                    1018397                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018397      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354068     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5078012     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919923      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370538                       # Class of committed instruction
system.cpu3.commit.refs                       5997947                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861181                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370538                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.784153                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.784153                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             95200886                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               215775                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2218343                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              22125158                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3292313                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  7568157                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                324618                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               360866                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1094710                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5120344                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2855191                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    103756549                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                32560                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      24560830                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1079218                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047585                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3184519                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2489523                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.228251                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107480684                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.235569                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.712833                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                92946635     86.48%     86.48% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 8190006      7.62%     94.10% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3577518      3.33%     97.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1727442      1.61%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  497031      0.46%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  449130      0.42%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   92652      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     128      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     142      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107480684                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         124000                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              341725                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3957350                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.171217                       # Inst execution rate
system.cpu3.iew.exec_refs                     6498366                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442836                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81206134                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5587148                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            597916                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           252247                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1612800                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           20658397                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5055530                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           329359                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             18423729                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                514210                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1731013                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                324618                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2797169                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        16875                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           78523                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2011                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          119                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1018299                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       183702                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            94                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       114636                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        227089                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10804527                       # num instructions consuming a value
system.cpu3.iew.wb_count                     18243243                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.863402                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  9328652                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.169539                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      18248453                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                22661732                       # number of integer regfile reads
system.cpu3.int_regfile_writes               12434691                       # number of integer regfile writes
system.cpu3.ipc                              0.147402                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.147402                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018616      5.43%      5.43% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             11193580     59.69%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  46      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.12% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5603393     29.88%     95.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             937355      5.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18753088                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     592595                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031600                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 132649     22.38%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     22.38% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                408362     68.91%     91.30% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                51582      8.70%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              18327053                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         145641858                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     18243231                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24946319                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18863178                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18753088                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1795219                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        4287858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            62429                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        267031                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2410167                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107480684                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.174479                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.634111                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96262961     89.56%     89.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7211084      6.71%     96.27% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2208004      2.05%     98.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             725306      0.67%     99.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             723447      0.67%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             128415      0.12%     99.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             161128      0.15%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              35265      0.03%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              25074      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107480684                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.174278                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3518170                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          330806                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5587148                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1612800                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    219                       # number of misc regfile reads
system.cpu3.numCycles                       107604684                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   975959869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               86875036                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037180                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2879056                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 4026187                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                695418                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1263                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26201528                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              21330799                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           14699894                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  7643937                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               4921192                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                324618                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8584728                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3662714                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26201516                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         26178                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               810                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  6314548                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           809                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   126990370                       # The number of ROB reads
system.cpu3.rob.rob_writes                   42041313                       # The number of ROB writes
system.cpu3.timesIdled                           1697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2395405                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4746365                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       342948                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55199                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32882929                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2583832                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65939802                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2639031                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             869342                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1596215                       # Transaction distribution
system.membus.trans_dist::CleanEvict           754648                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1017                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            525                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1522396                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1522362                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        869342                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2218                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7138065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7138065                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    255226816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               255226816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1424                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2395498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2395498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2395498                       # Request fanout histogram
system.membus.respLayer1.occupancy        12836997372                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11795452392                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3756843899.224806                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   22559262744.782722                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     97.67%     97.67% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        12000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 221576475000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57152813000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 484632863000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2831225                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2831225                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2831225                       # number of overall hits
system.cpu2.icache.overall_hits::total        2831225                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         3365                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3365                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         3365                       # number of overall misses
system.cpu2.icache.overall_misses::total         3365                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    173699000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    173699000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    173699000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    173699000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2834590                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2834590                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2834590                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2834590                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001187                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001187                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001187                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001187                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 51619.316493                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51619.316493                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 51619.316493                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51619.316493                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          878                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    79.818182                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         3073                       # number of writebacks
system.cpu2.icache.writebacks::total             3073                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          260                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          260                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          260                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          260                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         3105                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3105                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         3105                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3105                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    157416000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    157416000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    157416000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    157416000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001095                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001095                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001095                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001095                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 50697.584541                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50697.584541                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 50697.584541                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50697.584541                       # average overall mshr miss latency
system.cpu2.icache.replacements                  3073                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2831225                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2831225                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         3365                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3365                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    173699000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    173699000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2834590                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2834590                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001187                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001187                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 51619.316493                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51619.316493                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          260                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         3105                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3105                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    157416000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    157416000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001095                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001095                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 50697.584541                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50697.584541                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.979530                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2701098                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3073                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           878.977546                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343154000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.979530                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999360                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999360                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5672285                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5672285                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4618107                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4618107                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4618107                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4618107                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1373043                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1373043                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1373043                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1373043                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 182147987640                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 182147987640                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 182147987640                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 182147987640                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5991150                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5991150                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5991150                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5991150                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.229179                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.229179                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.229179                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.229179                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 132660.075205                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 132660.075205                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 132660.075205                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 132660.075205                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1422923                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       116723                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            18420                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1624                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    77.248806                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    71.873768                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       550084                       # number of writebacks
system.cpu2.dcache.writebacks::total           550084                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1029055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1029055                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1029055                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1029055                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       343988                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       343988                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       343988                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       343988                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39231508755                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39231508755                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39231508755                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39231508755                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.057416                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.057416                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.057416                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.057416                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 114049.062046                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 114049.062046                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 114049.062046                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 114049.062046                       # average overall mshr miss latency
system.cpu2.dcache.replacements                550084                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4175303                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4175303                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       823150                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       823150                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  84632327500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  84632327500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4998453                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4998453                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.164681                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.164681                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 102815.194679                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 102815.194679                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       654624                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       654624                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       168526                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       168526                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17522216000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17522216000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.033716                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033716                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 103973.369094                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 103973.369094                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       442804                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        442804                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       549893                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       549893                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97515660140                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97515660140                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992697                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992697                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.553938                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.553938                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 177335.700109                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177335.700109                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       374431                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       374431                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       175462                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       175462                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21709292755                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21709292755                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.176753                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.176753                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 123726.463593                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 123726.463593                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          198                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          198                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5647000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5647000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.372881                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.372881                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 28520.202020                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 28520.202020                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          142                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           56                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       256000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       256000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.105461                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.105461                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  4571.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4571.428571                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          181                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          181                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1196000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1196000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          379                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.477573                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.477573                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6607.734807                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6607.734807                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1056000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1056000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.461741                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.461741                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6034.285714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6034.285714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       440500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       440500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       405500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       405500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       283984                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         283984                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       225190                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       225190                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20770722000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20770722000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509174                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509174                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.442265                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.442265                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92236.431458                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92236.431458                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       225190                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       225190                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20545532000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20545532000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.442265                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.442265                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91236.431458                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91236.431458                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.794014                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5470363                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           568996                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.614062                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343165500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.794014                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.931063                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.931063                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13571492                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13571492                       # Number of data accesses
system.cpu3.numPwrStateTransitions                231                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4203736034.482759                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   23760305266.120308                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          113     97.41%     97.41% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.86%     98.28% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.86%     99.14% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.86%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        38500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 221576388500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            116                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54152296000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 487633380000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2852600                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2852600                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2852600                       # number of overall hits
system.cpu3.icache.overall_hits::total        2852600                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         2591                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2591                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         2591                       # number of overall misses
system.cpu3.icache.overall_misses::total         2591                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    138287500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    138287500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    138287500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    138287500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2855191                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2855191                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2855191                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2855191                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000907                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000907                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000907                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000907                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 53372.250096                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53372.250096                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 53372.250096                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53372.250096                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          269                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.888889                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2206                       # number of writebacks
system.cpu3.icache.writebacks::total             2206                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          353                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          353                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2238                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2238                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2238                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2238                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    119477500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    119477500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    119477500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    119477500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000784                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000784                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000784                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000784                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 53385.835567                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 53385.835567                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 53385.835567                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 53385.835567                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2206                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2852600                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2852600                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         2591                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2591                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    138287500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    138287500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2855191                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2855191                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000907                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000907                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 53372.250096                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53372.250096                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          353                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          353                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2238                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2238                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    119477500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    119477500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000784                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000784                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 53385.835567                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 53385.835567                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.979142                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2824326                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2206                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1280.292838                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350026000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.979142                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999348                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999348                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5712620                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5712620                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4459093                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4459093                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4459093                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4459093                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1359559                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1359559                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1359559                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1359559                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 180819947210                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 180819947210                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 180819947210                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 180819947210                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5818652                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5818652                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5818652                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5818652                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.233655                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.233655                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.233655                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.233655                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 132998.970409                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 132998.970409                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 132998.970409                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 132998.970409                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1397032                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       145298                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16771                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1837                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    83.300459                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    79.095264                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       513620                       # number of writebacks
system.cpu3.dcache.writebacks::total           513620                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1036747                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1036747                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1036747                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1036747                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       322812                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       322812                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       322812                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       322812                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37045906809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37045906809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37045906809                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37045906809                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.055479                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.055479                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.055479                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.055479                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 114760.005232                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 114760.005232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 114760.005232                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 114760.005232                       # average overall mshr miss latency
system.cpu3.dcache.replacements                513620                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4063112                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4063112                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       836014                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       836014                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  86379635000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  86379635000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4899126                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4899126                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.170646                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.170646                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 103323.191956                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 103323.191956                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       672862                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       672862                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       163152                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       163152                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17331041500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17331041500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.033302                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033302                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 106226.350275                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 106226.350275                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       395981                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        395981                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       523545                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       523545                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  94440312210                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  94440312210                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919526                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.569364                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.569364                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 180386.236541                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 180386.236541                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       363885                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       363885                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       159660                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       159660                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19714865309                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19714865309                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.173633                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.173633                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 123480.303827                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 123480.303827                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          313                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          209                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5669000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5669000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          522                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.400383                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.400383                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 27124.401914                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 27124.401914                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          143                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          143                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       389500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       389500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.126437                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.126437                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5901.515152                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5901.515152                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1233500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1233500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.446281                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.446281                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7614.197531                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7614.197531                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          160                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1087500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1087500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.440771                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.440771                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6796.875000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6796.875000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       135000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       135000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       121000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       121000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305287                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203876                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203876                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19032842000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19032842000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509163                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509163                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.400414                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.400414                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 93354.990288                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 93354.990288                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203876                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203876                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18828966000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18828966000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.400414                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.400414                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 92354.990288                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 92354.990288                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.561870                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5288901                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           526434                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.046655                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350037500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.561870                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.861308                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.861308                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13183861                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13183861                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 24                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       522266625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   862989043.386550                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        40500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2772881500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             12                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   535518476500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6267199500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     96940070                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        96940070                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     96940070                       # number of overall hits
system.cpu0.icache.overall_hits::total       96940070                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17874636                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17874636                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17874636                       # number of overall misses
system.cpu0.icache.overall_misses::total     17874636                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 233139318999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 233139318999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 233139318999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 233139318999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114814706                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114814706                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114814706                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114814706                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.155682                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.155682                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.155682                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.155682                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13043.024708                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13043.024708                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13043.024708                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13043.024708                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2302                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.979592                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16863117                       # number of writebacks
system.cpu0.icache.writebacks::total         16863117                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1011485                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1011485                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1011485                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1011485                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16863151                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16863151                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16863151                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16863151                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 206615602000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 206615602000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 206615602000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 206615602000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.146873                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.146873                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.146873                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.146873                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12252.490771                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12252.490771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12252.490771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12252.490771                       # average overall mshr miss latency
system.cpu0.icache.replacements              16863117                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     96940070                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       96940070                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17874636                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17874636                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 233139318999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 233139318999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114814706                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114814706                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.155682                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.155682                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13043.024708                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13043.024708                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1011485                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1011485                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16863151                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16863151                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 206615602000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 206615602000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.146873                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.146873                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12252.490771                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12252.490771                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999891                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          113803019                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16863117                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.748635                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999891                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        246492561                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       246492561                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    226328379                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       226328379                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    226328379                       # number of overall hits
system.cpu0.dcache.overall_hits::total      226328379                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19737559                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19737559                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19737559                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19737559                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 563152322145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 563152322145                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 563152322145                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 563152322145                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    246065938                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    246065938                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    246065938                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    246065938                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.080212                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.080212                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.080212                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.080212                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 28532.014630                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28532.014630                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 28532.014630                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28532.014630                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7375983                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       206545                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           136685                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2915                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.963368                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.855918                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     14411598                       # number of writebacks
system.cpu0.dcache.writebacks::total         14411598                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5496198                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5496198                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5496198                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5496198                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14241361                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14241361                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14241361                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14241361                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 246811981069                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 246811981069                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 246811981069                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 246811981069                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057876                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057876                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057876                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057876                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17330.645650                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17330.645650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17330.645650                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17330.645650                       # average overall mshr miss latency
system.cpu0.dcache.replacements              14411598                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    160325413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      160325413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15928695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15928695                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 367784848500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 367784848500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    176254108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    176254108                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.090373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.090373                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 23089.452620                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 23089.452620                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3741900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3741900                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     12186795                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     12186795                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 188195043000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 188195043000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069143                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069143                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15442.537845                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15442.537845                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66002966                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66002966                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3808864                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3808864                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 195367473645                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 195367473645                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69811830                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69811830                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054559                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054559                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51292.845753                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51292.845753                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1754298                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1754298                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2054566                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2054566                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  58616938069                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  58616938069                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.029430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.029430                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 28530.082786                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28530.082786                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1245                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1245                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9294000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9294000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.411626                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.411626                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 10670.493685                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10670.493685                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          847                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          847                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1424000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011342                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 59333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59333.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1820                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1820                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          191                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          191                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1218500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1218500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2011                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.094978                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094978                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6379.581152                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6379.581152                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          191                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          191                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1028500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1028500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.094978                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094978                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5384.816754                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5384.816754                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       317841                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         317841                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       191564                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       191564                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17206238500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17206238500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509405                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509405                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.376054                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.376054                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89819.791297                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89819.791297                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       191564                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       191564                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17014674500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17014674500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.376054                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.376054                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88819.791297                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88819.791297                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.885587                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          241081933                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         14432629                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.703951                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.885587                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996425                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        507591601                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       507591601                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16828366                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13494573                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3823                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               67719                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1668                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               60816                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1085                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               58644                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30516694                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16828366                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13494573                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3823                       # number of overall hits
system.l2.overall_hits::.cpu1.data              67719                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1668                       # number of overall hits
system.l2.overall_hits::.cpu2.data              60816                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1085                       # number of overall hits
system.l2.overall_hits::.cpu3.data              58644                       # number of overall hits
system.l2.overall_hits::total                30516694                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34784                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            915624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            494346                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1437                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            489106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1153                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            454449                       # number of demand (read+write) misses
system.l2.demand_misses::total                2394010                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34784                       # number of overall misses
system.l2.overall_misses::.cpu0.data           915624                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3111                       # number of overall misses
system.l2.overall_misses::.cpu1.data           494346                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1437                       # number of overall misses
system.l2.overall_misses::.cpu2.data           489106                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1153                       # number of overall misses
system.l2.overall_misses::.cpu3.data           454449                       # number of overall misses
system.l2.overall_misses::total               2394010                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2982340476                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  93927506442                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    300691493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  57479402824                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    132955996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  57825096841                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    103158997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54050507438                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     266801660507                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2982340476                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  93927506442                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    300691493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  57479402824                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    132955996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  57825096841                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    103158997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54050507438                       # number of overall miss cycles
system.l2.overall_miss_latency::total    266801660507                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16863150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        14410197                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            6934                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          562065                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            3105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          549922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          513093                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32910704                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16863150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       14410197                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           6934                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         562065                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           3105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         549922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         513093                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32910704                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.063540                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.448659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879517                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.462802                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.889410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.515192                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.885705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.072743                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.063540                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.448659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879517                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.462802                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.889410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.515192                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.885705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.072743                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85738.859131                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102583.054225                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96654.288975                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116273.627832                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 92523.309673                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 118226.104037                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89470.075455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118936.354658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111445.507958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85738.859131                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102583.054225                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96654.288975                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116273.627832                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 92523.309673                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 118226.104037                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89470.075455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118936.354658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111445.507958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1596215                       # number of writebacks
system.l2.writebacks::total                   1596215                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            346                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            299                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            388                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            368                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            234                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2304                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           346                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           299                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           388                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           368                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           234                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2304                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       915278                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2812                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       493958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       454139                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2391706                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       915278                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2812                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       493958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       454139                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2391706                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2632823977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  84750046979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    249296995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  52512613348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     98758998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  52909913354                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     78199499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49486880462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 242718533612                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2632823977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  84750046979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    249296995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  52512613348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     98758998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  52909913354                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     78199499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49486880462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 242718533612                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002061                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.063516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.405538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.878827                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.356844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.888741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.410634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.885101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072673                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002061                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.063516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.405538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.878827                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.356844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.888741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.410634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.885101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.072673                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75755.998648                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92594.869514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88654.692390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106309.875228                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89132.669675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 108258.235198                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85091.946681                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108968.576718                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101483.432166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75755.998648                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92594.869514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88654.692390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106309.875228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89132.669675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 108258.235198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85091.946681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108968.576718                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101483.432166                       # average overall mshr miss latency
system.l2.replacements                        4987268                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3582108                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3582108                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3582108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3582108                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29203751                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29203751                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29203751                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29203751                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              23                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   80                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            83                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                106                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1353500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        58000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1411500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           86                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           42                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              186                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.965116                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.206897                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.103448                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.569892                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 16307.228916                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  4142.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 13316.037736                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           83                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           106                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1668000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       124000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        64500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       281000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2137500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.965116                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.206897                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.103448                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.569892                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20096.385542                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20071.428571                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20165.094340                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 85                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            130                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.233333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.310345                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.388889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.346154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           45                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       141000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       188500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       283500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       306500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       919500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.233333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.310345                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.388889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.346154                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20433.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20433.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1729520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            29015                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            28202                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            29655                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1816392                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         497415                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350213                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         353812                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         320923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1522363                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  53316785775                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40184035244                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41065492392                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37423323976                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  171989637387                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2226935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       379228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       382014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       350578                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3338755                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.223363                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.923489                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.926175                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.915411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.455967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107187.732125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114741.700748                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 116065.855290                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 116611.536026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 112975.445007                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       497415                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350213                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       353812                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       320923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1522363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48342628290                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  36681898757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37527368899                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34214085493                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 156765981439                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.223363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.923489                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.926175                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.915411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.455967                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 97187.717077                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104741.682225                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 106065.845418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 106611.509593                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102975.427962                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16828366                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3823                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1085                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16834942                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34784                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3111                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1437                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2982340476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    300691493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    132955996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    103158997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3519146962                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16863150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         6934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         3105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2238                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16875427                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.448659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.462802                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.515192                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85738.859131                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96654.288975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 92523.309673                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89470.075455                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86924.711918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          299                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          234                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           892                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34754                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2812                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1108                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          919                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        39593                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2632823977                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    249296995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     98758998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     78199499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3059079469                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002061                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.405538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.356844                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.410634                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75755.998648                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88654.692390                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89132.669675                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85091.946681                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77263.139166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11765053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        38704                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        32614                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        28989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          11865360                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       418209                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       144133                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       135294                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       133526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          831162                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  40610720667                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17295367580                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16759604449                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16627183462                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  91292876158                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     12183262                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       182837                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       167908                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       162515                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12696522                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.034327                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.788314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.805763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.821623                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.065464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97106.280991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 119995.889768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123875.444950                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 124523.938873                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109837.644356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          346                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          388                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          368                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          310                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1412                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       417863                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       143745                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       134926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       133216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       829750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  36407418689                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  15830714591                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15382544455                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15272794969                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  82893472704                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.034298                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.786192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.803571                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.819715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.065353                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87127.643962                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 110130.540826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 114007.266613                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 114646.851497                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99901.744747                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          831                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          423                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          458                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          506                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2218                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data          836                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          423                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          458                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          506                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2223                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.994019                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.997751                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data          831                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          423                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          458                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          506                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2218                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     22210598                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     11841277                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     13085269                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     14840240                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     61977384                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.994019                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.997751                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 26727.554753                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 27993.562648                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 28570.456332                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 29328.537549                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 27942.914337                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999824                       # Cycle average of tags in use
system.l2.tags.total_refs                    65694336                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4987273                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.172396                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.910491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.913898                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.146078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.015053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.994195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004047                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.963889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.002566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.049607                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.482976                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.092405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.377282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.015534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.015061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.016400                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 530580153                       # Number of tag accesses
system.l2.tags.data_accesses                530580153                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2224192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      58577728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        179968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31613312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         70912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31279232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         58816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29064896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          153069056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2224192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       179968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        70912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        58816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2533888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    102157760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       102157760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         915277                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         493958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1108                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         454139                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2391704                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1596215                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1596215                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4105299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108119743                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           332176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         58350217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           130886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         57733590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           108560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         53646483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             282526953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4105299                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       332176                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       130886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       108560                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4676920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188557514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188557514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188557514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4105299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108119743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          332176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        58350217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          130886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        57733590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          108560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        53646483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            471084466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1575472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34753.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    885804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    488121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1108.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002767541250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5104125                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1483745                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2391704                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1596215                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2391704                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1596215                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  48110                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20743                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            120809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            116459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            126556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            188412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            182466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            177029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            147890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            132850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            160400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           130417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           122323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           157891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           139832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           135135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             82736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             77363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             74089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             73068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            115169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            108302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             94362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             92342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            89425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            79235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           143828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           105032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            95364                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  99225894960                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11717970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            143168282460                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42339.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61089.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1073470                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  976139                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2391704                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1596215                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  828356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  630527                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  408239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  199416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   63520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   38777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   39587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   34718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   30455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14895                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2927                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2626                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  19145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  70549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  93535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  99260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  98022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  99846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   5157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   5057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1869415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    134.168484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.194448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.088805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1264899     67.66%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       404281     21.63%     89.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        75793      4.05%     93.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        34044      1.82%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18080      0.97%     96.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11562      0.62%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8330      0.45%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6384      0.34%     97.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        46042      2.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1869415                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.090626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.890455                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97274     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195119                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.655194                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88536     91.01%     91.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              870      0.89%     91.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6002      6.17%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1489      1.53%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              295      0.30%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               68      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              149990016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3079040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100828480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               153069056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            102157760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       276.84                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    282.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  541785567000                       # Total gap between requests
system.mem_ctrls.avgGap                     135856.71                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2224192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     56691456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       179968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31239744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        70912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30865728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        58816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28659200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100828480                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4105298.642114709131                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104638159.536724254489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 332175.633229550323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 57660704.931593649089                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 130885.704700690520                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 56970365.528822131455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 108559.533050482481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 52897670.184990264475                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 186103997.330486804247                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       915277                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2812                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       493958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1108                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488738                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          919                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       454139                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1596215                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1191691484                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46916392396                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    130640493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31841893544                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     52011746                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  32471264645                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     39590501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  30524797651                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12996724968431                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34290.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51259.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46458.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64462.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     46942.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     66439.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43079.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     67214.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8142214.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    52.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6795345060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3611781195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8256096240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4282743780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     42767880480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     103425479130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     120950559360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       290089885245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.432918                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 313141815498                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  18091320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210552540502                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6552385140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3482648730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8477164920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3941079120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     42767880480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     190818922800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      47356080480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       303396161670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        559.992955                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 121012101999                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  18091320000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 402682254001                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3610504716.417911                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   22136005215.509064                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          131     97.76%     97.76% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 221576439000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    57978044000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 483807632000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3339629                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3339629                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3339629                       # number of overall hits
system.cpu1.icache.overall_hits::total        3339629                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8216                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8216                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8216                       # number of overall misses
system.cpu1.icache.overall_misses::total         8216                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    408835499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    408835499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    408835499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    408835499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3347845                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3347845                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3347845                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3347845                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002454                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002454                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002454                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002454                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 49760.893257                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49760.893257                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 49760.893257                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49760.893257                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    57.545455                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         6902                       # number of writebacks
system.cpu1.icache.writebacks::total             6902                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1282                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1282                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         6934                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         6934                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         6934                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         6934                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    355024499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    355024499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    355024499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    355024499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002071                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002071                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002071                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002071                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 51200.533458                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51200.533458                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 51200.533458                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51200.533458                       # average overall mshr miss latency
system.cpu1.icache.replacements                  6902                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3339629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3339629                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8216                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8216                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    408835499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    408835499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3347845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3347845                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002454                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002454                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 49760.893257                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49760.893257                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1282                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1282                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         6934                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         6934                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    355024499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    355024499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002071                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002071                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 51200.533458                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51200.533458                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979827                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3180818                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             6902                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           460.854535                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        335941000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979827                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999370                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          6702624                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         6702624                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5447756                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5447756                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5447756                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5447756                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1499837                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1499837                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1499837                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1499837                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 181310195446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 181310195446                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 181310195446                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 181310195446                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6947593                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6947593                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6947593                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6947593                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.215879                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.215879                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.215879                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.215879                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 120886.599975                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120886.599975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 120886.599975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120886.599975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1529557                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       109097                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20806                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1568                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.515188                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.577168                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       562272                       # number of writebacks
system.cpu1.dcache.writebacks::total           562272                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1133285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1133285                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1133285                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1133285                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       366552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       366552                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       366552                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       366552                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40020392019                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40020392019                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40020392019                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40020392019                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052760                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052760                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052760                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052760                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109180.667461                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109180.667461                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109180.667461                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109180.667461                       # average overall mshr miss latency
system.cpu1.dcache.replacements                562272                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4785065                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4785065                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       903151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       903151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88057365500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88057365500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5688216                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5688216                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158776                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158776                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 97500.158335                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97500.158335                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       719719                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       719719                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       183432                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       183432                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18154157000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18154157000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032248                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032248                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98969.411008                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98969.411008                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       662691                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        662691                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       596686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       596686                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  93252829946                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  93252829946                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259377                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259377                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.473795                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.473795                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 156284.595157                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 156284.595157                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       413566                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       413566                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       183120                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       183120                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  21866235019                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  21866235019                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.145405                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.145405                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 119409.321860                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 119409.321860                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          322                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5638500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5638500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          519                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.379576                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.379576                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28621.827411                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28621.827411                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          144                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           53                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       365000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.102119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.102119                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6886.792453                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6886.792453                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          201                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          173                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1013500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1013500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          374                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.462567                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.462567                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5858.381503                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5858.381503                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          170                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       879500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       879500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5173.529412                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5173.529412                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       466500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       466500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       430500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       430500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       291888                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         291888                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       217292                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       217292                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19754272000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19754272000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509180                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509180                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426749                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426749                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 90911.179427                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 90911.179427                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       217292                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       217292                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19536980000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19536980000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426749                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426749                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 89911.179427                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 89911.179427                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.878306                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6322658                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           583673                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.832535                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        335952500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.878306                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.902447                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.902447                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15499033                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15499033                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 541785676000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          29574502                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5178323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29330727                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3391053                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1096                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           610                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1706                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           86                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3410461                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3410461                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16875427                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12699077                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2223                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2223                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50589416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43255879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        20770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1708881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         9283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1669937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1554209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98815057                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2158481024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1844594368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       885504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71956864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       395392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70399936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       284416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     65708928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4212706432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5063005                       # Total snoops (count)
system.tol2bus.snoopTraffic                 106915968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38004227                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.085779                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.323279                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               35062282     92.26%     92.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2772063      7.29%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  51309      0.14%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  89006      0.23%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  29567      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38004227                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65899879394                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         853814376                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4828074                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         789926446                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3476688                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21651631493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25295025889                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         875912745                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          10567079                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               616402278000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277313                       # Simulator instruction rate (inst/s)
host_mem_usage                                 750816                       # Number of bytes of host memory used
host_op_rate                                   278922                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2782.16                       # Real time elapsed on the host
host_tick_rate                               26819655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   771529826                       # Number of instructions simulated
sim_ops                                     776006116                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.074617                       # Number of seconds simulated
sim_ticks                                 74616602000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.024645                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8096632                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             9303838                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           595513                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         11555522                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            875087                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         894085                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           18998                       # Number of indirect misses.
system.cpu0.branchPred.lookups               15856434                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8082                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8787                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           518508                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11456482                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2434488                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1415920                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       12888161                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            46447051                       # Number of instructions committed
system.cpu0.commit.committedOps              47145801                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140013920                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.336722                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.243479                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    123164039     87.97%     87.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      7405079      5.29%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      3710560      2.65%     95.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1670179      1.19%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       883218      0.63%     97.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       297824      0.21%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       328562      0.23%     98.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       119971      0.09%     98.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2434488      1.74%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140013920                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1398125                       # Number of function calls committed.
system.cpu0.commit.int_insts                 44402919                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10661784                       # Number of loads committed
system.cpu0.commit.membars                    1050059                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1050718      2.23%      2.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        33849767     71.80%     74.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28855      0.06%     74.09% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.14%     74.22% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10670179     22.63%     96.86% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1479865      3.14%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         47145801                       # Class of committed instruction
system.cpu0.commit.refs                      12150502                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   46447051                       # Number of Instructions Simulated
system.cpu0.committedOps                     47145801                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.185442                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.185442                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            102197992                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                77668                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7547080                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              62028289                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                11940727                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 26122278                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                519591                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               143915                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1188334                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   15856434                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 10283569                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    125283435                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               173119                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65232461                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          139                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1193238                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.107171                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          16088634                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           8971719                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.440896                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         141968922                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.465130                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.869827                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                99386293     70.01%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                25616644     18.04%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                13529587      9.53%     97.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2180366      1.54%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  312863      0.22%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  505736      0.36%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   30860      0.02%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  400737      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5836      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           141968922                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1782                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1213                       # number of floating regfile writes
system.cpu0.idleCycles                        5985479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              550611                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                13462456                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.382017                       # Inst execution rate
system.cpu0.iew.exec_refs                    14846970                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1739980                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                6897786                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             13714898                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            414703                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           219031                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1911042                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           59975547                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             13106990                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           491516                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             56521117                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 76766                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11977391                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                519591                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             12119481                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       125461                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           66576                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          281                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          537                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4131                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3053114                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       422324                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           537                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       276543                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        274068                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42420341                       # num instructions consuming a value
system.cpu0.iew.wb_count                     55669268                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.748246                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 31740863                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.376260                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      55775352                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                72980304                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40793621                       # number of integer regfile writes
system.cpu0.ipc                              0.313928                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.313928                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1051464      1.84%      1.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40817395     71.59%     73.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29888      0.05%     73.49% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67288      0.12%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 66      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                714      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                46      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              2      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     73.61% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            13305114     23.34%     96.95% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1739512      3.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            527      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              57012632                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2024                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3995                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1923                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2369                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     285988                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005016                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 213241     74.56%     74.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    49      0.02%     74.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    109      0.04%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 55209     19.30%     93.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                17327      6.06%     99.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               37      0.01%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              56245132                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         256308915                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55667345                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         72803393                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58442350                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 57012632                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1533197                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       12829749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            32735                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        117277                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      5575151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    141968922                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.401585                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.944971                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          109445959     77.09%     77.09% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           19155101     13.49%     90.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            8267073      5.82%     96.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1925144      1.36%     97.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1676148      1.18%     98.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             541794      0.38%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             686051      0.48%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             155131      0.11%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             116521      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      141968922                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.385339                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           603486                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          141831                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            13714898                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1911042                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2935                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       147954401                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1278920                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20781017                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             34218256                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                346190                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12674820                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8405220                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                60688                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             79601531                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61098659                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           44758914                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 26376553                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1398023                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                519591                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             10823973                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                10540663                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2000                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        79599531                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      70792968                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            407991                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  3539986                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        407886                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   197604645                       # The number of ROB reads
system.cpu0.rob.rob_writes                  122056441                       # The number of ROB writes
system.cpu0.timesIdled                         206836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  721                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.568193                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7782437                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             8592903                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           550921                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10934247                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            709777                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         714056                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4279                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14893135                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1795                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1055                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           549153                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   9936254                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1998494                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1260612                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14637392                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            39028445                       # Number of instructions committed
system.cpu1.commit.committedOps              39657815                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    110024488                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.360445                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.270082                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     95495467     86.79%     86.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6494304      5.90%     92.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3201094      2.91%     95.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1594272      1.45%     97.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       672062      0.61%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       215783      0.20%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       247692      0.23%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       105320      0.10%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1998494      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    110024488                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              990854                       # Number of function calls committed.
system.cpu1.commit.int_insts                 37143602                       # Number of committed integer instructions.
system.cpu1.commit.loads                      8885731                       # Number of loads committed
system.cpu1.commit.membars                     944011                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       944011      2.38%      2.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        29076618     73.32%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             58      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.70% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        8886786     22.41%     98.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        750246      1.89%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         39657815                       # Class of committed instruction
system.cpu1.commit.refs                       9637032                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   39028445                       # Number of Instructions Simulated
system.cpu1.committedOps                     39657815                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.883950                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.883950                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             79539377                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 1911                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7164123                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              56398700                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6771909                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 24299054                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                549693                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 3684                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1018683                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14893135                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9303716                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    102005691                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                95587                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      60039944                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1102922                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.132317                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9621552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8492214                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.533422                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         112178716                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.542076                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.915657                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                73224453     65.27%     65.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22864555     20.38%     85.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                13015751     11.60%     97.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2023439      1.80%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  176528      0.16%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  490478      0.44%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     427      0.00%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  382706      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     379      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           112178716                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         377375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              592862                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                12189178                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.443820                       # Inst execution rate
system.cpu1.iew.exec_refs                    12327756                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    800501                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                6749157                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12448183                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            373099                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           178204                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts              938104                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           54221861                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11527255                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           509608                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49954626                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 84800                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8608066                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                549693                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8743065                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        44418                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             411                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3562452                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       186803                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            28                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       328480                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        264382                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38538676                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49232085                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.741780                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 28587227                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.437400                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49361720                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                64694960                       # number of integer regfile reads
system.cpu1.int_regfile_writes               36452763                       # number of integer regfile writes
system.cpu1.ipc                              0.346747                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.346747                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           944533      1.87%      1.87% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37014612     73.35%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  65      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11703037     23.19%     98.41% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             801891      1.59%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50464234                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     221070                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004381                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 200874     90.86%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     90.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 20184      9.13%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   12      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49740771                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         213362314                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49232085                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         68785930                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  52792511                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50464234                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1429350                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14564046                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            34060                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        168738                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6512514                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    112178716                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.449856                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.998272                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           84208559     75.07%     75.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15489192     13.81%     88.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7843068      6.99%     95.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1825934      1.63%     97.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1414189      1.26%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             542250      0.48%     99.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             638887      0.57%     99.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             123320      0.11%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              93317      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      112178716                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.448347                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           564829                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          109591                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12448183                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             938104                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    522                       # number of misc regfile reads
system.cpu1.numCycles                       112556091                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    36544245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               17602241                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             28837901                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                339452                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7367703                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5062331                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                45859                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             72560792                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55387611                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40930206                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 24494560                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1263353                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                549693                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              7254980                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12092305                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        72560792                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      54909539                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            374809                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2610255                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        374812                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   162318380                       # The number of ROB reads
system.cpu1.rob.rob_writes                  110794257                       # The number of ROB writes
system.cpu1.timesIdled                           4477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            93.547546                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8241304                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             8809749                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           635605                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         11358862                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            529430                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         533208                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            3778                       # Number of indirect misses.
system.cpu2.branchPred.lookups               15018882                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1654                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1059                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           587214                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   9303478                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1786317                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1116710                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14766329                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            36553622                       # Number of instructions committed
system.cpu2.commit.committedOps              37111086                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     98047287                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.378502                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.277474                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     83843702     85.51%     85.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      6683108      6.82%     92.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3067378      3.13%     95.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1557917      1.59%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       599161      0.61%     97.66% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       228486      0.23%     97.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       178665      0.18%     98.07% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       102553      0.10%     98.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1786317      1.82%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     98047287                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              767172                       # Number of function calls committed.
system.cpu2.commit.int_insts                 34717776                       # Number of committed integer instructions.
system.cpu2.commit.loads                      8150531                       # Number of loads committed
system.cpu2.commit.membars                     836182                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       836182      2.25%      2.25% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        27413380     73.87%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             66      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     76.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        8151590     21.97%     98.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        709772      1.91%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         37111086                       # Class of committed instruction
system.cpu2.commit.refs                       8861362                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   36553622                       # Number of Instructions Simulated
system.cpu2.committedOps                     37111086                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.754314                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.754314                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             66581773                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                48516                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7335296                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              54547594                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 7097241                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 25106762                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                587683                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                 8091                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               877757                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   15018882                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8786364                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     90435000                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                99108                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      58831827                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1272148                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.149174                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           9180108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           8770734                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.584344                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         100251216                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.602006                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.987274                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                62655253     62.50%     62.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                21667556     21.61%     84.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12690001     12.66%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1885376      1.88%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  191799      0.19%     98.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  451081      0.45%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  345986      0.35%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  363723      0.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     441      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           100251216                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         428950                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              628865                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11584054                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.472011                       # Inst execution rate
system.cpu2.iew.exec_refs                    11442897                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    762461                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                6719734                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             11550135                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            359033                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           365515                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts              914709                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           51830476                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10680436                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           491261                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             47522189                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                107718                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              5761946                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                587683                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5927334                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        25226                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             305                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3399604                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       203878                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       306071                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        322794                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 36064460                       # num instructions consuming a value
system.cpu2.iew.wb_count                     46872508                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.744991                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 26867698                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.465559                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      46982960                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61799337                       # number of integer regfile reads
system.cpu2.int_regfile_writes               34625646                       # number of integer regfile writes
system.cpu2.ipc                              0.363067                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.363067                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           836641      1.74%      1.74% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             35569876     74.08%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  83      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     75.83% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10843401     22.58%     98.41% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             763353      1.59%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              48013450                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     268708                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005597                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 242994     90.43%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     90.43% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 25693      9.56%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   21      0.01%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              47445517                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         196606177                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     46872508                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         66549879                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50485460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 48013450                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1345016                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14719390                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59353                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        228306                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      6458525                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    100251216                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.478931                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.017169                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           73475298     73.29%     73.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           14734066     14.70%     87.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7806945      7.79%     95.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1737429      1.73%     97.51% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1151563      1.15%     98.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             518944      0.52%     99.18% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             623928      0.62%     99.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             115677      0.12%     99.91% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              87366      0.09%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      100251216                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.476891                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           546726                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           97291                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            11550135                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             914709                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    459                       # number of misc regfile reads
system.cpu2.numCycles                       100680166                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    48420359                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               15698565                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             26924382                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                355999                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7678820                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               3361016                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                31955                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69834621                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53074125                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           39023879                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 25179783                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1263269                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                587683                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              5515911                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12099497                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69834621                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles      45590454                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts            400171                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2380254                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts        400190                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   148136461                       # The number of ROB reads
system.cpu2.rob.rob_writes                  106009229                       # The number of ROB writes
system.cpu2.timesIdled                           4802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            93.855653                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7486170                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7976259                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           454457                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         10211315                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            474277                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         476923                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2646                       # Number of indirect misses.
system.cpu3.branchPred.lookups               13535887                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1842                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1014                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           452839                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   9197208                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1840757                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1105569                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       12674077                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            36089523                       # Number of instructions committed
system.cpu3.commit.committedOps              36641444                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     94187097                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.389028                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.310247                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     80541934     85.51%     85.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      6290440      6.68%     92.19% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      2902923      3.08%     95.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1530775      1.63%     96.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       579573      0.62%     97.51% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       204017      0.22%     97.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       188346      0.20%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       108332      0.12%     98.05% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1840757      1.95%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     94187097                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              689150                       # Number of function calls committed.
system.cpu3.commit.int_insts                 34251924                       # Number of committed integer instructions.
system.cpu3.commit.loads                      7997048                       # Number of loads committed
system.cpu3.commit.membars                     827891                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       827891      2.26%      2.26% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27117078     74.01%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             52      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     76.27% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7998062     21.83%     98.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        698265      1.91%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         36641444                       # Class of committed instruction
system.cpu3.commit.refs                       8696327                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   36089523                       # Number of Instructions Simulated
system.cpu3.committedOps                     36641444                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.672477                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.672477                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             65868109                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 1751                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6902092                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              51161912                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6118718                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 22701759                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                453286                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                 3663                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               884403                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   13535887                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8181694                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     87111778                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                87439                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      54263346                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 909808                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.140343                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           8459563                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7960447                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.562615                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          96026275                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.572625                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.935355                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                60877978     63.40%     63.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20553721     21.40%     84.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11895110     12.39%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1701273      1.77%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  172507      0.18%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  465285      0.48%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     351      0.00%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  359628      0.37%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     422      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            96026275                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         422163                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              489116                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                11059825                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.470115                       # Inst execution rate
system.cpu3.iew.exec_refs                    10914718                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    745921                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                6494423                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             11009289                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            348916                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           160492                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts              885466                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           49282926                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10168797                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           409402                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             45341882                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                146317                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4049253                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                453286                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              4252751                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         9709                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads             318                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      3012241                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       186187                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            25                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       257184                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        231932                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 35287576                       # num instructions consuming a value
system.cpu3.iew.wb_count                     44870371                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.735680                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 25960368                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.465227                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      44978894                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                59185168                       # number of integer regfile reads
system.cpu3.int_regfile_writes               33095625                       # number of integer regfile writes
system.cpu3.ipc                              0.374185                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.374185                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           828323      1.81%      1.81% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             33864550     74.02%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  70      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10311121     22.54%     98.37% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             747124      1.63%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              45751284                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     322397                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007047                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 310595     96.34%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     96.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 11782      3.65%     99.99% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   20      0.01%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              45245358                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         187900050                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     44870371                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         61924427                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  47963838                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 45751284                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1319088                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       12641482                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            48810                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved        213519                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      5806549                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     96026275                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.476445                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.037871                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           71113363     74.06%     74.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           13510995     14.07%     88.13% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7184271      7.48%     95.61% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            1650664      1.72%     97.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1126451      1.17%     98.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             526925      0.55%     99.05% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             703447      0.73%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             122628      0.13%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              87531      0.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       96026275                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.474360                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           515034                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           95339                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            11009289                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             885466                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    432                       # number of misc regfile reads
system.cpu3.numCycles                        96448438                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    52651345                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               14792914                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             26539010                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                313758                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6577480                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2369099                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                15416                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             66361872                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              50297092                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           36934682                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22932126                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1314654                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                453286                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              4530841                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                10395672                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        66361872                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles      46739628                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts            350904                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2069957                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts        350920                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   141659989                       # The number of ROB reads
system.cpu3.rob.rob_writes                  100514166                       # The number of ROB writes
system.cpu3.timesIdled                           4582                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2571756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5052988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       370296                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88662                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3183101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2222526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6696834                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2311188                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2476849                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       354847                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2127026                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2780                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2172                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89305                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89234                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2476850                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             8                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7619071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7619071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186939520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186939520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3807                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2571115                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2571115    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2571115                       # Request fanout histogram
system.membus.respLayer1.occupancy        13758858070                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7121958500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                622                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          312                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    77809854.166667                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   179539250.774026                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          312    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        44000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    640150000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            312                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    50339927500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  24276674500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8780479                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8780479                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8780479                       # number of overall hits
system.cpu2.icache.overall_hits::total        8780479                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5885                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5885                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5885                       # number of overall misses
system.cpu2.icache.overall_misses::total         5885                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    376274497                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    376274497                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    376274497                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    376274497                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8786364                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8786364                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8786364                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8786364                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000670                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000670                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000670                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000670                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63937.892438                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63937.892438                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63937.892438                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63937.892438                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          862                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    35.916667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5634                       # number of writebacks
system.cpu2.icache.writebacks::total             5634                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          251                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          251                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          251                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          251                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5634                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5634                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5634                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5634                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    358099497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    358099497                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    358099497                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    358099497                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000641                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000641                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000641                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000641                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 63560.436102                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 63560.436102                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 63560.436102                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 63560.436102                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5634                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8780479                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8780479                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5885                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5885                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    376274497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    376274497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8786364                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8786364                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000670                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000670                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63937.892438                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63937.892438                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          251                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          251                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5634                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5634                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    358099497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    358099497                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000641                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000641                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 63560.436102                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 63560.436102                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8919345                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5666                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1574.187257                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17578362                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17578362                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8532379                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8532379                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8532379                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8532379                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2188329                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2188329                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2188329                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2188329                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 170888799996                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 170888799996                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 170888799996                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 170888799996                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     10720708                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     10720708                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     10720708                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     10720708                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.204122                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.204122                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.204122                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.204122                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 78091.000026                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 78091.000026                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 78091.000026                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 78091.000026                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2198857                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        23784                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            28048                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            337                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    78.396214                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.575668                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       605336                       # number of writebacks
system.cpu2.dcache.writebacks::total           605336                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1587842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1587842                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1587842                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1587842                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       600487                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       600487                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       600487                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       600487                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  55225469999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  55225469999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  55225469999                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  55225469999                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.056012                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.056012                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.056012                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.056012                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 91967.802798                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91967.802798                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 91967.802798                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91967.802798                       # average overall mshr miss latency
system.cpu2.dcache.replacements                605336                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8399074                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8399074                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1890872                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1890872                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 141094939000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 141094939000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10289946                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10289946                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.183759                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.183759                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74618.979497                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74618.979497                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1310212                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1310212                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       580660                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       580660                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  52566065500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  52566065500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.056430                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.056430                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 90528.132642                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90528.132642                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       133305                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        133305                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       297457                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       297457                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  29793860996                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  29793860996                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       430762                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       430762                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.690537                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.690537                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 100161.909103                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100161.909103                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       277630                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       277630                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        19827                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        19827                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2659404499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2659404499                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.046028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.046028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 134130.453372                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 134130.453372                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data       271820                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       271820                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         7500                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7500                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    130179000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    130179000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data       279320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       279320                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.026851                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.026851                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 17357.200000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 17357.200000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          166                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         7334                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7334                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    110894000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    110894000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.026257                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.026257                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15120.534497                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15120.534497                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data       278262                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       278262                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          700                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          700                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      8115500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8115500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data       278962                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       278962                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.002509                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.002509                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 11593.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 11593.571429                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          689                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          689                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7521500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7521500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.002470                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.002470                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 10916.545718                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 10916.545718                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1160000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1160000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1065000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1065000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          313                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            313                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data          746                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total          746                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     14251500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     14251500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1059                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1059                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.704438                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.704438                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 19103.887399                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 19103.887399                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data          746                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total          746                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     13505500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     13505500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.704438                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.704438                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 18103.887399                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 18103.887399                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.178199                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9694438                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           607991                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.945035                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.178199                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.974319                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.974319                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         23168061                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        23168061                       # Number of data accesses
system.cpu3.numPwrStateTransitions                576                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          289                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    91323622.837370                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   189595910.431768                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          289    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    640766500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            289                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    48224075000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  26392527000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8176046                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8176046                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8176046                       # number of overall hits
system.cpu3.icache.overall_hits::total        8176046                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         5648                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5648                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         5648                       # number of overall misses
system.cpu3.icache.overall_misses::total         5648                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    365620497                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    365620497                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    365620497                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    365620497                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8181694                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8181694                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8181694                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8181694                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000690                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000690                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000690                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000690                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64734.507259                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64734.507259                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64734.507259                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64734.507259                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1091                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    41.961538                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5415                       # number of writebacks
system.cpu3.icache.writebacks::total             5415                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          233                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          233                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          233                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          233                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5415                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5415                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5415                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5415                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    350228497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    350228497                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    350228497                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    350228497                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000662                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000662                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000662                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000662                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 64677.469437                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64677.469437                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 64677.469437                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64677.469437                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5415                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8176046                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8176046                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         5648                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5648                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    365620497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    365620497                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8181694                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8181694                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000690                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000690                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64734.507259                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64734.507259                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          233                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          233                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5415                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5415                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    350228497                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    350228497                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000662                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000662                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 64677.469437                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64677.469437                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8211973                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5447                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1507.613916                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         16368803                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        16368803                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8107267                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8107267                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8107267                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8107267                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2174203                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2174203                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2174203                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2174203                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 173629197998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 173629197998                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 173629197998                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 173629197998                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     10281470                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     10281470                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     10281470                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     10281470                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.211468                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.211468                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.211468                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.211468                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 79858.779515                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 79858.779515                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 79858.779515                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 79858.779515                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       969769                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        16549                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            11161                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            262                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    86.889078                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    63.164122                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       540540                       # number of writebacks
system.cpu3.dcache.writebacks::total           540540                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      1639591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1639591                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      1639591                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1639591                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       534612                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       534612                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       534612                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       534612                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  48924275000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  48924275000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  48924275000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  48924275000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.051998                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.051998                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.051998                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.051998                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 91513.611741                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91513.611741                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 91513.611741                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91513.611741                       # average overall mshr miss latency
system.cpu3.dcache.replacements                540540                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7980721                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7980721                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1878716                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1878716                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 143114310000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 143114310000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9859437                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9859437                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.190550                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.190550                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 76176.660017                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 76176.660017                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1363925                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1363925                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       514791                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       514791                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  46194911500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  46194911500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.052213                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.052213                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 89735.274121                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89735.274121                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       126546                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        126546                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       295487                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       295487                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  30514887998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  30514887998                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       422033                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       422033                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.700151                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.700151                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 103269.815586                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103269.815586                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       275666                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       275666                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        19821                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        19821                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2729363500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2729363500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.046966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.046966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 137700.595328                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 137700.595328                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       267882                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       267882                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         8662                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8662                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    154149500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    154149500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       276544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       276544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.031322                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.031322                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 17796.063265                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 17796.063265                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          203                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          203                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         8459                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8459                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    128164500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    128164500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.030588                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.030588                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 15151.259014                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15151.259014                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       275698                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       275698                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          485                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          485                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      3897500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      3897500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       276183                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       276183                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001756                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001756                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8036.082474                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8036.082474                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          476                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          476                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      3484500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      3484500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001723                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001723                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7320.378151                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7320.378151                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       721000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       721000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       658000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       658000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          348                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            348                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data          666                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total          666                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     13747500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     13747500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1014                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1014                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.656805                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.656805                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20641.891892                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20641.891892                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data          666                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total          666                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     13081500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     13081500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.656805                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.656805                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19641.891892                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19641.891892                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.740647                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9198901                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           543158                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.935958                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.740647                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.960645                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960645                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         22213553                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        22213553                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 94                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    13606031.914894                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14049775.300464                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           47    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       485500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     46061500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    73977118500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    639483500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9967232                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9967232                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9967232                       # number of overall hits
system.cpu0.icache.overall_hits::total        9967232                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       316336                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        316336                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       316336                       # number of overall misses
system.cpu0.icache.overall_misses::total       316336                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7398733499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7398733499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7398733499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7398733499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     10283568                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10283568                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     10283568                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10283568                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.030761                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.030761                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.030761                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.030761                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23388.844453                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23388.844453                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23388.844453                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23388.844453                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2218                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.912281                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       278407                       # number of writebacks
system.cpu0.icache.writebacks::total           278407                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        37919                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        37919                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        37919                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        37919                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       278417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       278417                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       278417                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       278417                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6440898999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6440898999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6440898999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6440898999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.027074                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.027074                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.027074                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.027074                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23134.000435                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23134.000435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23134.000435                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23134.000435                       # average overall mshr miss latency
system.cpu0.icache.replacements                278407                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9967232                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9967232                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       316336                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       316336                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7398733499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7398733499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     10283568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10283568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.030761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.030761                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23388.844453                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23388.844453                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        37919                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        37919                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       278417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       278417                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6440898999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6440898999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.027074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23134.000435                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23134.000435                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999299                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           10245849                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           278449                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            36.796142                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999299                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         20845553                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        20845553                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     10631446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        10631446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     10631446                       # number of overall hits
system.cpu0.dcache.overall_hits::total       10631446                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2790065                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2790065                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2790065                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2790065                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 202045918439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 202045918439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 202045918439                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 202045918439                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13421511                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13421511                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13421511                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13421511                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.207880                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.207880                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.207880                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.207880                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 72416.204798                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72416.204798                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 72416.204798                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72416.204798                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      9313441                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         4569                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           147511                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             34                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.137264                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   134.382353                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1128251                       # number of writebacks
system.cpu0.dcache.writebacks::total          1128251                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1672648                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1672648                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1672648                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1672648                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1117417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1117417                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1117417                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1117417                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  92107529515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  92107529515                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  92107529515                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  92107529515                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.083256                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.083256                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.083256                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.083256                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 82428.967445                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 82428.967445                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 82428.967445                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 82428.967445                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1128251                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      9899058                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9899058                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2398216                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2398216                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 167511202000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 167511202000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     12297274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     12297274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.195020                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.195020                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 69848.254703                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 69848.254703                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1325987                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1325987                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1072229                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1072229                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  88272632500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  88272632500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087192                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087192                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82326.287108                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82326.287108                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       732388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        732388                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       391849                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       391849                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  34534716439                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  34534716439                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1124237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1124237                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.348547                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.348547                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88132.715508                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88132.715508                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       346661                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       346661                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        45188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        45188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3834897015                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3834897015                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84865.384947                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84865.384947                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       352046                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       352046                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        17766                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        17766                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    235068500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    235068500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       369812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       369812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.048041                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048041                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 13231.368907                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13231.368907                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5735                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        12031                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        12031                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    180616500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    180616500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.032533                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.032533                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15012.592469                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15012.592469                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       354486                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       354486                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1203                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1203                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22254500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22254500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       355689                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       355689                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.003382                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.003382                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 18499.168745                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18499.168745                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1198                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1198                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     21059500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     21059500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.003368                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.003368                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 17578.881469                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17578.881469                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        18500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        18500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7914                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7914                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          873                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          873                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     21649500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     21649500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8787                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8787                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.099351                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.099351                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24798.969072                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24798.969072                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          873                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          873                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     20776500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     20776500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.099351                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.099351                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23798.969072                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23798.969072                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.989722                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           12479213                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1129351                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.049898                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.989722                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999679                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999679                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         29440917                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        29440917                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              241933                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              224149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2044                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              101655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1925                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               87666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1783                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               77970                       # number of demand (read+write) hits
system.l2.demand_hits::total                   739125                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             241933                       # number of overall hits
system.l2.overall_hits::.cpu0.data             224149                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2044                       # number of overall hits
system.l2.overall_hits::.cpu1.data             101655                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1925                       # number of overall hits
system.l2.overall_hits::.cpu2.data              87666                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1783                       # number of overall hits
system.l2.overall_hits::.cpu3.data              77970                       # number of overall hits
system.l2.overall_hits::total                  739125                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36474                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            903432                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3285                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            639924                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3709                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            517942                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3632                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            462926                       # number of demand (read+write) misses
system.l2.demand_misses::total                2571324                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36474                       # number of overall misses
system.l2.overall_misses::.cpu0.data           903432                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3285                       # number of overall misses
system.l2.overall_misses::.cpu1.data           639924                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3709                       # number of overall misses
system.l2.overall_misses::.cpu2.data           517942                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3632                       # number of overall misses
system.l2.overall_misses::.cpu3.data           462926                       # number of overall misses
system.l2.overall_misses::total               2571324                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3026658478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  87282948430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    281243494                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  64624300140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    325923980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  52914183818                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    320141486                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  46873415927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     255648815753                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3026658478                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  87282948430                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    281243494                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  64624300140                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    325923980                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  52914183818                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    320141486                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  46873415927                       # number of overall miss cycles
system.l2.overall_miss_latency::total    255648815753                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          278407                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1127581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5329                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          741579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          605608                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5415                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          540896                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3310449                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         278407                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1127581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5329                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         741579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         605608                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5415                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         540896                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3310449                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.131010                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.801213                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.616438                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.862921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.658324                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.855243                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.670729                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.855850                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.776730                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.131010                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.801213                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.616438                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.862921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.658324                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.855243                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.670729                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.855850                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.776730                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82981.260021                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96612.637620                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85614.457839                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100987.461230                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 87873.815044                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 102162.373042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88144.682269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 101254.662575                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99423.027107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82981.260021                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96612.637620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85614.457839                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100987.461230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 87873.815044                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 102162.373042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88144.682269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 101254.662575                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99423.027107                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              354848                       # number of writebacks
system.l2.writebacks::total                    354848                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            752                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1021                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            797                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            509                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            609                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5238                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           752                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           752                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1021                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           797                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           509                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           609                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5238                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       902680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2533                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       638903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       517145                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       462317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2566086                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       902680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2533                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       638903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       517145                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       462317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2566086                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2659745478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  78213899453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    206403996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  58172369150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    248011988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47691285324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    255330488                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  42212163432                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 229659209309                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2659745478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  78213899453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    206403996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  58172369150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    248011988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47691285324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    255330488                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  42212163432                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 229659209309                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.130841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.800546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.475324                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.861544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.525027                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.853927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.576731                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.854724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.775147                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.130841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.800546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.475324                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.861544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.525027                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.853927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.576731                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.854724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.775147                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73015.770665                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86646.319242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81485.983419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 91050.392861                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83844.485463                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 92220.335349                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 81758.081332                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 91305.669988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89497.861455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73015.770665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86646.319242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81485.983419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 91050.392861                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83844.485463                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 92220.335349                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 81758.081332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 91305.669988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89497.861455                       # average overall mshr miss latency
system.l2.replacements                        4787223                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       466009                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           466009                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       466009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       466009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      2643277                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2643277                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      2643277                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2643277                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             129                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              75                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  358                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           272                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                383                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      7817498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1297000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       977500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       389500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     10481498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          401                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          163                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              741                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.678304                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.343558                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.330357                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.276923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.516869                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 28740.801471                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 23160.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data 26418.918919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data 21638.888889                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 27366.835509                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          272                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           383                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      5490499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1126500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       760500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       359000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      7736499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.678304                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.343558                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.330357                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.276923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.516869                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20185.658088                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20116.071429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20554.054054                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 19944.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20199.736292                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           277                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           128                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                551                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          509                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          156                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           49                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              831                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      6705500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      2195000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      2575500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       506500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     11982500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          786                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          181                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          284                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          131                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1382                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.647583                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.646409                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.549296                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.374046                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.601302                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13173.870334                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 18760.683761                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 16509.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 10336.734694                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14419.374248                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          509                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          117                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          156                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           49                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          831                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     10316500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2339000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3094500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       978500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     16728500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.647583                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.646409                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.549296                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.374046                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.601302                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20268.172888                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19991.452991                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19836.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19969.387755                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20130.565584                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            14069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data              192                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data              141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data              120                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14522                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          30729                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          19488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          19523                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          19496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               89236                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3568938892                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2610906237                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2625492335                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2696272599                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11501610063                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        44798                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        19680                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        19664                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        19616                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            103758                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.685946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990244                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.992830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.993883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.860040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 116142.370139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 133975.073738                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 134482.012754                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 138298.758668                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 128889.798545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        30729                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        19523                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        19496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          89236                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3261648892                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2416026237                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2430262335                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2501312599                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10609250063                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.685946                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.990244                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.992830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.993883                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.860040                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 106142.370139                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 123975.073738                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 124482.012754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 128298.758668                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118889.798545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        241933                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2044                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1925                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1783                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             247685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36474                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3285                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3709                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3632                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            47100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3026658478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    281243494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    325923980                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    320141486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3953967438                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       278407                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5329                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5634                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5415                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         294785                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.131010                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.616438                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.658324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.670729                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.159777                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82981.260021                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85614.457839                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 87873.815044                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88144.682269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83948.353248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          752                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          751                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          509                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2059                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2533                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2958                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        45041                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2659745478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    206403996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    248011988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    255330488                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3369491950                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.130841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.475324                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.525027                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.576731                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.152793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73015.770665                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81485.983419                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83844.485463                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 81758.081332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74809.439178                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       210080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       101463                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        87525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        77850                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            476918                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       872703                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       620436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       498419                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       443430                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2434988                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  83714009538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  62013393903                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  50288691483                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  44177143328                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 240193238252                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1082783                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       721899                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       585944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       521280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2911906                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.805981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.859450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.850626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.850656                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.836218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95924.970509                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99951.314725                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 100896.417438                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99625.968762                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98642.473085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          752                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1021                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          797                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          609                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         3179                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       871951                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       619415                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       497622                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       442821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2431809                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  74952250561                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55756342913                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  45261022989                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  39710850833                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 215680467296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.805287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.858036                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.849265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.849488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.835126                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85959.246060                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90014.518397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 90954.626180                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89676.981970                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88691.368153                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            8                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               8                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             8                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            8                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       148000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       148000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     6416289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4787287                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.340277                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.991731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.797327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       16.428438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.045469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.245922                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.050580                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        5.330201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.044838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        5.065494                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.437371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.028083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.256694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.113218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.083284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000701                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.079148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  56162175                       # Number of tag accesses
system.l2.tags.data_accesses                 56162175                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2331264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      57771456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        162112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      40889792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        189312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      33097280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        199872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29588224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          164229312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2331264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       162112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       189312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       199872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2882560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22710208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22710208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         902679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         638903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2958                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         517145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3123                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         462316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2566083                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       354847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             354847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         31243235                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        774243995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2172600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        547998581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          2537130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        443564557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          2678653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        396536739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2200975488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     31243235                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2172600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      2537130                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      2678653                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         38631617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      304358647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            304358647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      304358647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        31243235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       774243995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2172600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       547998581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         2537130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       443564557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         2678653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       396536739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2505334135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    350304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    890699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2533.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    637639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    515496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3123.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    460737.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000405079750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21630                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21630                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4649838                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             329975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2566084                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     354847                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2566084                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   354847                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4543                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            118295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            124715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            121290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            121922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            260215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            244995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            190519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            176876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            213863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           188075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           125922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           112452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           125094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17641                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             20736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             24265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             27287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             27931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             34971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            27530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            20785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18595                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.76                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  75545865250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12748060000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123351090250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29630.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48380.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1422118                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  319845                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2566084                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               354847                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  660013                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  615664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  449809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  304919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  203732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  133556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   82471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   47590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   25123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   13307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   5439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  17454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  26247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1157959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    160.277592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   105.461843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.969371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       715100     61.76%     61.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       264975     22.88%     84.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        62890      5.43%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        29841      2.58%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18088      1.56%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12594      1.09%     95.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9223      0.80%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7303      0.63%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        37945      3.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1157959                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     117.874804                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.620928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           9189     42.48%     42.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         5632     26.04%     68.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         4748     21.95%     90.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          565      2.61%     93.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           89      0.41%     93.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           75      0.35%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          140      0.65%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          208      0.96%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          240      1.11%     96.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          226      1.04%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          200      0.92%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          137      0.63%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           67      0.31%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           22      0.10%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           18      0.08%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023           22      0.10%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           18      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            6      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            6      0.03%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            6      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            9      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21630                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21630                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.195377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.183336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.653479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            19595     90.59%     90.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              385      1.78%     92.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1241      5.74%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              310      1.43%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               80      0.37%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21630                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              163175168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1054208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22419584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               164229376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22710208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2186.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       300.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2200.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    304.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   74616687500                       # Total gap between requests
system.mem_ctrls.avgGap                      25545.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2331328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     57004736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       162112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     40808896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       189312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32991744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       199872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     29487168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22419584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 31244092.299995113164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 763968533.437102913857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2172599.604575935751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 546914425.291036367416                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 2537129.739571898244                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 442150179.929126203060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 2678653.203746801242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 395182401.900317013264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 300463749.340930819511                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       902679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2533                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       638903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2958                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       517145                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3123                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       462316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       354847                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1154072496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40913890450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     99737744                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31666624255                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    123718747                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  26229533456                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    124361241                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  23039151861                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1836683377345                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31681.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45324.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39375.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49564.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41825.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     50719.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     39821.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     49834.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5175986.77                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    60.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4228136640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2247326895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8891184960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          941881140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       5890095120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33675928320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        294098880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        56168651955                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        752.763466                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    471628998                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2491580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71653393002                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4039654920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2147127510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9313037580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          886716180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       5890095120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      33308131830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        603822240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        56188585380                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        753.030611                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1291423750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2491580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70833598250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                610                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          306                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    59930421.568627                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   142501604.175407                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          306    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    548166500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            306                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56277893000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  18338709000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9298095                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9298095                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9298095                       # number of overall hits
system.cpu1.icache.overall_hits::total        9298095                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5621                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5621                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5621                       # number of overall misses
system.cpu1.icache.overall_misses::total         5621                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    334318499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    334318499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    334318499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    334318499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9303716                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9303716                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9303716                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9303716                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000604                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000604                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000604                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000604                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 59476.694360                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59476.694360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 59476.694360                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59476.694360                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          237                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.857143                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5329                       # number of writebacks
system.cpu1.icache.writebacks::total             5329                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          292                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          292                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          292                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          292                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5329                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5329                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5329                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5329                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    314378999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    314378999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    314378999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    314378999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000573                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000573                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000573                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000573                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 58993.994933                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58993.994933                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 58993.994933                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58993.994933                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5329                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9298095                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9298095                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5621                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5621                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    334318499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    334318499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9303716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9303716                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000604                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000604                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 59476.694360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59476.694360                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          292                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          292                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5329                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5329                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    314378999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    314378999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000573                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 58993.994933                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58993.994933                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9469169                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5361                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1766.306473                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18612761                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18612761                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9239320                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9239320                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9239320                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9239320                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2278487                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2278487                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2278487                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2278487                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 177318152989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 177318152989                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 177318152989                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 177318152989                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11517807                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11517807                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11517807                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11517807                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.197823                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.197823                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.197823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.197823                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77822.762644                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77822.762644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77822.762644                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77822.762644                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3885431                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         9331                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            52977                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            161                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    73.341846                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.956522                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       741410                       # number of writebacks
system.cpu1.dcache.writebacks::total           741410                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1543221                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1543221                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1543221                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1543221                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       735266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       735266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       735266                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       735266                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  67341133995                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  67341133995                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  67341133995                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  67341133995                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.063837                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.063837                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.063837                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.063837                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91587.444537                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91587.444537                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91587.444537                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91587.444537                       # average overall mshr miss latency
system.cpu1.dcache.replacements                741410                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      9099202                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9099202                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1983383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1983383                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 147702821500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 147702821500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11082585                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11082585                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.178964                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.178964                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74470.145958                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74470.145958                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1268056                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1268056                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       715327                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       715327                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  64693402500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  64693402500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.064545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.064545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90438.921640                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90438.921640                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       140118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        140118                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       295104                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       295104                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  29615331489                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  29615331489                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       435222                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       435222                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.678054                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.678054                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100355.574608                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100355.574608                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       275165                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       275165                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        19939                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        19939                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2647731495                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2647731495                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.045813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.045813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 132791.589097                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 132791.589097                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       306197                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       306197                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         9195                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         9195                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    145996000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    145996000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       315392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       315392                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.029154                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.029154                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 15877.759652                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15877.759652                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          193                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          193                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         9002                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9002                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    127346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    127346000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.028542                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.028542                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 14146.411908                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14146.411908                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       314329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       314329                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          614                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          614                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6089000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6089000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       314943                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       314943                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001950                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001950                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9916.938111                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9916.938111                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          592                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          592                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5568000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5568000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001880                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001880                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9405.405405                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9405.405405                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       904500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       904500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       833500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       833500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          316                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            316                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          739                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          739                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     14209000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     14209000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1055                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1055                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.700474                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.700474                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19227.334235                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19227.334235                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          738                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          738                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     13470000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     13470000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.699526                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.699526                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18252.032520                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18252.032520                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.447212                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10608064                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           744365                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.251159                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.447212                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982725                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982725                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25042731                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25042731                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  74616602000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3214346                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            4                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       820857                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2844311                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4432375                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3136                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2723                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           5859                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          232                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           104955                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          104955                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        294796                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2919555                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            8                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            8                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       835231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3388546                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2228940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        16902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1820606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        16245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1625847                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9948304                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     35636032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    144373248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       682112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94911296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       721152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     77500352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       693120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     69211840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              423729152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4800048                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23291968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8155712                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.369201                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.645745                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5620869     68.92%     68.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2290197     28.08%     97.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55898      0.69%     97.69% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 145891      1.79%     99.47% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  42857      0.53%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8155712                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6686543276                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         913633303                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8837006                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         816134141                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8389319                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1696789055                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         417734767                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1118444795                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8378973                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
