// Seed: 1892522978
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2 = 1;
  wor id_3;
  assign id_3 = id_1;
  assign id_2 = id_2 * id_3;
endmodule
module module_1 (
    output tri1  id_0,
    output uwire id_1,
    output tri0  id_2,
    output tri0  id_3
);
  wire id_5;
  wire id_6;
  assign id_3 = id_5;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6
  );
  assign modCall_1.type_4 = 0;
  wire id_9;
  wire id_10 = id_7, id_11, id_12;
endmodule
