\hypertarget{group___l_p_t_m_r___peripheral}{}\section{L\+P\+T\+M\+R}
\label{group___l_p_t_m_r___peripheral}\index{L\+P\+T\+M\+R@{L\+P\+T\+M\+R}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___l_p_t_m_r___register___accessor___macros}{L\+P\+T\+M\+R -\/ Register accessor macros}
\item 
\hyperlink{group___l_p_t_m_r___register___masks}{L\+P\+T\+M\+R Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_t_m_r___mem_map}{L\+P\+T\+M\+R\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___l_p_t_m_r___peripheral_ga90a9194151ad11b422bcab162e797eda}{L\+P\+T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___l_p_t_m_r___peripheral_ga765226e2eeb35160c12820d4a2541320}{L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+Ptr})0x40040000u)
\item 
\#define \hyperlink{group___l_p_t_m_r___peripheral_gac92660dedc63be48d689d43efc9f2c82}{L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___l_p_t_m_r___peripheral_ga90a9194151ad11b422bcab162e797eda}{L\+P\+T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_l_p_t_m_r___mem_map}{L\+P\+T\+M\+R\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___l_p_t_m_r___peripheral_ga765226e2eeb35160c12820d4a2541320}{L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___l_p_t_m_r___peripheral_ga90a9194151ad11b422bcab162e797eda}{}\index{L\+P\+T\+M\+R@{L\+P\+T\+M\+R}!L\+P\+T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{L\+P\+T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{L\+P\+T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{L\+P\+T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!L\+P\+T\+M\+R@{L\+P\+T\+M\+R}}
\subsubsection[{L\+P\+T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+Ptr})0x40040000u)}\label{group___l_p_t_m_r___peripheral_ga90a9194151ad11b422bcab162e797eda}
Peripheral L\+P\+T\+M\+R0 base pointer \hypertarget{group___l_p_t_m_r___peripheral_gac92660dedc63be48d689d43efc9f2c82}{}\index{L\+P\+T\+M\+R@{L\+P\+T\+M\+R}!L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!L\+P\+T\+M\+R@{L\+P\+T\+M\+R}}
\subsubsection[{L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define L\+P\+T\+M\+R\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf L\+P\+T\+M\+R0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___l_p_t_m_r___peripheral_gac92660dedc63be48d689d43efc9f2c82}
Array initializer of L\+P\+T\+M\+R peripheral base pointers 

\subsection{Typedef Documentation}
\hypertarget{group___l_p_t_m_r___peripheral_ga765226e2eeb35160c12820d4a2541320}{}\index{L\+P\+T\+M\+R@{L\+P\+T\+M\+R}!L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+Ptr@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+Ptr}}
\index{L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+Ptr@{L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+Ptr}!L\+P\+T\+M\+R@{L\+P\+T\+M\+R}}
\subsubsection[{L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf L\+P\+T\+M\+R\+\_\+\+Mem\+Map}$\ast$ {\bf L\+P\+T\+M\+R\+\_\+\+Mem\+Map\+Ptr}}\label{group___l_p_t_m_r___peripheral_ga765226e2eeb35160c12820d4a2541320}
L\+P\+T\+M\+R -\/ Peripheral register structure 