// Seed: 2439861822
module module_0 (
    input wand id_0,
    input wire id_1,
    input wor id_2,
    input uwire id_3,
    input wire id_4,
    input supply0 id_5,
    output supply1 id_6,
    input uwire id_7
    , id_11,
    input wire id_8,
    input tri1 id_9
);
  always @(id_2 or posedge -1 or posedge 1)
    if (1) begin : LABEL_0
      id_11 = id_1;
    end else id_11 <= id_3 & -1;
  logic id_12;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    output wor id_4,
    output wire id_5,
    output logic id_6,
    output wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri id_10,
    output wor id_11,
    input tri1 id_12
);
  initial begin : LABEL_0
    id_6 = id_12;
  end
  module_0 modCall_1 (
      id_0,
      id_10,
      id_3,
      id_3,
      id_2,
      id_12,
      id_7,
      id_12,
      id_10,
      id_9
  );
endmodule
