module wideexpr_00265(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[3]?5'sb10010:((2'sb11)^(~&(5'sb10100)))<<(s7));
  assign y1 = (ctrl[2]?((((s7)<<<((ctrl[7]?|(+(s4)):~|(s2))))>>({1{((ctrl[7]?{1{1'sb0}}:5'sb01000))<<<((-(1'sb1))+((2'sb10)-(s6)))}}))>>>(((s3)>>($signed({1{$signed(6'sb111000)}})))>>>(({-(1'sb0)})+(s6))))>>((u4)+((ctrl[6]?{3{(ctrl[7]?s1:(ctrl[1]?s7:s6))}}:$unsigned(-(~^((s1)+(1'sb0))))))):($signed(s7))-((($signed(+(s3)))^((s0)>>>(u6)))-(-(+(1'sb0)))));
  assign y2 = ((s3)>>>({2{s6}}))^~((($signed(((6'sb111101)-(6'sb010000))<<(s7)))>>>(-(+(-(s0)))))|(-(($signed(!(5'sb10011)))-(s2))));
  assign y3 = 2'sb10;
  assign y4 = $signed({((ctrl[3]?2'sb01:s4))>>>(|(u6))});
  assign y5 = $unsigned((ctrl[5]?s0:-((ctrl[1]?{1{4'sb1000}}:{4{(6'sb110001)>>(4'sb0100)}}))));
  assign y6 = (3'sb111)<=(({(4'sb0100)|(4'sb1111),^(($signed(6'sb101100))|((s4)+(s0))),s0})-((ctrl[0]?4'sb0100:(s5)>>($signed($unsigned(3'b101))))));
  assign y7 = u3;
endmodule
