AArch64 S+dmb.stlp+dmb.ldpl
"DMB.STdWWLP Rfe DMB.LDdRWPL WseLL"
Cycle=Rfe DMB.LDdRWPL WseLL DMB.STdWWLP
Relax=
Safe=Rfe DMB.LDdRW DMB.STdWW WseLL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=W
Com=Rf Ws
Orig=DMB.STdWWLP Rfe DMB.LDdRWPL WseLL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#2    | LDR W0,[X1]  ;
 STLR W0,[X1] | DMB LD       ;
 DMB ST       | MOV W2,#1    ;
 MOV W2,#1    | STLR W2,[X3] ;
 STR W2,[X3]  |              ;
exists
(x=2 /\ 1:X0=1)
