/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  reg [11:0] _03_;
  reg [2:0] _04_;
  wire [9:0] _05_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_13z;
  wire [14:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [19:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_22z;
  wire [15:0] celloutsig_0_23z;
  wire [17:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [5:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire [8:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~((celloutsig_1_10z | celloutsig_1_7z) & celloutsig_1_2z);
  assign celloutsig_1_7z = ~((celloutsig_1_6z[11] | celloutsig_1_0z) & _00_);
  assign celloutsig_1_18z = _01_ | celloutsig_1_16z[0];
  assign celloutsig_0_8z = celloutsig_0_2z[1] ^ in_data[66];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 12'h000;
    else _03_ <= { celloutsig_1_6z[3:1], celloutsig_1_8z, celloutsig_1_2z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _04_ <= 3'h0;
    else _04_ <= { in_data[48:47], celloutsig_0_10z };
  reg [9:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _12_ <= 10'h000;
    else _12_ <= { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z };
  assign { _05_[9:8], _00_, _05_[6:3], _02_[6], _01_, _02_[4] } = _12_;
  assign celloutsig_0_6z = { celloutsig_0_2z[4], celloutsig_0_4z } & celloutsig_0_2z[9:3];
  assign celloutsig_0_9z = { celloutsig_0_4z[2:0], celloutsig_0_4z } & { celloutsig_0_3z[5:4], celloutsig_0_0z[3:1], celloutsig_0_0z };
  assign celloutsig_1_6z = in_data[138:124] & { in_data[106:96], celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[136:133] == in_data[126:123];
  assign celloutsig_0_10z = celloutsig_0_9z[5] & ~(celloutsig_0_4z[0]);
  assign celloutsig_0_11z = { celloutsig_0_3z[6:4], celloutsig_0_0z } % { 1'h1, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_6z[5:0], celloutsig_0_13z } % { 1'h1, celloutsig_0_1z[13:0] };
  assign celloutsig_0_4z = { celloutsig_0_2z[6:5], celloutsig_0_0z } * { celloutsig_0_1z[9:8], celloutsig_0_0z };
  assign celloutsig_0_17z = in_data[43:34] * { celloutsig_0_2z[12], celloutsig_0_13z };
  assign celloutsig_0_3z[7:4] = in_data[80] ? celloutsig_0_2z[17:14] : in_data[27:24];
  assign celloutsig_0_2z = - celloutsig_0_1z[17:0];
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = in_data[142] & celloutsig_1_8z[3];
  assign celloutsig_1_3z = celloutsig_1_1z[2] & celloutsig_1_2z;
  assign celloutsig_0_1z = in_data[29:10] >> { in_data[63:48], celloutsig_0_0z };
  assign celloutsig_0_18z = celloutsig_0_16z[12:1] >> { celloutsig_0_2z[5:2], celloutsig_0_3z[7:4], celloutsig_0_0z };
  assign celloutsig_0_23z = { in_data[90:78], _04_ } >> celloutsig_0_2z[17:2];
  assign celloutsig_1_16z = { celloutsig_1_6z[4:2], celloutsig_1_2z } << _03_[8:5];
  assign celloutsig_0_22z = { celloutsig_0_11z[5:1], celloutsig_0_11z } >>> { celloutsig_0_18z[10:9], celloutsig_0_17z };
  assign celloutsig_1_8z = { celloutsig_1_6z[12:11], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z } >>> { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[89:86] - in_data[51:48];
  assign celloutsig_0_13z = in_data[28:20] - { celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_1z = in_data[144:141] - in_data[146:143];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z } - { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign _02_[5] = _01_;
  assign { _05_[7], _05_[2:0] } = { _00_, _02_[6], _01_, _02_[4] };
  assign celloutsig_0_3z[3:0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[43:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
