TimeQuest Timing Analyzer report for AP9
Tue Dec 12 16:34:19 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1100mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1100mV 85C Model Setup Summary
  8. Slow 1100mV 85C Model Hold Summary
  9. Slow 1100mV 85C Model Recovery Summary
 10. Slow 1100mV 85C Model Removal Summary
 11. Slow 1100mV 85C Model Minimum Pulse Width Summary
 12. Setup Times
 13. Hold Times
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Slow 1100mV 85C Model Metastability Report
 17. Slow 1100mV 0C Model Fmax Summary
 18. Slow 1100mV 0C Model Setup Summary
 19. Slow 1100mV 0C Model Hold Summary
 20. Slow 1100mV 0C Model Recovery Summary
 21. Slow 1100mV 0C Model Removal Summary
 22. Slow 1100mV 0C Model Minimum Pulse Width Summary
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Slow 1100mV 0C Model Metastability Report
 28. Fast 1100mV 85C Model Setup Summary
 29. Fast 1100mV 85C Model Hold Summary
 30. Fast 1100mV 85C Model Recovery Summary
 31. Fast 1100mV 85C Model Removal Summary
 32. Fast 1100mV 85C Model Minimum Pulse Width Summary
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast 1100mV 85C Model Metastability Report
 38. Fast 1100mV 0C Model Setup Summary
 39. Fast 1100mV 0C Model Hold Summary
 40. Fast 1100mV 0C Model Recovery Summary
 41. Fast 1100mV 0C Model Removal Summary
 42. Fast 1100mV 0C Model Minimum Pulse Width Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1100mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1100mv 0c Model)
 56. Signal Integrity Metrics (Slow 1100mv 85c Model)
 57. Signal Integrity Metrics (Fast 1100mv 0c Model)
 58. Signal Integrity Metrics (Fast 1100mv 85c Model)
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; AP9                                                                ;
; Device Family      ; Cyclone V                                                          ;
; Device Name        ; 5CEBA4F23C7                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.58        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  52.6%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+
; clk_div:inst25|clock_1Khz_int                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Khz_int }                                                                    ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_1Mhz_int }                                                                    ;
; clk_div:inst25|clock_10Hz_int                                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Hz_int }                                                                    ;
; clk_div:inst25|clock_10Khz_int                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_10Khz_int }                                                                   ;
; clk_div:inst25|clock_100hz_int                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100hz_int }                                                                   ;
; clk_div:inst25|clock_100KHz                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100KHz }                                                                      ;
; clk_div:inst25|clock_100Khz_int                                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_div:inst25|clock_100Khz_int }                                                                  ;
; CLOCK_50                                                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                         ;
; keyviewer:inst26|GamePaused                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keyviewer:inst26|GamePaused }                                                                      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] }                                                   ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result } ;
; SW[8]                                                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[8] }                                                                                            ;
+--------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                                     ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------+
; 9.97 MHz   ; 9.97 MHz        ; SW[8]                                                                                            ;      ;
; 88.11 MHz  ; 88.11 MHz       ; CLOCK_50                                                                                         ;      ;
; 124.95 MHz ; 124.95 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ;      ;
; 393.24 MHz ; 393.24 MHz      ; clk_div:inst25|clock_1Khz_int                                                                    ;      ;
; 431.97 MHz ; 431.97 MHz      ; clk_div:inst25|clock_10Hz_int                                                                    ;      ;
; 439.37 MHz ; 439.37 MHz      ; clk_div:inst25|clock_10Khz_int                                                                   ;      ;
; 441.5 MHz  ; 441.5 MHz       ; clk_div:inst25|clock_1Mhz_int                                                                    ;      ;
; 447.03 MHz ; 447.03 MHz      ; clk_div:inst25|clock_100Khz_int                                                                  ;      ;
; 460.41 MHz ; 460.41 MHz      ; clk_div:inst25|clock_100hz_int                                                                   ;      ;
; 494.8 MHz  ; 494.8 MHz       ; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ;      ;
; 623.83 MHz ; 623.83 MHz      ; clk_div:inst25|clock_100KHz                                                                      ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; SW[8]                                                                                            ; -99.300 ; -66974.367    ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -20.772 ; -1379.673     ;
; CLOCK_50                                                                                         ; -9.033  ; -9274.792     ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; -5.851  ; -17.313       ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -1.543  ; -6.253        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; -1.315  ; -9.480        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -1.276  ; -7.926        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -1.265  ; -6.172        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -1.237  ; -7.272        ;
; clk_div:inst25|clock_100hz_int                                                                   ; -1.172  ; -4.703        ;
; clk_div:inst25|clock_100KHz                                                                      ; -0.603  ; -1.557        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; SW[8]                                                                                            ; -8.378 ; -30.836       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -6.178 ; -188.137      ;
; CLOCK_50                                                                                         ; -2.541 ; -752.785      ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -0.887 ; -0.887        ;
; clk_div:inst25|clock_100hz_int                                                                   ; -0.719 ; -0.719        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -0.665 ; -0.665        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -0.645 ; -0.645        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -0.580 ; -0.580        ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0.127  ; 0.000         ;
; clk_div:inst25|clock_100KHz                                                                      ; 0.163  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                                                                    ; 0.521  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                         ; -2.636 ; -7139.945     ;
; SW[8]                                                                                            ; -0.582 ; -1058.399     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -0.538 ; -196.859      ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; -0.538 ; -13.120       ;
; clk_div:inst25|clock_10Hz_int                                                                    ; -0.538 ; -6.153        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -0.538 ; -5.659        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -0.538 ; -4.616        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -0.538 ; -4.613        ;
; clk_div:inst25|clock_100hz_int                                                                   ; -0.538 ; -3.952        ;
; clk_div:inst25|clock_100KHz                                                                      ; -0.538 ; -3.845        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -0.538 ; -3.843        ;
; keyviewer:inst26|GamePaused                                                                      ; 0.328  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 4.928  ; 5.395  ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 1.655  ; 3.262  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.655  ; 3.262  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 2.336  ; 2.642  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 2.336  ; 2.642  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.456  ; 3.444  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.456  ; 3.444  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1.133 ; -0.896 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1.194 ; -0.956 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.100  ; 0.522  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.100  ; 0.522  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.022  ; 0.416  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.050 ; 0.409  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.474 ; -0.973 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 4.940  ; 4.444  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 4.940  ; 4.444  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -1.563 ; -1.851 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -1.563 ; -1.851 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.140  ; 1.453  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.140  ; 1.453  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.932  ; 3.690  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.986  ; 3.744  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.516  ; 3.139  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.102  ; 2.730  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.516  ; 3.139  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.161  ; 2.704  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.889  ; 8.401  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.889  ; 8.401  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.889  ; 8.401  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.889  ; 8.401  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.493 ; 15.113 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.493 ; 15.113 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.576 ; 13.760 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.728 ; 14.008 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.462 ; 13.753 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.674 ; 14.141 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.633 ; 13.839 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.130 ; 13.349 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.674 ; 14.141 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.212 ; 13.468 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.041 ; 14.591 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.228 ; 14.686 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.506 ; 13.723 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.590 ; 13.925 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.724 ; 14.184 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.228 ; 14.686 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.628 ; 14.008 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                              ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.328  ; 7.758  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.328  ; 7.758  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.328  ; 7.758  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.328  ; 7.758  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.570  ; 9.785  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.481 ; 10.959 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.685  ; 9.817  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.808  ; 10.010 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.570  ; 9.785  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.291  ; 9.478  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.735  ; 9.890  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.291  ; 9.478  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.741  ; 10.114 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.355  ; 9.562  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.114 ; 10.592 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.611  ; 9.773  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.611  ; 9.773  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.667  ; 9.903  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.805  ; 10.180 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 10.276 ; 10.635 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.742  ; 10.058 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                                      ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------+
; 9.9 MHz    ; 9.9 MHz         ; SW[8]                                                                                            ;      ;
; 92.4 MHz   ; 92.4 MHz        ; CLOCK_50                                                                                         ;      ;
; 127.53 MHz ; 127.53 MHz      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ;      ;
; 384.76 MHz ; 384.76 MHz      ; clk_div:inst25|clock_1Khz_int                                                                    ;      ;
; 426.26 MHz ; 426.26 MHz      ; clk_div:inst25|clock_10Hz_int                                                                    ;      ;
; 427.72 MHz ; 427.72 MHz      ; clk_div:inst25|clock_1Mhz_int                                                                    ;      ;
; 432.71 MHz ; 432.71 MHz      ; clk_div:inst25|clock_10Khz_int                                                                   ;      ;
; 433.84 MHz ; 433.84 MHz      ; clk_div:inst25|clock_100Khz_int                                                                  ;      ;
; 448.63 MHz ; 448.63 MHz      ; clk_div:inst25|clock_100hz_int                                                                   ;      ;
; 508.39 MHz ; 508.39 MHz      ; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ;      ;
; 603.5 MHz  ; 603.5 MHz       ; clk_div:inst25|clock_100KHz                                                                      ;      ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                                          ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; Clock                                                                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+----------+---------------+
; SW[8]                                                                                            ; -100.015 ; -67466.560    ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -21.361  ; -1403.339     ;
; CLOCK_50                                                                                         ; -8.784   ; -8936.743     ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; -5.781   ; -16.549       ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -1.599   ; -6.514        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; -1.346   ; -9.568        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -1.338   ; -6.284        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -1.311   ; -8.262        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -1.305   ; -7.571        ;
; clk_div:inst25|clock_100hz_int                                                                   ; -1.229   ; -4.763        ;
; clk_div:inst25|clock_100KHz                                                                      ; -0.657   ; -1.601        ;
+--------------------------------------------------------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; SW[8]                                                                                            ; -8.238 ; -30.257       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -6.034 ; -183.081      ;
; CLOCK_50                                                                                         ; -2.581 ; -923.675      ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -0.828 ; -0.828        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -0.600 ; -0.600        ;
; clk_div:inst25|clock_100hz_int                                                                   ; -0.588 ; -0.588        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -0.494 ; -0.494        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -0.466 ; -0.466        ;
; clk_div:inst25|clock_100KHz                                                                      ; 0.147  ; 0.000         ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0.200  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                                                                    ; 0.478  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                         ; -2.636 ; -7138.299     ;
; SW[8]                                                                                            ; -0.538 ; -1017.220     ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -0.538 ; -196.001      ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; -0.538 ; -13.123       ;
; clk_div:inst25|clock_10Hz_int                                                                    ; -0.538 ; -6.173        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -0.538 ; -5.626        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -0.538 ; -4.624        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -0.538 ; -4.621        ;
; clk_div:inst25|clock_100hz_int                                                                   ; -0.538 ; -3.904        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -0.538 ; -3.860        ;
; clk_div:inst25|clock_100KHz                                                                      ; -0.538 ; -3.856        ;
; keyviewer:inst26|GamePaused                                                                      ; 0.281  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 4.623  ; 5.131  ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 1.426  ; 3.017  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.426  ; 3.017  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 2.333  ; 2.678  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 2.333  ; 2.678  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.283  ; 3.372  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.283  ; 3.372  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1.071 ; -0.812 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1.100 ; -0.845 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.223  ; 0.653  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.223  ; 0.653  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.095  ; 0.517  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.051  ; 0.540  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.227 ; -0.824 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 4.981  ; 4.452  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 4.981  ; 4.452  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -1.565 ; -1.892 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -1.565 ; -1.892 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.235  ; 1.510  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.235  ; 1.510  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.837  ; 3.579  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.862  ; 3.609  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.468  ; 3.059  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.962  ; 2.565  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.468  ; 3.059  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.073  ; 2.602  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.487  ; 8.068  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.487  ; 8.068  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.487  ; 8.068  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.487  ; 8.068  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.945 ; 14.569 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.945 ; 14.569 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.070 ; 13.291 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.199 ; 13.508 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 12.987 ; 13.291 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.184 ; 13.636 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.174 ; 13.386 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 12.689 ; 12.912 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.184 ; 13.636 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 12.734 ; 13.009 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.564 ; 14.092 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.687 ; 14.174 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.030 ; 13.257 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.094 ; 13.447 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.234 ; 13.693 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.687 ; 14.174 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.176 ; 13.533 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+-----------+------------------------------------------------+-------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 6.927 ; 7.428  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 6.927 ; 7.428  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 6.927 ; 7.428  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 6.927 ; 7.428  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.141 ; 9.368  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.989 ; 10.492 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.223 ; 9.385  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.322 ; 9.552  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.141 ; 9.368  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.896 ; 9.088  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.326 ; 9.487  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.896 ; 9.088  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.303 ; 9.679  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 8.922 ; 9.150  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.689 ; 10.154 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.177 ; 9.356  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.177 ; 9.356  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.216 ; 9.478  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.369 ; 9.755  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.784 ; 10.184 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 9.334 ; 9.632  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+--------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; SW[8]                                                                                            ; -50.681 ; -33919.717    ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -8.708  ; -555.605      ;
; CLOCK_50                                                                                         ; -4.202  ; -4126.373     ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; -2.780  ; -3.080        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -0.445  ; -1.499        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; -0.320  ; -2.127        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -0.309  ; -1.628        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -0.285  ; -1.623        ;
; clk_div:inst25|clock_100hz_int                                                                   ; -0.256  ; -0.778        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -0.250  ; -1.114        ;
; clk_div:inst25|clock_100KHz                                                                      ; -0.001  ; -0.001        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; SW[8]                                                                                            ; -3.994 ; -15.004       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -3.317 ; -101.217      ;
; CLOCK_50                                                                                         ; -1.286 ; -437.527      ;
; clk_div:inst25|clock_100hz_int                                                                   ; -0.585 ; -0.585        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -0.584 ; -0.584        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -0.512 ; -0.512        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -0.465 ; -0.465        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -0.426 ; -0.426        ;
; clk_div:inst25|clock_100KHz                                                                      ; 0.021  ; 0.000         ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0.106  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                                                                    ; 0.210  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                         ; -2.174 ; -5850.462     ;
; SW[8]                                                                                            ; -0.643 ; -894.945      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -0.133 ; -0.241        ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0.001  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                                                                   ; 0.085  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                                                                   ; 0.131  ; 0.000         ;
; clk_div:inst25|clock_100KHz                                                                      ; 0.142  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; 0.144  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                                                                    ; 0.145  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                                                                  ; 0.146  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                                                                    ; 0.155  ; 0.000         ;
; keyviewer:inst26|GamePaused                                                                      ; 0.432  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 2.592  ; 3.368  ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 0.872  ; 2.629  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 0.872  ; 2.629  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 1.057  ; 1.803  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 1.057  ; 1.803  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.991  ; 2.274  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.991  ; 2.274  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.951 ; -0.268 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -1.004 ; -0.323 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.389 ; 0.443  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.389 ; 0.443  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.447 ; 0.382  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.427 ; 0.443  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.265 ; -1.130 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 2.469  ; 1.566  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.469  ; 1.566  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -0.634 ; -1.362 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -0.634 ; -1.362 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.110  ; 0.110  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.110  ; 0.110  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.178  ; 1.498  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.228  ; 1.550  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.968  ; 1.171  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.815  ; 1.012  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.968  ; 1.171  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.762  ; 0.941  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 4.208 ; 5.150 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.208 ; 5.150 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 4.208 ; 5.150 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 4.208 ; 5.150 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.597 ; 8.183 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.597 ; 8.183 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.983 ; 7.195 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.093 ; 7.367 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.015 ; 7.277 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.172 ; 7.604 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.131 ; 7.343 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.827 ; 7.034 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.172 ; 7.604 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.871 ; 7.110 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.406 ; 7.894 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.423 ; 7.875 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.996 ; 7.224 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.057 ; 7.364 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.216 ; 7.648 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.423 ; 7.875 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.167 ; 7.507 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.965 ; 4.858 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.965 ; 4.858 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.965 ; 4.858 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.965 ; 4.858 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.293 ; 5.476 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.837 ; 6.332 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.293 ; 5.476 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.386 ; 5.611 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.319 ; 5.535 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.164 ; 5.348 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.428 ; 5.609 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.164 ; 5.348 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.455 ; 5.823 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.199 ; 5.404 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.696 ; 6.137 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.297 ; 5.492 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.297 ; 5.492 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.344 ; 5.590 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.509 ; 5.882 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.698 ; 6.084 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.476 ; 5.772 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Fast 1100mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; SW[8]                                                                                            ; -46.413 ; -31052.966    ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -8.236  ; -511.795      ;
; CLOCK_50                                                                                         ; -3.726  ; -3584.466     ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; -2.649  ; -2.824        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -0.382  ; -1.261        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; -0.270  ; -1.725        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -0.261  ; -1.326        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -0.243  ; -1.362        ;
; clk_div:inst25|clock_100hz_int                                                                   ; -0.216  ; -0.575        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -0.212  ; -0.839        ;
; clk_div:inst25|clock_100KHz                                                                      ; 0.023   ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; SW[8]                                                                                            ; -3.856 ; -14.514       ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -3.146 ; -96.288       ;
; CLOCK_50                                                                                         ; -1.259 ; -517.986      ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; -0.555 ; -0.555        ;
; clk_div:inst25|clock_100hz_int                                                                   ; -0.534 ; -0.534        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; -0.459 ; -0.459        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; -0.446 ; -0.446        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; -0.403 ; -0.403        ;
; clk_div:inst25|clock_100KHz                                                                      ; 0.007  ; 0.000         ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0.108  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                                                                    ; 0.177  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                                          ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                         ; -2.174 ; -5951.794     ;
; SW[8]                                                                                            ; -0.653 ; -925.568      ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -0.100 ; -0.180        ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0.013  ; 0.000         ;
; clk_div:inst25|clock_10Khz_int                                                                   ; 0.103  ; 0.000         ;
; clk_div:inst25|clock_100hz_int                                                                   ; 0.143  ; 0.000         ;
; clk_div:inst25|clock_10Hz_int                                                                    ; 0.143  ; 0.000         ;
; clk_div:inst25|clock_100KHz                                                                      ; 0.144  ; 0.000         ;
; clk_div:inst25|clock_100Khz_int                                                                  ; 0.144  ; 0.000         ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; 0.146  ; 0.000         ;
; clk_div:inst25|clock_1Khz_int                                                                    ; 0.147  ; 0.000         ;
; keyviewer:inst26|GamePaused                                                                      ; 0.428  ; 0.000         ;
+--------------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 2.201  ; 3.074  ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 0.648  ; 2.255  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 0.648  ; 2.255  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 1.049  ; 1.842  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 1.049  ; 1.842  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.862  ; 2.133  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.862  ; 2.133  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.814 ; -0.078 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.868 ; -0.134 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.307 ; 0.547  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.307 ; 0.543  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.379 ; 0.475  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.342 ; 0.547  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.146 ; -1.056 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 2.461  ; 1.541  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 2.461  ; 1.541  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -0.640 ; -1.417 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -0.640 ; -1.417 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.119  ; 0.107  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.119  ; 0.107  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.022  ; 1.288  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.073  ; 1.342  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.869  ; 1.034  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.697  ; 0.865  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.869  ; 1.034  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 1.658  ; 0.807  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                    ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.847 ; 4.818 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.847 ; 4.818 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.847 ; 4.818 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.847 ; 4.818 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.047 ; 7.517 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 7.047 ; 7.517 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.442 ; 6.638 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.522 ; 6.765 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.472 ; 6.696 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.646 ; 6.982 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.612 ; 6.791 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.343 ; 6.511 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.646 ; 6.982 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.359 ; 6.556 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.896 ; 7.275 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.871 ; 7.242 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.474 ; 6.667 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.509 ; 6.772 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.687 ; 7.022 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.871 ; 7.242 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 6.653 ; 6.921 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.616 ; 4.545 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.616 ; 4.545 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.616 ; 4.545 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.616 ; 4.545 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.781 ; 4.941 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.322 ; 5.717 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.781 ; 4.941 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.846 ; 5.042 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.803 ; 4.981 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.702 ; 4.848 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.938 ; 5.084 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.702 ; 4.848 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.958 ; 5.244 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.709 ; 4.875 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.211 ; 5.546 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.804 ; 4.967 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.804 ; 4.967 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.826 ; 5.039 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.005 ; 5.293 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.176 ; 5.492 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.988 ; 5.216 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1100mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------+------------+-----------+----------+---------+---------------------+
; Clock                                                                                             ; Setup      ; Hold      ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------+------------+-----------+----------+---------+---------------------+
; Worst-case Slack                                                                                  ; -100.015   ; -8.378    ; N/A      ; N/A     ; -2.636              ;
;  CLOCK_50                                                                                         ; -9.033     ; -2.581    ; N/A      ; N/A     ; -2.636              ;
;  SW[8]                                                                                            ; -100.015   ; -8.378    ; N/A      ; N/A     ; -0.653              ;
;  clk_div:inst25|clock_100KHz                                                                      ; -0.657     ; 0.007     ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_100Khz_int                                                                  ; -1.305     ; -0.580    ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_100hz_int                                                                   ; -1.229     ; -0.719    ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_10Hz_int                                                                    ; -1.346     ; 0.177     ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_10Khz_int                                                                   ; -1.311     ; -0.645    ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1Khz_int                                                                    ; -1.599     ; -0.665    ; N/A      ; N/A     ; -0.538              ;
;  clk_div:inst25|clock_1Mhz_int                                                                    ; -1.338     ; -0.887    ; N/A      ; N/A     ; -0.538              ;
;  keyviewer:inst26|GamePaused                                                                      ; N/A        ; N/A       ; N/A      ; N/A     ; 0.281               ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -21.361    ; -6.178    ; N/A      ; N/A     ; -0.538              ;
;  ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; -5.851     ; 0.106     ; N/A      ; N/A     ; -0.538              ;
; Design-wide TNS                                                                                   ; -77867.754 ; -1139.989 ; 0.0      ; 0.0     ; -8441.004           ;
;  CLOCK_50                                                                                         ; -9274.792  ; -923.675  ; N/A      ; N/A     ; -7139.945           ;
;  SW[8]                                                                                            ; -67466.560 ; -30.836   ; N/A      ; N/A     ; -1058.399           ;
;  clk_div:inst25|clock_100KHz                                                                      ; -1.601     ; 0.000     ; N/A      ; N/A     ; -3.856              ;
;  clk_div:inst25|clock_100Khz_int                                                                  ; -7.571     ; -0.580    ; N/A      ; N/A     ; -4.624              ;
;  clk_div:inst25|clock_100hz_int                                                                   ; -4.763     ; -0.719    ; N/A      ; N/A     ; -3.952              ;
;  clk_div:inst25|clock_10Hz_int                                                                    ; -9.568     ; 0.000     ; N/A      ; N/A     ; -6.173              ;
;  clk_div:inst25|clock_10Khz_int                                                                   ; -8.262     ; -0.645    ; N/A      ; N/A     ; -5.659              ;
;  clk_div:inst25|clock_1Khz_int                                                                    ; -6.514     ; -0.665    ; N/A      ; N/A     ; -3.860              ;
;  clk_div:inst25|clock_1Mhz_int                                                                    ; -6.284     ; -0.887    ; N/A      ; N/A     ; -4.621              ;
;  keyviewer:inst26|GamePaused                                                                      ; N/A        ; N/A       ; N/A      ; N/A     ; 0.000               ;
;  lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; -1403.339  ; -188.137  ; N/A      ; N/A     ; -196.859            ;
;  ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; -17.313    ; 0.000     ; N/A      ; N/A     ; -13.123             ;
+---------------------------------------------------------------------------------------------------+------------+-----------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; 4.928  ; 5.395  ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 1.655  ; 3.262  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 1.655  ; 3.262  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; 2.336  ; 2.678  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; 2.336  ; 2.678  ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.456  ; 3.444  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.456  ; 3.444  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.814 ; -0.078 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; -0.868 ; -0.134 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.223  ; 0.653  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.223  ; 0.653  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.095  ; 0.517  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 0.051  ; 0.547  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                 ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; CLOCK_50  ; CLOCK_50                                       ; -0.146 ; -0.824 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; SW[8]                                          ; 4.981  ; 4.452  ; Rise       ; SW[8]                                          ;
;  KEY[0]   ; SW[8]                                          ; 4.981  ; 4.452  ; Rise       ; SW[8]                                          ;
; SW[*]     ; clk_div:inst25|clock_100KHz                    ; -0.634 ; -1.362 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
;  SW[9]    ; clk_div:inst25|clock_100KHz                    ; -0.634 ; -1.362 ; Rise       ; clk_div:inst25|clock_100KHz                    ;
; KEY[*]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.235  ; 1.510  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  KEY[0]   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 2.235  ; 1.510  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_CLK   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.932  ; 3.690  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; PS2_DAT   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.986  ; 3.744  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; SW[*]     ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.516  ; 3.139  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[0]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.102  ; 2.730  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[1]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.516  ; 3.139  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  SW[2]    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 3.161  ; 2.704  ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                      ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 7.889  ; 8.401  ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.889  ; 8.401  ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 7.889  ; 8.401  ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 7.889  ; 8.401  ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.493 ; 15.113 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.493 ; 15.113 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.576 ; 13.760 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.728 ; 14.008 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.462 ; 13.753 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.674 ; 14.141 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.633 ; 13.839 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.130 ; 13.349 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.674 ; 14.141 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.212 ; 13.468 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.041 ; 14.591 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.228 ; 14.686 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.506 ; 13.723 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.590 ; 13.925 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.724 ; 14.184 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 14.228 ; 14.686 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 13.628 ; 14.008 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                            ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port                                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+
; LEDR[*]   ; SW[8]                                          ; 3.616 ; 4.545 ; Rise       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.616 ; 4.545 ; Rise       ; SW[8]                                          ;
; LEDR[*]   ; SW[8]                                          ; 3.616 ; 4.545 ; Fall       ; SW[8]                                          ;
;  LEDR[8]  ; SW[8]                                          ; 3.616 ; 4.545 ; Fall       ; SW[8]                                          ;
; VGA_B[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.781 ; 4.941 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.322 ; 5.717 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.781 ; 4.941 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.846 ; 5.042 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_B[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.803 ; 4.981 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_G[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.702 ; 4.848 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.938 ; 5.084 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.702 ; 4.848 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.958 ; 5.244 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_G[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.709 ; 4.875 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_HS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.211 ; 5.546 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_R[*]  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.804 ; 4.967 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[0] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.804 ; 4.967 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[1] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.826 ; 5.039 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[2] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.005 ; 5.293 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
;  VGA_R[3] ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 5.176 ; 5.492 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
; VGA_VS    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ; 4.988 ; 5.216 ; Rise       ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] ;
+-----------+------------------------------------------------+-------+-------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin      ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------+
; Input Transition Times                                      ;
+----------+--------------+-----------------+-----------------+
; Pin      ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------+--------------+-----------------+-----------------+
; SW[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+----------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.131 V                              ; 0.38 V                               ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.131 V                             ; 0.38 V                              ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-07 V                   ; 3.09 V              ; -0.13 V             ; 0.032 V                              ; 0.298 V                              ; 4.39e-10 s                  ; 1.69e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.58e-07 V                  ; 3.09 V             ; -0.13 V            ; 0.032 V                             ; 0.298 V                             ; 4.39e-10 s                 ; 1.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-07 V                    ; 3.12 V              ; -0.169 V            ; 0.165 V                              ; 0.384 V                              ; 4.57e-10 s                  ; 1.75e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.1e-07 V                   ; 3.12 V             ; -0.169 V           ; 0.165 V                             ; 0.384 V                             ; 4.57e-10 s                 ; 1.75e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.01e-07 V                   ; 3.13 V              ; -0.229 V            ; 0.132 V                              ; 0.377 V                              ; 4.37e-10 s                  ; 1.58e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.01e-07 V                  ; 3.13 V             ; -0.229 V           ; 0.132 V                             ; 0.377 V                             ; 4.37e-10 s                 ; 1.58e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.147 V                              ; 5.3e-10 s                   ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.147 V                             ; 5.3e-10 s                  ; 3.14e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.66e-05 V                   ; 3.09 V              ; -0.0542 V           ; 0.04 V                               ; 0.089 V                              ; 5.35e-10 s                  ; 3.01e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.66e-05 V                  ; 3.09 V             ; -0.0542 V          ; 0.04 V                              ; 0.089 V                             ; 5.35e-10 s                 ; 3.01e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.1e-05 V                    ; 3.11 V              ; -0.0931 V           ; 0.115 V                              ; 0.142 V                              ; 5.74e-10 s                  ; 3.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.1e-05 V                   ; 3.11 V             ; -0.0931 V          ; 0.115 V                             ; 0.142 V                             ; 5.74e-10 s                 ; 3.17e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.02e-05 V                   ; 3.11 V              ; -0.117 V            ; 0.087 V                              ; 0.148 V                              ; 5.31e-10 s                  ; 3.14e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.02e-05 V                  ; 3.11 V             ; -0.117 V           ; 0.087 V                             ; 0.148 V                             ; 5.31e-10 s                 ; 3.14e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin      ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_HS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; LEDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
+----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clk_div:inst25|clock_1Khz_int                                                                    ; clk_div:inst25|clock_1Khz_int                                                                    ; 14           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                                                                   ; clk_div:inst25|clock_1Khz_int                                                                    ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; clk_div:inst25|clock_1Mhz_int                                                                    ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; clk_div:inst25|clock_1Mhz_int                                                                    ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; clk_div:inst25|clock_10Hz_int                                                                    ; 24           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; clk_div:inst25|clock_10Khz_int                                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; clk_div:inst25|clock_10Khz_int                                                                   ; 19           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; clk_div:inst25|clock_100hz_int                                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                                                                   ; clk_div:inst25|clock_100hz_int                                                                   ; 13           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                                                                      ; clk_div:inst25|clock_100KHz                                                                      ; 7            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; clk_div:inst25|clock_100Khz_int                                                                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; clk_div:inst25|clock_100Khz_int                                                                  ; 17           ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                         ; CLOCK_50                                                                                         ; 6041         ; 1000     ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; CLOCK_50                                                                                         ; 49181        ; 1001     ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 2            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                                                                   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                                                                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                         ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 76           ; 0        ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 15086        ; 0        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 25           ; 132      ; 0        ; 0        ;
; SW[8]                                                                                            ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1029306303   ; 0        ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0            ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0            ; 0        ; 0        ; 15       ;
; keyviewer:inst26|GamePaused                                                                      ; SW[8]                                                                                            ; 9            ; 9        ; 0        ; 0        ;
; SW[8]                                                                                            ; SW[8]                                                                                            ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
; clk_div:inst25|clock_1Khz_int                                                                    ; clk_div:inst25|clock_1Khz_int                                                                    ; 14           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                                                                   ; clk_div:inst25|clock_1Khz_int                                                                    ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; clk_div:inst25|clock_1Mhz_int                                                                    ; 16           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; clk_div:inst25|clock_1Mhz_int                                                                    ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; clk_div:inst25|clock_10Hz_int                                                                    ; 24           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; clk_div:inst25|clock_10Khz_int                                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; clk_div:inst25|clock_10Khz_int                                                                   ; 19           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; clk_div:inst25|clock_100hz_int                                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                                                                   ; clk_div:inst25|clock_100hz_int                                                                   ; 13           ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                                                                      ; clk_div:inst25|clock_100KHz                                                                      ; 7            ; 0        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; clk_div:inst25|clock_100Khz_int                                                                  ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; clk_div:inst25|clock_100Khz_int                                                                  ; 17           ; 0        ; 0        ; 0        ;
; CLOCK_50                                                                                         ; CLOCK_50                                                                                         ; 6041         ; 1000     ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; CLOCK_50                                                                                         ; 49181        ; 1001     ; 0        ; 0        ;
; clk_div:inst25|clock_1Khz_int                                                                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_1Mhz_int                                                                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Hz_int                                                                    ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 2            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_10Khz_int                                                                   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100hz_int                                                                   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100KHz                                                                      ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; clk_div:inst25|clock_100Khz_int                                                                  ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1            ; 1        ; 0        ; 0        ;
; CLOCK_50                                                                                         ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 76           ; 0        ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 15086        ; 0        ; 0        ; 0        ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 25           ; 132      ; 0        ; 0        ;
; SW[8]                                                                                            ; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; 1029306303   ; 0        ; 0        ; 0        ;
; lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]                                                   ; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0            ; 0        ; 1        ; 0        ;
; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ; 0            ; 0        ; 0        ; 15       ;
; keyviewer:inst26|GamePaused                                                                      ; SW[8]                                                                                            ; 9            ; 9        ; 0        ; 0        ;
; SW[8]                                                                                            ; SW[8]                                                                                            ; > 2147483647 ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 1178  ; 1178 ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 12 16:32:48 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0]
    Info (332105): create_clock -period 1.000 -name SW[8] SW[8]
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100Khz_int clk_div:inst25|clock_100Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Mhz_int clk_div:inst25|clock_1Mhz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_1Khz_int clk_div:inst25|clock_1Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Khz_int clk_div:inst25|clock_10Khz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_10Hz_int clk_div:inst25|clock_10Hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100hz_int clk_div:inst25|clock_100hz_int
    Info (332105): create_clock -period 1.000 -name clk_div:inst25|clock_100KHz clk_div:inst25|clock_100KHz
    Info (332105): create_clock -period 1.000 -name ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result
    Info (332105): create_clock -period 1.000 -name keyviewer:inst26|GamePaused keyviewer:inst26|GamePaused
Warning (332191): Clock target keyviewer:inst26|GamePaused of clock keyviewer:inst26|GamePaused is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -99.300
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -99.300    -66974.367 SW[8] 
    Info (332119):   -20.772     -1379.673 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -9.033     -9274.792 CLOCK_50 
    Info (332119):    -5.851       -17.313 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):    -1.543        -6.253 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.315        -9.480 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.276        -7.926 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -1.265        -6.172 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -1.237        -7.272 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.172        -4.703 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.603        -1.557 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -8.378
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.378       -30.836 SW[8] 
    Info (332119):    -6.178      -188.137 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -2.541      -752.785 CLOCK_50 
    Info (332119):    -0.887        -0.887 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.719        -0.719 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.665        -0.665 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.645        -0.645 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.580        -0.580 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.127         0.000 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):     0.163         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.521         0.000 clk_div:inst25|clock_10Hz_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.636     -7139.945 CLOCK_50 
    Info (332119):    -0.582     -1058.399 SW[8] 
    Info (332119):    -0.538      -196.859 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.538       -13.120 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):    -0.538        -6.153 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538        -5.659 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538        -4.616 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538        -4.613 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538        -3.952 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538        -3.845 clk_div:inst25|clock_100KHz 
    Info (332119):    -0.538        -3.843 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.328         0.000 keyviewer:inst26|GamePaused 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target keyviewer:inst26|GamePaused of clock keyviewer:inst26|GamePaused is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -100.015
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -100.015    -67466.560 SW[8] 
    Info (332119):   -21.361     -1403.339 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -8.784     -8936.743 CLOCK_50 
    Info (332119):    -5.781       -16.549 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):    -1.599        -6.514 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -1.346        -9.568 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -1.338        -6.284 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -1.311        -8.262 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -1.305        -7.571 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -1.229        -4.763 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.657        -1.601 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -8.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -8.238       -30.257 SW[8] 
    Info (332119):    -6.034      -183.081 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -2.581      -923.675 CLOCK_50 
    Info (332119):    -0.828        -0.828 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.600        -0.600 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.588        -0.588 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.494        -0.494 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.466        -0.466 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.147         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.200         0.000 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):     0.478         0.000 clk_div:inst25|clock_10Hz_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.636
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.636     -7138.299 CLOCK_50 
    Info (332119):    -0.538     -1017.220 SW[8] 
    Info (332119):    -0.538      -196.001 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -0.538       -13.123 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):    -0.538        -6.173 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.538        -5.626 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.538        -4.624 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.538        -4.621 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.538        -3.904 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.538        -3.860 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.538        -3.856 clk_div:inst25|clock_100KHz 
    Info (332119):     0.281         0.000 keyviewer:inst26|GamePaused 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target keyviewer:inst26|GamePaused of clock keyviewer:inst26|GamePaused is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -50.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -50.681    -33919.717 SW[8] 
    Info (332119):    -8.708      -555.605 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -4.202     -4126.373 CLOCK_50 
    Info (332119):    -2.780        -3.080 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):    -0.445        -1.499 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.320        -2.127 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.309        -1.628 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.285        -1.623 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.256        -0.778 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.250        -1.114 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.001        -0.001 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -3.994
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.994       -15.004 SW[8] 
    Info (332119):    -3.317      -101.217 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -1.286      -437.527 CLOCK_50 
    Info (332119):    -0.585        -0.585 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.584        -0.584 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.512        -0.512 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.465        -0.465 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.426        -0.426 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.021         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.106         0.000 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):     0.210         0.000 clk_div:inst25|clock_10Hz_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.174     -5850.462 CLOCK_50 
    Info (332119):    -0.643      -894.945 SW[8] 
    Info (332119):    -0.133        -0.241 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):     0.001         0.000 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):     0.085         0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.131         0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.142         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.144         0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.145         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.146         0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.155         0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.432         0.000 keyviewer:inst26|GamePaused 
Info: Analyzing Fast 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target keyviewer:inst26|GamePaused of clock keyviewer:inst26|GamePaused is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst5  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -46.413
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -46.413    -31052.966 SW[8] 
    Info (332119):    -8.236      -511.795 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -3.726     -3584.466 CLOCK_50 
    Info (332119):    -2.649        -2.824 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):    -0.382        -1.261 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.270        -1.725 clk_div:inst25|clock_10Hz_int 
    Info (332119):    -0.261        -1.326 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.243        -1.362 clk_div:inst25|clock_100Khz_int 
    Info (332119):    -0.216        -0.575 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.212        -0.839 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.023         0.000 clk_div:inst25|clock_100KHz 
Info (332146): Worst-case hold slack is -3.856
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.856       -14.514 SW[8] 
    Info (332119):    -3.146       -96.288 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):    -1.259      -517.986 CLOCK_50 
    Info (332119):    -0.555        -0.555 clk_div:inst25|clock_1Mhz_int 
    Info (332119):    -0.534        -0.534 clk_div:inst25|clock_100hz_int 
    Info (332119):    -0.459        -0.459 clk_div:inst25|clock_10Khz_int 
    Info (332119):    -0.446        -0.446 clk_div:inst25|clock_1Khz_int 
    Info (332119):    -0.403        -0.403 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.007         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.108         0.000 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):     0.177         0.000 clk_div:inst25|clock_10Hz_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.174
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.174     -5951.794 CLOCK_50 
    Info (332119):    -0.653      -925.568 SW[8] 
    Info (332119):    -0.100        -0.180 lpm_dff1:inst1|lpm_ff:lpm_ff_component|dffs[0] 
    Info (332119):     0.013         0.000 ps2_keyboard_to_ascii:inst12|ps2_keyboard:ps2_keyboard_0|debounce_eewiki:debounce_ps2_clk|result 
    Info (332119):     0.103         0.000 clk_div:inst25|clock_10Khz_int 
    Info (332119):     0.143         0.000 clk_div:inst25|clock_100hz_int 
    Info (332119):     0.143         0.000 clk_div:inst25|clock_10Hz_int 
    Info (332119):     0.144         0.000 clk_div:inst25|clock_100KHz 
    Info (332119):     0.144         0.000 clk_div:inst25|clock_100Khz_int 
    Info (332119):     0.146         0.000 clk_div:inst25|clock_1Mhz_int 
    Info (332119):     0.147         0.000 clk_div:inst25|clock_1Khz_int 
    Info (332119):     0.428         0.000 keyviewer:inst26|GamePaused 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1512 megabytes
    Info: Processing ended: Tue Dec 12 16:34:19 2017
    Info: Elapsed time: 00:01:31
    Info: Total CPU time (on all processors): 00:02:19


