7982
7986
ws37
bdw_work/trace/sim.BASIC_V.s.trace
2
0
0
0
1650249671
1650249674
/usr/cadtool/cadence/STRATUS/cur/bin/hub_ncverilog -f bdw_work/sims/BASIC_V/siminfo +libext+.v +define+ioConfig +define+BDW_RTL_dut_BASIC +nowarn+LIBNOU +hubSetOption+libdef=bdw_work/sims/BASIC_V/sim_BASIC_V.so +hubSetOption+bdr=bdw_work/sims/BASIC_V/sim.bdr -l bdw_work/sims/BASIC_V/bdw_sim_verilog.log

