ADDRESS_ACLR_B=CLEAR1
ADDRESS_REG_B=CLOCK1
CLOCK_ENABLE_INPUT_A=BYPASS
CLOCK_ENABLE_INPUT_B=BYPASS
CLOCK_ENABLE_OUTPUT_B=BYPASS
INTENDED_DEVICE_FAMILY="Cyclone III"
LPM_TYPE=altsyncram
NUMWORDS_A=1024
NUMWORDS_B=1024
OPERATION_MODE=DUAL_PORT
OUTDATA_ACLR_B=CLEAR1
OUTDATA_REG_B=CLOCK1
POWER_UP_UNINITIALIZED=FALSE
RAM_BLOCK_TYPE=M9K
RDCONTROL_REG_B=CLOCK1
WIDTHAD_A=10
WIDTHAD_B=10
WIDTH_A=4
WIDTH_B=4
WIDTH_BYTEENA_A=1
DEVICE_FAMILY="Cyclone III"
aclr1
address_a
address_b
clock0
clock1
data_a
rden_b
wren_a
q_b
