{
  "Top": "classify",
  "RtlTop": "classify",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": ["unroll compute_exp\/compute_exp_label0 {} {}"]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "1038",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "classify",
    "Version": "1.0",
    "DisplayName": "Classify",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": [
      "..\/Classifier.cpp",
      "..\/Exp.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/Block_proc.vhd",
      "impl\/vhdl\/classify_control_s_axi.vhd",
      "impl\/vhdl\/classify_mul_mul_Zio.vhd",
      "impl\/vhdl\/classify_mux_164_Xh4.vhd",
      "impl\/vhdl\/classify_mux_164_Yie.vhd",
      "impl\/vhdl\/classify_x_local_0iy.vhd",
      "impl\/vhdl\/classify_x_local_0iy_memcore.vhd",
      "impl\/vhdl\/compute_class.vhd",
      "impl\/vhdl\/compute_class_alpAem.vhd",
      "impl\/vhdl\/compute_class_alpBew.vhd",
      "impl\/vhdl\/compute_class_alpCeG.vhd",
      "impl\/vhdl\/compute_class_alpDeQ.vhd",
      "impl\/vhdl\/compute_class_alpEe0.vhd",
      "impl\/vhdl\/compute_class_alpFfa.vhd",
      "impl\/vhdl\/compute_class_alpGfk.vhd",
      "impl\/vhdl\/compute_class_alprcU.vhd",
      "impl\/vhdl\/compute_class_alpsc4.vhd",
      "impl\/vhdl\/compute_class_alptde.vhd",
      "impl\/vhdl\/compute_class_alpudo.vhd",
      "impl\/vhdl\/compute_class_alpvdy.vhd",
      "impl\/vhdl\/compute_class_alpwdI.vhd",
      "impl\/vhdl\/compute_class_alpxdS.vhd",
      "impl\/vhdl\/compute_class_alpyd2.vhd",
      "impl\/vhdl\/compute_class_alpzec.vhd",
      "impl\/vhdl\/compute_class_sv_Hfu.vhd",
      "impl\/vhdl\/compute_class_sv_IfE.vhd",
      "impl\/vhdl\/compute_class_sv_JfO.vhd",
      "impl\/vhdl\/compute_class_sv_KfY.vhd",
      "impl\/vhdl\/compute_class_sv_Lf8.vhd",
      "impl\/vhdl\/compute_class_sv_Mgi.vhd",
      "impl\/vhdl\/compute_class_sv_Ngs.vhd",
      "impl\/vhdl\/compute_class_sv_OgC.vhd",
      "impl\/vhdl\/compute_class_sv_PgM.vhd",
      "impl\/vhdl\/compute_class_sv_QgW.vhd",
      "impl\/vhdl\/compute_class_sv_Rg6.vhd",
      "impl\/vhdl\/compute_class_sv_Shg.vhd",
      "impl\/vhdl\/compute_class_sv_Thq.vhd",
      "impl\/vhdl\/compute_class_sv_UhA.vhd",
      "impl\/vhdl\/compute_class_sv_VhK.vhd",
      "impl\/vhdl\/compute_class_sv_WhU.vhd",
      "impl\/vhdl\/compute_class_svsbkb.vhd",
      "impl\/vhdl\/compute_class_svscud.vhd",
      "impl\/vhdl\/compute_class_svsdEe.vhd",
      "impl\/vhdl\/compute_class_svseOg.vhd",
      "impl\/vhdl\/compute_class_svsfYi.vhd",
      "impl\/vhdl\/compute_class_svsg8j.vhd",
      "impl\/vhdl\/compute_class_svshbi.vhd",
      "impl\/vhdl\/compute_class_svsibs.vhd",
      "impl\/vhdl\/compute_class_svsjbC.vhd",
      "impl\/vhdl\/compute_class_svskbM.vhd",
      "impl\/vhdl\/compute_class_svslbW.vhd",
      "impl\/vhdl\/compute_class_svsmb6.vhd",
      "impl\/vhdl\/compute_class_svsncg.vhd",
      "impl\/vhdl\/compute_class_svsocq.vhd",
      "impl\/vhdl\/compute_class_svspcA.vhd",
      "impl\/vhdl\/compute_class_svsqcK.vhd",
      "impl\/vhdl\/fifo_w24_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/load_data55.vhd",
      "impl\/vhdl\/classify.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_proc.v",
      "impl\/verilog\/classify_control_s_axi.v",
      "impl\/verilog\/classify_mul_mul_Zio.v",
      "impl\/verilog\/classify_mux_164_Xh4.v",
      "impl\/verilog\/classify_mux_164_Yie.v",
      "impl\/verilog\/classify_x_local_0iy.v",
      "impl\/verilog\/classify_x_local_0iy_memcore.v",
      "impl\/verilog\/compute_class.v",
      "impl\/verilog\/compute_class_alpAem.v",
      "impl\/verilog\/compute_class_alpAem_rom.dat",
      "impl\/verilog\/compute_class_alpBew.v",
      "impl\/verilog\/compute_class_alpBew_rom.dat",
      "impl\/verilog\/compute_class_alpCeG.v",
      "impl\/verilog\/compute_class_alpCeG_rom.dat",
      "impl\/verilog\/compute_class_alpDeQ.v",
      "impl\/verilog\/compute_class_alpDeQ_rom.dat",
      "impl\/verilog\/compute_class_alpEe0.v",
      "impl\/verilog\/compute_class_alpEe0_rom.dat",
      "impl\/verilog\/compute_class_alpFfa.v",
      "impl\/verilog\/compute_class_alpFfa_rom.dat",
      "impl\/verilog\/compute_class_alpGfk.v",
      "impl\/verilog\/compute_class_alpGfk_rom.dat",
      "impl\/verilog\/compute_class_alprcU.v",
      "impl\/verilog\/compute_class_alprcU_rom.dat",
      "impl\/verilog\/compute_class_alpsc4.v",
      "impl\/verilog\/compute_class_alpsc4_rom.dat",
      "impl\/verilog\/compute_class_alptde.v",
      "impl\/verilog\/compute_class_alptde_rom.dat",
      "impl\/verilog\/compute_class_alpudo.v",
      "impl\/verilog\/compute_class_alpudo_rom.dat",
      "impl\/verilog\/compute_class_alpvdy.v",
      "impl\/verilog\/compute_class_alpvdy_rom.dat",
      "impl\/verilog\/compute_class_alpwdI.v",
      "impl\/verilog\/compute_class_alpwdI_rom.dat",
      "impl\/verilog\/compute_class_alpxdS.v",
      "impl\/verilog\/compute_class_alpxdS_rom.dat",
      "impl\/verilog\/compute_class_alpyd2.v",
      "impl\/verilog\/compute_class_alpyd2_rom.dat",
      "impl\/verilog\/compute_class_alpzec.v",
      "impl\/verilog\/compute_class_alpzec_rom.dat",
      "impl\/verilog\/compute_class_sv_Hfu.v",
      "impl\/verilog\/compute_class_sv_Hfu_rom.dat",
      "impl\/verilog\/compute_class_sv_IfE.v",
      "impl\/verilog\/compute_class_sv_IfE_rom.dat",
      "impl\/verilog\/compute_class_sv_JfO.v",
      "impl\/verilog\/compute_class_sv_JfO_rom.dat",
      "impl\/verilog\/compute_class_sv_KfY.v",
      "impl\/verilog\/compute_class_sv_KfY_rom.dat",
      "impl\/verilog\/compute_class_sv_Lf8.v",
      "impl\/verilog\/compute_class_sv_Lf8_rom.dat",
      "impl\/verilog\/compute_class_sv_Mgi.v",
      "impl\/verilog\/compute_class_sv_Mgi_rom.dat",
      "impl\/verilog\/compute_class_sv_Ngs.v",
      "impl\/verilog\/compute_class_sv_Ngs_rom.dat",
      "impl\/verilog\/compute_class_sv_OgC.v",
      "impl\/verilog\/compute_class_sv_OgC_rom.dat",
      "impl\/verilog\/compute_class_sv_PgM.v",
      "impl\/verilog\/compute_class_sv_PgM_rom.dat",
      "impl\/verilog\/compute_class_sv_QgW.v",
      "impl\/verilog\/compute_class_sv_QgW_rom.dat",
      "impl\/verilog\/compute_class_sv_Rg6.v",
      "impl\/verilog\/compute_class_sv_Rg6_rom.dat",
      "impl\/verilog\/compute_class_sv_Shg.v",
      "impl\/verilog\/compute_class_sv_Shg_rom.dat",
      "impl\/verilog\/compute_class_sv_Thq.v",
      "impl\/verilog\/compute_class_sv_Thq_rom.dat",
      "impl\/verilog\/compute_class_sv_UhA.v",
      "impl\/verilog\/compute_class_sv_UhA_rom.dat",
      "impl\/verilog\/compute_class_sv_VhK.v",
      "impl\/verilog\/compute_class_sv_VhK_rom.dat",
      "impl\/verilog\/compute_class_sv_WhU.v",
      "impl\/verilog\/compute_class_sv_WhU_rom.dat",
      "impl\/verilog\/compute_class_svsbkb.v",
      "impl\/verilog\/compute_class_svsbkb_rom.dat",
      "impl\/verilog\/compute_class_svscud.v",
      "impl\/verilog\/compute_class_svscud_rom.dat",
      "impl\/verilog\/compute_class_svsdEe.v",
      "impl\/verilog\/compute_class_svsdEe_rom.dat",
      "impl\/verilog\/compute_class_svseOg.v",
      "impl\/verilog\/compute_class_svseOg_rom.dat",
      "impl\/verilog\/compute_class_svsfYi.v",
      "impl\/verilog\/compute_class_svsfYi_rom.dat",
      "impl\/verilog\/compute_class_svsg8j.v",
      "impl\/verilog\/compute_class_svsg8j_rom.dat",
      "impl\/verilog\/compute_class_svshbi.v",
      "impl\/verilog\/compute_class_svshbi_rom.dat",
      "impl\/verilog\/compute_class_svsibs.v",
      "impl\/verilog\/compute_class_svsibs_rom.dat",
      "impl\/verilog\/compute_class_svsjbC.v",
      "impl\/verilog\/compute_class_svsjbC_rom.dat",
      "impl\/verilog\/compute_class_svskbM.v",
      "impl\/verilog\/compute_class_svskbM_rom.dat",
      "impl\/verilog\/compute_class_svslbW.v",
      "impl\/verilog\/compute_class_svslbW_rom.dat",
      "impl\/verilog\/compute_class_svsmb6.v",
      "impl\/verilog\/compute_class_svsmb6_rom.dat",
      "impl\/verilog\/compute_class_svsncg.v",
      "impl\/verilog\/compute_class_svsncg_rom.dat",
      "impl\/verilog\/compute_class_svsocq.v",
      "impl\/verilog\/compute_class_svsocq_rom.dat",
      "impl\/verilog\/compute_class_svspcA.v",
      "impl\/verilog\/compute_class_svspcA_rom.dat",
      "impl\/verilog\/compute_class_svsqcK.v",
      "impl\/verilog\/compute_class_svsqcK_rom.dat",
      "impl\/verilog\/fifo_w24_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/load_data55.v",
      "impl\/verilog\/classify.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/classify_v1_0\/data\/classify.mdd",
      "impl\/misc\/drivers\/classify_v1_0\/data\/classify.tcl",
      "impl\/misc\/drivers\/classify_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify.c",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify.h",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify_hw.h",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify_linux.c",
      "impl\/misc\/drivers\/classify_v1_0\/src\/xclassify_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_control in_stream",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TDEST": "1",
        "TID": "1",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "5",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "x_norm_in_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of x_norm_in_V",
          "fields": [
            {
              "offset": "0",
              "width": "24",
              "name": "x_norm_in_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 23 to 0 Data signal of x_norm_in_V"
            },
            {
              "offset": "24",
              "width": "8",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x18",
          "name": "result_out_V",
          "access": "R",
          "reset_value": "0x0",
          "description": "Data signal of result_out_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "result_out_V",
              "access": "R",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of result_out_V"
            }]
        },
        {
          "offset": "0x1c",
          "name": "result_out_V_ctrl",
          "access": "R",
          "reset_value": "0x0",
          "description": "Control signal of result_out_V",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "result_out_V_ap_vld",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal result_out_V_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "real fixed signed 16",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "real fixed signed 16",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TDEST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "x_norm_in_V": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "control"
    },
    "result_out_V": {
      "interfaceRef": "s_axi_control",
      "dir": "out",
      "offset": "24",
      "statusOffset": "28",
      "handshakeRef": "ap_vld",
      "Object": "control",
      "firstOutLatency": "0"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_control",
      "dir": "in",
      "offset": "0"
    },
    "in_stream_V_data_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "in_stream_V_keep_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "in_stream_V_strb_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "in_stream_V_user_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "in_stream_V_last_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "in_stream_V_id_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "in_stream_V_dest_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "classify",
      "Instances": [
        {
          "ModuleName": "compute_class",
          "InstanceName": "compute_class_U0"
        },
        {
          "ModuleName": "load_data55",
          "InstanceName": "load_data55_U0"
        },
        {
          "ModuleName": "Block_proc",
          "InstanceName": "Block_proc_U0"
        }
      ]
    },
    "Metrics": {
      "load_data55": {
        "Latency": {
          "LatencyBest": "100",
          "LatencyAvg": "100",
          "LatencyWorst": "100",
          "PipelineII": "100",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.634"
        },
        "Loops": [{
            "Name": "load_image_loop",
            "TripCount": "98",
            "Latency": "98",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "154",
          "LUT": "157",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "compute_class": {
        "Latency": {
          "LatencyBest": "937",
          "LatencyAvg": "937",
          "LatencyWorst": "937",
          "PipelineII": "937",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.599"
        },
        "Loops": [{
            "Name": "classify_label2",
            "TripCount": "11",
            "Latency": "935",
            "PipelineII": "",
            "PipelineDepth": "85",
            "Loops": [
              {
                "Name": "classify_label1",
                "TripCount": "49",
                "Latency": "51",
                "PipelineII": "1",
                "PipelineDepth": "4"
              },
              {
                "Name": "Reconstruct_Loop",
                "TripCount": "16",
                "Latency": "29",
                "PipelineII": "1",
                "PipelineDepth": "15"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "116",
          "DSP48E": "1",
          "FF": "7907",
          "LUT": "27098"
        }
      },
      "Block_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "34",
          "LUT": "20",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "classify": {
        "Latency": {
          "LatencyBest": "1038",
          "LatencyAvg": "1038",
          "LatencyWorst": "1038",
          "PipelineII": "938",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.599"
        },
        "Area": {
          "BRAM_18K": "116",
          "DSP48E": "1",
          "FF": "8481",
          "LUT": "27833"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2026-02-13 10:45:19 +0000",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.2"
  }
}
