// Seed: 2611096542
module module_0 #(
    parameter id_2 = 32'd23
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output logic [7:0] id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  assign id_1[id_2]  = 1;
  assign id_8[-1'b0] = id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd10,
    parameter id_2 = 32'd18,
    parameter id_6 = 32'd17
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    _id_6
);
  output wire _id_6;
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  input wire _id_1;
  logic [~  id_6  -  id_2 : 1  **  -1] id_7;
  assign id_4 = (1) && 1'b0;
  assign id_2 = id_5[-1 :-1];
  logic [id_1 : 1] id_8[1 : 1];
  ;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_9,
      id_4,
      id_8,
      id_4,
      id_3,
      id_5
  );
endmodule
