INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Ma/Documents/GitHub/cs4980/final_project.srcs/sim_1/imports/cs4980/SoundLoopTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SoundLoopTest
