# ğŸ”§ SoC Design: RISC-V Processor with UART Integration

This project demonstrates the **hardware integration** of a RISC-V processor core with a UART transmitter module to build a custom **System-on-Chip (SoC)** using Verilog. It focuses on communication between a processor and peripheral via **standard RISC-V memory-mapped I/O instructions**, using an existing RISC-V core and UART module.

---

## ğŸ“Œ Overview

The goal of this project was to create a functioning SoC by integrating:
- A **RISC-V processor core** (pre-existing IP)
- A **UART transmitter module** (pre-existing IP)
- Custom **glue logic** to form a modular SoC, allowing the processor to send data through UART under specific ALU conditions.

Unlike processor verification labs, this work focuses on **modular integration, memory mapping, and real-time data flow**.

---

## ğŸ¯ Objectives

- âœ… Integrate a RISC-V core and UART transmitter into a single SoC design
- âœ… Enable the processor to interact with UART using `sw` (store) and `lw` (load) instructions
- âœ… Trigger UART transmission when the ALU output equals a specific address (e.g., `0x1600`)
- âœ… Monitor UART transmission status and reflect it in a register (`x7`)
- âœ… Simulate the SoC behavior using waveform analysis and register tracking

---

## ğŸ§  Architecture

### ğŸ“¦ Modules Involved
- **RISC-V Core**: Executes instructions and generates ALU outputs
- **UART Transmitter**: Sends data over a serial interface
- **SoC Wrapper**: Integrates the processor and UART, and defines control logic

### ğŸ” Control Logic
- When `sw x6, 1600(x0)` is executed:
  - The processor sends the value in `x6` to the UART transmitter
- When `lw x7, 1604(x0)` is executed:
  - The UART status (busy or ready) is loaded into `x7`
- Only the **least significant byte (LSB)** of `x6` is transmitted

---

## ğŸ§ª Simulation and Results

### âœ”ï¸ UART Data Transmission
- When ALU OUT = `0x1600`, UART transmits the LSB of `x6`
- The load signal to UART is correctly asserted at this condition
- Waveform confirms valid UART behavior and data transmission

### âœ”ï¸ Status Monitoring
- UART status is written to `x7`:
  - `1` = UART Ready
  - `0` = UART Busy
- Status updates reflected correctly in simulation

---

## ğŸ§© Key Files and Structure

```plaintext
src/
â”œâ”€â”€ riscv_core.v         # Existing RISC-V processor IP
â”œâ”€â”€ uart_tx.v            # UART transmitter module
â”œâ”€â”€ soc_top.v            # Top-level SoC module (integration logic)
â”œâ”€â”€ memory.v             # Instruction and data memory (if used)
â”œâ”€â”€ testbench.v          # Testbench to simulate SoC behavior
````

---

## ğŸ“ˆ Challenges

* Handling **synchronization and timing** between processor and UART
* Ensuring ALU correctly triggers UART logic only when `0x1600` is accessed
* Preventing unintended writes by masking control paths

---

## ğŸ”® Future Enhancements

* Add interrupt-based UART handling
* Extend SoC with more peripherals (SPI, GPIO, Timer)
* Add UART RX path and full-duplex communication
* Run more complex software programs in the processor core

---

## ğŸ“š References

* **Patterson & Hennessy**: *Computer Organization and Design, RISC-V Edition*
* UART module specification (IP datasheet or design doc)
* RISC-V Instruction Set Manual (privileged and unprivileged specs)

---

## ğŸ‘¨â€ğŸ’» Author

**Ahmad Mukhtar**


