$date
	Tue Mar 22 03:00:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 3 ! x [2:0] $end
$var reg 2 " a [1:0] $end
$var reg 2 # b [1:0] $end
$scope module uut $end
$var wire 2 $ a [1:0] $end
$var wire 2 % b [1:0] $end
$var wire 3 & x [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#5
b1 !
b1 &
b0 #
b0 %
b11 "
b11 $
#10
b1 #
b1 %
#15
b10 "
b10 $
#20
b10 !
b10 &
b11 #
b11 %
b11 "
b11 $
#25
b0 #
b0 %
b0 "
b0 $
#30
b100 !
b100 &
b10 #
b10 %
#35
b1 "
b1 $
#40
b11 #
b11 %
b0 "
b0 $
#45
