
SHH_SENSOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000030fc  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000015c  20000000  000030fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00004178  2000015c  00003258  0002015c  2**2
                  ALLOC
  3 .stack        00002004  200042d4  000073d0  0002015c  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020184  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003f493  00000000  00000000  000201dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00005173  00000000  00000000  0005f670  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000068e6  00000000  00000000  000647e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000006a8  00000000  00000000  0006b0c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 000007a0  00000000  00000000  0006b771  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000163ff  00000000  00000000  0006bf11  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00010ccb  00000000  00000000  00082310  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00062c73  00000000  00000000  00092fdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00000fd4  00000000  00000000  000f5c50  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	d8 62 00 20 79 27 00 00 75 27 00 00 75 27 00 00     .b. y'..u'..u'..
	...
      2c:	75 27 00 00 00 00 00 00 00 00 00 00 75 27 00 00     u'..........u'..
      3c:	75 27 00 00 75 27 00 00 75 27 00 00 75 27 00 00     u'..u'..u'..u'..
      4c:	75 27 00 00 21 06 00 00 75 27 00 00 75 27 00 00     u'..!...u'..u'..
      5c:	a5 1c 00 00 b5 1c 00 00 c5 1c 00 00 d5 1c 00 00     ................
      6c:	e5 1c 00 00 f5 1c 00 00 1d 08 00 00 2d 08 00 00     ............-...
      7c:	3d 08 00 00 4d 08 00 00 5d 08 00 00 6d 08 00 00     =...M...]...m...
      8c:	7d 08 00 00 8d 08 00 00 75 27 00 00 75 27 00 00     }.......u'..u'..
      9c:	75 27 00 00 75 27 00 00                             u'..u'..

000000a4 <__do_global_dtors_aux>:
      a4:	b510      	push	{r4, lr}
      a6:	4c06      	ldr	r4, [pc, #24]	; (c0 <__do_global_dtors_aux+0x1c>)
      a8:	7823      	ldrb	r3, [r4, #0]
      aa:	2b00      	cmp	r3, #0
      ac:	d107      	bne.n	be <__do_global_dtors_aux+0x1a>
      ae:	4b05      	ldr	r3, [pc, #20]	; (c4 <__do_global_dtors_aux+0x20>)
      b0:	2b00      	cmp	r3, #0
      b2:	d002      	beq.n	ba <__do_global_dtors_aux+0x16>
      b4:	4804      	ldr	r0, [pc, #16]	; (c8 <__do_global_dtors_aux+0x24>)
      b6:	e000      	b.n	ba <__do_global_dtors_aux+0x16>
      b8:	bf00      	nop
      ba:	2301      	movs	r3, #1
      bc:	7023      	strb	r3, [r4, #0]
      be:	bd10      	pop	{r4, pc}
      c0:	2000015c 	.word	0x2000015c
      c4:	00000000 	.word	0x00000000
      c8:	000030fc 	.word	0x000030fc

000000cc <frame_dummy>:
      cc:	4b08      	ldr	r3, [pc, #32]	; (f0 <frame_dummy+0x24>)
      ce:	b510      	push	{r4, lr}
      d0:	2b00      	cmp	r3, #0
      d2:	d003      	beq.n	dc <frame_dummy+0x10>
      d4:	4907      	ldr	r1, [pc, #28]	; (f4 <frame_dummy+0x28>)
      d6:	4808      	ldr	r0, [pc, #32]	; (f8 <frame_dummy+0x2c>)
      d8:	e000      	b.n	dc <frame_dummy+0x10>
      da:	bf00      	nop
      dc:	4807      	ldr	r0, [pc, #28]	; (fc <frame_dummy+0x30>)
      de:	6803      	ldr	r3, [r0, #0]
      e0:	2b00      	cmp	r3, #0
      e2:	d100      	bne.n	e6 <frame_dummy+0x1a>
      e4:	bd10      	pop	{r4, pc}
      e6:	4b06      	ldr	r3, [pc, #24]	; (100 <frame_dummy+0x34>)
      e8:	2b00      	cmp	r3, #0
      ea:	d0fb      	beq.n	e4 <frame_dummy+0x18>
      ec:	4798      	blx	r3
      ee:	e7f9      	b.n	e4 <frame_dummy+0x18>
      f0:	00000000 	.word	0x00000000
      f4:	20000160 	.word	0x20000160
      f8:	000030fc 	.word	0x000030fc
      fc:	000030fc 	.word	0x000030fc
     100:	00000000 	.word	0x00000000

00000104 <configure_adc>:



//! [setup]
void configure_adc(void)
{
     104:	b510      	push	{r4, lr}
     106:	b08c      	sub	sp, #48	; 0x30
	//! [setup_config]
	struct adc_config config_adc;
	//! [setup_config]
	//! [setup_config_defaults]
	adc_get_config_defaults(&config_adc);
     108:	4668      	mov	r0, sp
     10a:	4b0e      	ldr	r3, [pc, #56]	; (144 <configure_adc+0x40>)
     10c:	4798      	blx	r3
	//! [setup_config_defaults]

	//! [setup_set_config]
	adc_init(&adc_instance, ADC, &config_adc);
     10e:	4c0e      	ldr	r4, [pc, #56]	; (148 <configure_adc+0x44>)
     110:	466a      	mov	r2, sp
     112:	490e      	ldr	r1, [pc, #56]	; (14c <configure_adc+0x48>)
     114:	0020      	movs	r0, r4
     116:	4b0e      	ldr	r3, [pc, #56]	; (150 <configure_adc+0x4c>)
     118:	4798      	blx	r3
		struct adc_module *const module_inst)
{
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
     11a:	6822      	ldr	r2, [r4, #0]
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     11c:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     11e:	b25b      	sxtb	r3, r3
     120:	2b00      	cmp	r3, #0
     122:	dbfb      	blt.n	11c <configure_adc+0x18>
		system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_ADC);
#   endif
#endif

	/* Disbale interrupt */
	adc_module->INTENCLR.reg = ADC_INTENCLR_MASK;
     124:	230f      	movs	r3, #15
     126:	7593      	strb	r3, [r2, #22]
	/* Clear interrupt flag */
	adc_module->INTFLAG.reg = ADC_INTFLAG_MASK;
     128:	7613      	strb	r3, [r2, #24]

	adc_module->CTRLA.reg |= ADC_CTRLA_ENABLE;
     12a:	7813      	ldrb	r3, [r2, #0]
     12c:	2102      	movs	r1, #2
     12e:	430b      	orrs	r3, r1
     130:	7013      	strb	r3, [r2, #0]
	Adc *const adc_module = module_inst->hw;
     132:	4b05      	ldr	r3, [pc, #20]	; (148 <configure_adc+0x44>)
     134:	681a      	ldr	r2, [r3, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     136:	7e53      	ldrb	r3, [r2, #25]

	while (adc_is_syncing(module_inst)) {
     138:	b25b      	sxtb	r3, r3
     13a:	2b00      	cmp	r3, #0
     13c:	dbfb      	blt.n	136 <configure_adc+0x32>
	//! [setup_set_config]

	//! [setup_enable]
	adc_enable(&adc_instance);
	//! [setup_enable]
}
     13e:	b00c      	add	sp, #48	; 0x30
     140:	bd10      	pop	{r4, pc}
     142:	46c0      	nop			; (mov r8, r8)
     144:	00000155 	.word	0x00000155
     148:	2000424c 	.word	0x2000424c
     14c:	42004000 	.word	0x42004000
     150:	0000019d 	.word	0x0000019d

00000154 <adc_get_config_defaults>:
 *
 * \param[out] config  Pointer to configuration struct to initialize to
 *                     default values
 */
void adc_get_config_defaults(struct adc_config *const config)
{
     154:	b510      	push	{r4, lr}
	Assert(config);
	config->clock_source                  = GCLK_GENERATOR_0;
     156:	2200      	movs	r2, #0
     158:	2300      	movs	r3, #0
     15a:	7002      	strb	r2, [r0, #0]
	config->reference                     = ADC_REFERENCE_INT1V;
     15c:	7042      	strb	r2, [r0, #1]
	config->clock_prescaler               = ADC_CLOCK_PRESCALER_DIV4;
     15e:	2100      	movs	r1, #0
     160:	8042      	strh	r2, [r0, #2]
	config->resolution                    = ADC_RESOLUTION_12BIT;
     162:	7101      	strb	r1, [r0, #4]
	config->window.window_mode            = ADC_WINDOW_MODE_DISABLE;
     164:	7603      	strb	r3, [r0, #24]
	config->window.window_upper_value     = 0;
     166:	6202      	str	r2, [r0, #32]
	config->window.window_lower_value     = 0;
     168:	61c2      	str	r2, [r0, #28]
	config->gain_factor                   = ADC_GAIN_FACTOR_1X;
     16a:	6082      	str	r2, [r0, #8]
#if SAMR21
	config->positive_input                = ADC_POSITIVE_INPUT_PIN6 ;
#else
 	config->positive_input                = ADC_POSITIVE_INPUT_PIN0 ;
     16c:	7303      	strb	r3, [r0, #12]
#endif
	config->negative_input                = ADC_NEGATIVE_INPUT_GND ;
     16e:	24c0      	movs	r4, #192	; 0xc0
     170:	0164      	lsls	r4, r4, #5
     172:	81c4      	strh	r4, [r0, #14]
	config->accumulate_samples            = ADC_ACCUMULATE_DISABLE;
     174:	7403      	strb	r3, [r0, #16]
	config->divide_result                 = ADC_DIVIDE_RESULT_DISABLE;
     176:	7443      	strb	r3, [r0, #17]
	config->left_adjust                   = false;
     178:	7483      	strb	r3, [r0, #18]
	config->differential_mode             = false;
     17a:	74c3      	strb	r3, [r0, #19]
	config->freerunning                   = false;
     17c:	7503      	strb	r3, [r0, #20]
	config->event_action                  = ADC_EVENT_ACTION_DISABLED;
     17e:	242a      	movs	r4, #42	; 0x2a
     180:	5503      	strb	r3, [r0, r4]
	config->run_in_standby                = false;
     182:	7543      	strb	r3, [r0, #21]
	config->reference_compensation_enable = false;
     184:	7583      	strb	r3, [r0, #22]
	config->correction.correction_enable  = false;
     186:	3c06      	subs	r4, #6
     188:	5503      	strb	r3, [r0, r4]
	config->correction.gain_correction    = ADC_GAINCORR_RESETVALUE;
     18a:	84c2      	strh	r2, [r0, #38]	; 0x26
	config->correction.offset_correction  = ADC_OFFSETCORR_RESETVALUE;
     18c:	8502      	strh	r2, [r0, #40]	; 0x28
	config->sample_length                 = 0;
     18e:	75c1      	strb	r1, [r0, #23]
	config->pin_scan.offset_start_scan    = 0;
     190:	232b      	movs	r3, #43	; 0x2b
     192:	54c1      	strb	r1, [r0, r3]
	config->pin_scan.inputs_to_scan       = 0;
     194:	3301      	adds	r3, #1
     196:	54c1      	strb	r1, [r0, r3]
}
     198:	bd10      	pop	{r4, pc}
	...

0000019c <adc_init>:
 */
enum status_code adc_init(
		struct adc_module *const module_inst,
		Adc *hw,
		struct adc_config *config)
{
     19c:	b5f0      	push	{r4, r5, r6, r7, lr}
     19e:	46de      	mov	lr, fp
     1a0:	4657      	mov	r7, sl
     1a2:	464e      	mov	r6, r9
     1a4:	4645      	mov	r5, r8
     1a6:	b5e0      	push	{r5, r6, r7, lr}
     1a8:	b097      	sub	sp, #92	; 0x5c
     1aa:	0007      	movs	r7, r0
     1ac:	0016      	movs	r6, r2
	Assert(module_inst);
	Assert(hw);
	Assert(config);

	/* Associate the software module instance with the hardware module */
	module_inst->hw = hw;
     1ae:	6001      	str	r1, [r0, #0]
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     1b0:	4ac9      	ldr	r2, [pc, #804]	; (4d8 <adc_init+0x33c>)
     1b2:	6a10      	ldr	r0, [r2, #32]
     1b4:	2380      	movs	r3, #128	; 0x80
     1b6:	025b      	lsls	r3, r3, #9
     1b8:	4303      	orrs	r3, r0
     1ba:	6213      	str	r3, [r2, #32]

	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, PM_APBCMASK_ADC);

	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1bc:	780b      	ldrb	r3, [r1, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     1be:	2005      	movs	r0, #5
	if (hw->CTRLA.reg & ADC_CTRLA_SWRST) {
     1c0:	07db      	lsls	r3, r3, #31
     1c2:	d506      	bpl.n	1d2 <adc_init+0x36>
	}
#endif

	/* Write configuration to module */
	return _adc_set_config(module_inst, config);
}
     1c4:	b017      	add	sp, #92	; 0x5c
     1c6:	bc3c      	pop	{r2, r3, r4, r5}
     1c8:	4690      	mov	r8, r2
     1ca:	4699      	mov	r9, r3
     1cc:	46a2      	mov	sl, r4
     1ce:	46ab      	mov	fp, r5
     1d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     1d2:	780b      	ldrb	r3, [r1, #0]
		return STATUS_ERR_DENIED;
     1d4:	3017      	adds	r0, #23
	if (hw->CTRLA.reg & ADC_CTRLA_ENABLE) {
     1d6:	079b      	lsls	r3, r3, #30
     1d8:	d4f4      	bmi.n	1c4 <adc_init+0x28>
	module_inst->reference = config->reference;
     1da:	7873      	ldrb	r3, [r6, #1]
     1dc:	713b      	strb	r3, [r7, #4]
	if (module_inst->reference == ADC_REFERENCE_INT1V) {
     1de:	2b00      	cmp	r3, #0
     1e0:	d104      	bne.n	1ec <adc_init+0x50>
		case SYSTEM_VOLTAGE_REFERENCE_TEMPSENSE:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_TSEN;
			break;

		case SYSTEM_VOLTAGE_REFERENCE_BANDGAP:
			SYSCTRL->VREF.reg |= SYSCTRL_VREF_BGOUTEN;
     1e2:	4abe      	ldr	r2, [pc, #760]	; (4dc <adc_init+0x340>)
     1e4:	6c13      	ldr	r3, [r2, #64]	; 0x40
     1e6:	2104      	movs	r1, #4
     1e8:	430b      	orrs	r3, r1
     1ea:	6413      	str	r3, [r2, #64]	; 0x40
	uint8_t revision_num = ((REG_DSU_DID & DSU_DID_DIE_Msk) >> DSU_DID_DIE_Pos);
     1ec:	4bbc      	ldr	r3, [pc, #752]	; (4e0 <adc_init+0x344>)
     1ee:	681b      	ldr	r3, [r3, #0]
     1f0:	041b      	lsls	r3, r3, #16
     1f2:	0f1b      	lsrs	r3, r3, #28
     1f4:	4698      	mov	r8, r3
	Adc *const adc_module = module_inst->hw;
     1f6:	683b      	ldr	r3, [r7, #0]
     1f8:	469b      	mov	fp, r3
	gclk_chan_conf.source_generator = config->clock_source;
     1fa:	7833      	ldrb	r3, [r6, #0]
     1fc:	466a      	mov	r2, sp
     1fe:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(ADC_GCLK_ID, &gclk_chan_conf);
     200:	4669      	mov	r1, sp
     202:	2017      	movs	r0, #23
     204:	4bb7      	ldr	r3, [pc, #732]	; (4e4 <adc_init+0x348>)
     206:	4798      	blx	r3
	system_gclk_chan_enable(ADC_GCLK_ID);
     208:	2017      	movs	r0, #23
     20a:	4bb7      	ldr	r3, [pc, #732]	; (4e8 <adc_init+0x34c>)
     20c:	4798      	blx	r3
	if (config->pin_scan.inputs_to_scan != 0) {
     20e:	232c      	movs	r3, #44	; 0x2c
     210:	5cf2      	ldrb	r2, [r6, r3]
     212:	2a00      	cmp	r2, #0
     214:	d05a      	beq.n	2cc <adc_init+0x130>
		uint8_t offset = config->pin_scan.offset_start_scan;
     216:	3b01      	subs	r3, #1
     218:	5cf5      	ldrb	r5, [r6, r3]
		uint8_t start_pin =
     21a:	7b33      	ldrb	r3, [r6, #12]
     21c:	18eb      	adds	r3, r5, r3
     21e:	b2db      	uxtb	r3, r3
		uint8_t end_pin =
     220:	18d1      	adds	r1, r2, r3
		while (start_pin < end_pin) {
     222:	b2c9      	uxtb	r1, r1
     224:	428b      	cmp	r3, r1
     226:	d227      	bcs.n	278 <adc_init+0xdc>
     228:	1952      	adds	r2, r2, r5
     22a:	b2d3      	uxtb	r3, r2
     22c:	4699      	mov	r9, r3
	const uint32_t pinmapping[] = {
     22e:	4baf      	ldr	r3, [pc, #700]	; (4ec <adc_init+0x350>)
     230:	469a      	mov	sl, r3
		system_pinmux_pin_set_config(pin_map_result, &config);
     232:	0033      	movs	r3, r6
     234:	464e      	mov	r6, r9
     236:	46b9      	mov	r9, r7
     238:	001f      	movs	r7, r3
     23a:	e003      	b.n	244 <adc_init+0xa8>
			offset++;
     23c:	3501      	adds	r5, #1
     23e:	b2ed      	uxtb	r5, r5
		while (start_pin < end_pin) {
     240:	42ae      	cmp	r6, r5
     242:	d017      	beq.n	274 <adc_init+0xd8>
			_adc_configure_ain_pin((offset % 16)+(uint8_t)config->positive_input);
     244:	240f      	movs	r4, #15
     246:	402c      	ands	r4, r5
     248:	7b3b      	ldrb	r3, [r7, #12]
     24a:	18e4      	adds	r4, r4, r3
	const uint32_t pinmapping[] = {
     24c:	2250      	movs	r2, #80	; 0x50
     24e:	49a8      	ldr	r1, [pc, #672]	; (4f0 <adc_init+0x354>)
     250:	a802      	add	r0, sp, #8
     252:	47d0      	blx	sl
	if (pin <= ADC_EXTCHANNEL_MSB) {
     254:	2c13      	cmp	r4, #19
     256:	d8f1      	bhi.n	23c <adc_init+0xa0>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     258:	00a4      	lsls	r4, r4, #2
     25a:	ab02      	add	r3, sp, #8
     25c:	58e0      	ldr	r0, [r4, r3]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     25e:	a901      	add	r1, sp, #4
     260:	2300      	movs	r3, #0
     262:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     264:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     266:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     268:	3301      	adds	r3, #1
     26a:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     26c:	b2c0      	uxtb	r0, r0
     26e:	4ba1      	ldr	r3, [pc, #644]	; (4f4 <adc_init+0x358>)
     270:	4798      	blx	r3
     272:	e7e3      	b.n	23c <adc_init+0xa0>
     274:	003e      	movs	r6, r7
     276:	464f      	mov	r7, r9
		_adc_configure_ain_pin(config->negative_input);
     278:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     27a:	2250      	movs	r2, #80	; 0x50
     27c:	499c      	ldr	r1, [pc, #624]	; (4f0 <adc_init+0x354>)
     27e:	a802      	add	r0, sp, #8
     280:	4b9a      	ldr	r3, [pc, #616]	; (4ec <adc_init+0x350>)
     282:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     284:	2c13      	cmp	r4, #19
     286:	d913      	bls.n	2b0 <adc_init+0x114>
	adc_module->CTRLA.reg = (config->run_in_standby << ADC_CTRLA_RUNSTDBY_Pos);
     288:	7d73      	ldrb	r3, [r6, #21]
     28a:	009b      	lsls	r3, r3, #2
     28c:	b2db      	uxtb	r3, r3
     28e:	465a      	mov	r2, fp
     290:	7013      	strb	r3, [r2, #0]
			(config->reference_compensation_enable << ADC_REFCTRL_REFCOMP_Pos) |
     292:	7db3      	ldrb	r3, [r6, #22]
     294:	01db      	lsls	r3, r3, #7
     296:	7872      	ldrb	r2, [r6, #1]
     298:	4313      	orrs	r3, r2
     29a:	b2db      	uxtb	r3, r3
	adc_module->REFCTRL.reg =
     29c:	465a      	mov	r2, fp
     29e:	7053      	strb	r3, [r2, #1]
	switch (config->resolution) {
     2a0:	7933      	ldrb	r3, [r6, #4]
     2a2:	2b34      	cmp	r3, #52	; 0x34
     2a4:	d900      	bls.n	2a8 <adc_init+0x10c>
     2a6:	e18c      	b.n	5c2 <adc_init+0x426>
     2a8:	009b      	lsls	r3, r3, #2
     2aa:	4a93      	ldr	r2, [pc, #588]	; (4f8 <adc_init+0x35c>)
     2ac:	58d3      	ldr	r3, [r2, r3]
     2ae:	469f      	mov	pc, r3
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2b0:	00a4      	lsls	r4, r4, #2
     2b2:	ab02      	add	r3, sp, #8
     2b4:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2b6:	a901      	add	r1, sp, #4
     2b8:	2300      	movs	r3, #0
     2ba:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     2bc:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2be:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2c0:	3301      	adds	r3, #1
     2c2:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     2c4:	b2c0      	uxtb	r0, r0
     2c6:	4b8b      	ldr	r3, [pc, #556]	; (4f4 <adc_init+0x358>)
     2c8:	4798      	blx	r3
     2ca:	e7dd      	b.n	288 <adc_init+0xec>
		_adc_configure_ain_pin(config->positive_input);
     2cc:	7b34      	ldrb	r4, [r6, #12]
	const uint32_t pinmapping[] = {
     2ce:	2250      	movs	r2, #80	; 0x50
     2d0:	4987      	ldr	r1, [pc, #540]	; (4f0 <adc_init+0x354>)
     2d2:	a802      	add	r0, sp, #8
     2d4:	4b85      	ldr	r3, [pc, #532]	; (4ec <adc_init+0x350>)
     2d6:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     2d8:	2c13      	cmp	r4, #19
     2da:	d915      	bls.n	308 <adc_init+0x16c>
		_adc_configure_ain_pin(config->negative_input);
     2dc:	89f4      	ldrh	r4, [r6, #14]
	const uint32_t pinmapping[] = {
     2de:	2250      	movs	r2, #80	; 0x50
     2e0:	4983      	ldr	r1, [pc, #524]	; (4f0 <adc_init+0x354>)
     2e2:	a802      	add	r0, sp, #8
     2e4:	4b81      	ldr	r3, [pc, #516]	; (4ec <adc_init+0x350>)
     2e6:	4798      	blx	r3
	if (pin <= ADC_EXTCHANNEL_MSB) {
     2e8:	2c13      	cmp	r4, #19
     2ea:	d8cd      	bhi.n	288 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     2ec:	00a4      	lsls	r4, r4, #2
     2ee:	ab02      	add	r3, sp, #8
     2f0:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     2f2:	a901      	add	r1, sp, #4
     2f4:	2300      	movs	r3, #0
     2f6:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     2f8:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     2fa:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     2fc:	3301      	adds	r3, #1
     2fe:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     300:	b2c0      	uxtb	r0, r0
     302:	4b7c      	ldr	r3, [pc, #496]	; (4f4 <adc_init+0x358>)
     304:	4798      	blx	r3
     306:	e7bf      	b.n	288 <adc_init+0xec>
		pin_map_result = pinmapping[pin >> ADC_INPUTCTRL_MUXPOS_Pos];
     308:	00a4      	lsls	r4, r4, #2
     30a:	ab02      	add	r3, sp, #8
     30c:	58e0      	ldr	r0, [r4, r3]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     30e:	a901      	add	r1, sp, #4
     310:	2300      	movs	r3, #0
     312:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     314:	70cb      	strb	r3, [r1, #3]
		config.input_pull   = SYSTEM_PINMUX_PIN_PULL_NONE;
     316:	708b      	strb	r3, [r1, #2]
		config.mux_position = 1;
     318:	3301      	adds	r3, #1
     31a:	700b      	strb	r3, [r1, #0]
		system_pinmux_pin_set_config(pin_map_result, &config);
     31c:	b2c0      	uxtb	r0, r0
     31e:	4b75      	ldr	r3, [pc, #468]	; (4f4 <adc_init+0x358>)
     320:	4798      	blx	r3
     322:	e7db      	b.n	2dc <adc_init+0x140>
		accumulate = ADC_ACCUMULATE_SAMPLES_16;
     324:	2304      	movs	r3, #4
		resolution = ADC_RESOLUTION_16BIT;
     326:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_4;
     328:	2102      	movs	r1, #2
     32a:	e022      	b.n	372 <adc_init+0x1d6>
		adjres = config->divide_result;
     32c:	7c71      	ldrb	r1, [r6, #17]
		accumulate = config->accumulate_samples;
     32e:	7c33      	ldrb	r3, [r6, #16]
		resolution = ADC_RESOLUTION_16BIT;
     330:	2410      	movs	r4, #16
     332:	e01e      	b.n	372 <adc_init+0x1d6>
		if(revision_num < REVISON_D_NUM) {
     334:	4643      	mov	r3, r8
     336:	2b02      	cmp	r3, #2
     338:	d800      	bhi.n	33c <adc_init+0x1a0>
     33a:	e0c4      	b.n	4c6 <adc_init+0x32a>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     33c:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     33e:	2410      	movs	r4, #16
			adjres = ADC_DIVIDE_RESULT_2;
     340:	2101      	movs	r1, #1
     342:	e016      	b.n	372 <adc_init+0x1d6>
		if(revision_num < REVISON_D_NUM) {
     344:	4643      	mov	r3, r8
     346:	2b02      	cmp	r3, #2
     348:	d800      	bhi.n	34c <adc_init+0x1b0>
     34a:	e0c0      	b.n	4ce <adc_init+0x332>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     34c:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     34e:	2410      	movs	r4, #16
			adjres = ADC_DIVIDE_RESULT_DISABLE;
     350:	2100      	movs	r1, #0
     352:	e00e      	b.n	372 <adc_init+0x1d6>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     354:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_8BIT;
     356:	2430      	movs	r4, #48	; 0x30
	uint8_t adjres = 0;
     358:	2100      	movs	r1, #0
     35a:	e00a      	b.n	372 <adc_init+0x1d6>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     35c:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_10BIT;
     35e:	2420      	movs	r4, #32
	uint8_t adjres = 0;
     360:	2100      	movs	r1, #0
     362:	e006      	b.n	372 <adc_init+0x1d6>
	enum adc_accumulate_samples accumulate = ADC_ACCUMULATE_DISABLE;
     364:	2300      	movs	r3, #0
		resolution = ADC_RESOLUTION_12BIT;
     366:	2400      	movs	r4, #0
	uint8_t adjres = 0;
     368:	2100      	movs	r1, #0
     36a:	e002      	b.n	372 <adc_init+0x1d6>
		accumulate = ADC_ACCUMULATE_SAMPLES_4;
     36c:	2302      	movs	r3, #2
		resolution = ADC_RESOLUTION_16BIT;
     36e:	2410      	movs	r4, #16
		adjres = ADC_DIVIDE_RESULT_2;
     370:	2101      	movs	r1, #1
	adc_module->AVGCTRL.reg = ADC_AVGCTRL_ADJRES(adjres) | accumulate;
     372:	0109      	lsls	r1, r1, #4
     374:	2270      	movs	r2, #112	; 0x70
     376:	400a      	ands	r2, r1
     378:	4313      	orrs	r3, r2
     37a:	465a      	mov	r2, fp
     37c:	7093      	strb	r3, [r2, #2]
	if (config->sample_length > 63) {
     37e:	7df3      	ldrb	r3, [r6, #23]
		return STATUS_ERR_INVALID_ARG;
     380:	2017      	movs	r0, #23
	if (config->sample_length > 63) {
     382:	2b3f      	cmp	r3, #63	; 0x3f
     384:	d900      	bls.n	388 <adc_init+0x1ec>
     386:	e71d      	b.n	1c4 <adc_init+0x28>
		adc_module->SAMPCTRL.reg =
     388:	70d3      	strb	r3, [r2, #3]
	Adc *const adc_module = module_inst->hw;
     38a:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     38c:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     38e:	b25b      	sxtb	r3, r3
     390:	2b00      	cmp	r3, #0
     392:	dbfb      	blt.n	38c <adc_init+0x1f0>
			(config->differential_mode << ADC_CTRLB_DIFFMODE_Pos);
     394:	7cf3      	ldrb	r3, [r6, #19]
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     396:	8872      	ldrh	r2, [r6, #2]
     398:	4313      	orrs	r3, r2
			(config->correction.correction_enable << ADC_CTRLB_CORREN_Pos) |
     39a:	2224      	movs	r2, #36	; 0x24
     39c:	5cb2      	ldrb	r2, [r6, r2]
     39e:	00d2      	lsls	r2, r2, #3
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     3a0:	4313      	orrs	r3, r2
			(config->freerunning << ADC_CTRLB_FREERUN_Pos) |
     3a2:	7d32      	ldrb	r2, [r6, #20]
     3a4:	0092      	lsls	r2, r2, #2
			(config->left_adjust << ADC_CTRLB_LEFTADJ_Pos) |
     3a6:	4313      	orrs	r3, r2
     3a8:	7cb2      	ldrb	r2, [r6, #18]
     3aa:	0052      	lsls	r2, r2, #1
     3ac:	4313      	orrs	r3, r2
     3ae:	4323      	orrs	r3, r4
	adc_module->CTRLB.reg =
     3b0:	465a      	mov	r2, fp
     3b2:	8093      	strh	r3, [r2, #4]
	if (config->window.window_mode != ADC_WINDOW_MODE_DISABLE) {
     3b4:	7e33      	ldrb	r3, [r6, #24]
     3b6:	2b00      	cmp	r3, #0
     3b8:	d020      	beq.n	3fc <adc_init+0x260>
		switch (resolution) {
     3ba:	2c10      	cmp	r4, #16
     3bc:	d100      	bne.n	3c0 <adc_init+0x224>
     3be:	e0e2      	b.n	586 <adc_init+0x3ea>
     3c0:	d800      	bhi.n	3c4 <adc_init+0x228>
     3c2:	e0a1      	b.n	508 <adc_init+0x36c>
     3c4:	2c20      	cmp	r4, #32
     3c6:	d100      	bne.n	3ca <adc_init+0x22e>
     3c8:	e0bf      	b.n	54a <adc_init+0x3ae>
     3ca:	2c30      	cmp	r4, #48	; 0x30
     3cc:	d116      	bne.n	3fc <adc_init+0x260>
			if (config->differential_mode &&
     3ce:	7cf2      	ldrb	r2, [r6, #19]
     3d0:	2a00      	cmp	r2, #0
     3d2:	d00a      	beq.n	3ea <adc_init+0x24e>
					(config->window.window_lower_value > 127 ||
     3d4:	69f2      	ldr	r2, [r6, #28]
     3d6:	3280      	adds	r2, #128	; 0x80
				return STATUS_ERR_INVALID_ARG;
     3d8:	2017      	movs	r0, #23
			if (config->differential_mode &&
     3da:	2aff      	cmp	r2, #255	; 0xff
     3dc:	d900      	bls.n	3e0 <adc_init+0x244>
     3de:	e6f1      	b.n	1c4 <adc_init+0x28>
					config->window.window_lower_value < -128 ||
     3e0:	6a32      	ldr	r2, [r6, #32]
     3e2:	3280      	adds	r2, #128	; 0x80
     3e4:	2aff      	cmp	r2, #255	; 0xff
     3e6:	d900      	bls.n	3ea <adc_init+0x24e>
     3e8:	e6ec      	b.n	1c4 <adc_init+0x28>
				return STATUS_ERR_INVALID_ARG;
     3ea:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 255 ||
     3ec:	69f2      	ldr	r2, [r6, #28]
     3ee:	2aff      	cmp	r2, #255	; 0xff
     3f0:	dd00      	ble.n	3f4 <adc_init+0x258>
     3f2:	e6e7      	b.n	1c4 <adc_init+0x28>
     3f4:	6a32      	ldr	r2, [r6, #32]
     3f6:	2aff      	cmp	r2, #255	; 0xff
     3f8:	dd00      	ble.n	3fc <adc_init+0x260>
     3fa:	e6e3      	b.n	1c4 <adc_init+0x28>
	Adc *const adc_module = module_inst->hw;
     3fc:	6839      	ldr	r1, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     3fe:	7e4a      	ldrb	r2, [r1, #25]
	while (adc_is_syncing(module_inst)) {
     400:	b252      	sxtb	r2, r2
     402:	2a00      	cmp	r2, #0
     404:	dbfb      	blt.n	3fe <adc_init+0x262>
	adc_module->WINCTRL.reg = config->window.window_mode;
     406:	465a      	mov	r2, fp
     408:	7213      	strb	r3, [r2, #8]
	Adc *const adc_module = module_inst->hw;
     40a:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     40c:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     40e:	b25b      	sxtb	r3, r3
     410:	2b00      	cmp	r3, #0
     412:	dbfb      	blt.n	40c <adc_init+0x270>
	adc_module->WINLT.reg =
     414:	8bb3      	ldrh	r3, [r6, #28]
     416:	465a      	mov	r2, fp
     418:	8393      	strh	r3, [r2, #28]
	Adc *const adc_module = module_inst->hw;
     41a:	683a      	ldr	r2, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     41c:	7e53      	ldrb	r3, [r2, #25]
	while (adc_is_syncing(module_inst)) {
     41e:	b25b      	sxtb	r3, r3
     420:	2b00      	cmp	r3, #0
     422:	dbfb      	blt.n	41c <adc_init+0x280>
	adc_module->WINUT.reg = config->window.window_upper_value <<
     424:	8c33      	ldrh	r3, [r6, #32]
     426:	465a      	mov	r2, fp
     428:	8413      	strh	r3, [r2, #32]
	uint8_t inputs_to_scan = config->pin_scan.inputs_to_scan;
     42a:	232c      	movs	r3, #44	; 0x2c
     42c:	5cf3      	ldrb	r3, [r6, r3]
	if (inputs_to_scan > 0) {
     42e:	2b00      	cmp	r3, #0
     430:	d005      	beq.n	43e <adc_init+0x2a2>
		inputs_to_scan--;
     432:	3b01      	subs	r3, #1
     434:	b2db      	uxtb	r3, r3
		return STATUS_ERR_INVALID_ARG;
     436:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     438:	2b0f      	cmp	r3, #15
     43a:	d900      	bls.n	43e <adc_init+0x2a2>
     43c:	e6c2      	b.n	1c4 <adc_init+0x28>
			config->pin_scan.offset_start_scan > (ADC_INPUTCTRL_INPUTOFFSET_Msk >> ADC_INPUTCTRL_INPUTOFFSET_Pos)) {
     43e:	222b      	movs	r2, #43	; 0x2b
     440:	5cb1      	ldrb	r1, [r6, r2]
		return STATUS_ERR_INVALID_ARG;
     442:	2017      	movs	r0, #23
	if (inputs_to_scan > (ADC_INPUTCTRL_INPUTSCAN_Msk >> ADC_INPUTCTRL_INPUTSCAN_Pos) ||
     444:	290f      	cmp	r1, #15
     446:	d900      	bls.n	44a <adc_init+0x2ae>
     448:	e6bc      	b.n	1c4 <adc_init+0x28>
	Adc *const adc_module = module_inst->hw;
     44a:	6838      	ldr	r0, [r7, #0]
	if (adc_module->STATUS.reg & ADC_STATUS_SYNCBUSY) {
     44c:	7e42      	ldrb	r2, [r0, #25]
	while (adc_is_syncing(module_inst)) {
     44e:	b252      	sxtb	r2, r2
     450:	2a00      	cmp	r2, #0
     452:	dbfb      	blt.n	44c <adc_init+0x2b0>
			config->negative_input |
     454:	89f2      	ldrh	r2, [r6, #14]
			config->positive_input;
     456:	7b30      	ldrb	r0, [r6, #12]
			config->negative_input |
     458:	4302      	orrs	r2, r0
     45a:	68b0      	ldr	r0, [r6, #8]
     45c:	4302      	orrs	r2, r0
			(config->pin_scan.offset_start_scan <<
     45e:	0509      	lsls	r1, r1, #20
			config->negative_input |
     460:	430a      	orrs	r2, r1
			(inputs_to_scan << ADC_INPUTCTRL_INPUTSCAN_Pos) |
     462:	041b      	lsls	r3, r3, #16
			config->negative_input |
     464:	4313      	orrs	r3, r2
	adc_module->INPUTCTRL.reg =
     466:	465a      	mov	r2, fp
     468:	6113      	str	r3, [r2, #16]
	adc_module->EVCTRL.reg = config->event_action;
     46a:	232a      	movs	r3, #42	; 0x2a
     46c:	5cf3      	ldrb	r3, [r6, r3]
     46e:	7513      	strb	r3, [r2, #20]
	adc_module->INTENCLR.reg =
     470:	230f      	movs	r3, #15
     472:	7593      	strb	r3, [r2, #22]
	if (config->correction.correction_enable){
     474:	3315      	adds	r3, #21
     476:	5cf3      	ldrb	r3, [r6, r3]
     478:	2b00      	cmp	r3, #0
     47a:	d012      	beq.n	4a2 <adc_init+0x306>
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     47c:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
     47e:	4a1f      	ldr	r2, [pc, #124]	; (4fc <adc_init+0x360>)
			return STATUS_ERR_INVALID_ARG;
     480:	2017      	movs	r0, #23
		if (config->correction.gain_correction > ADC_GAINCORR_GAINCORR_Msk) {
     482:	4293      	cmp	r3, r2
     484:	d900      	bls.n	488 <adc_init+0x2ec>
     486:	e69d      	b.n	1c4 <adc_init+0x28>
			adc_module->GAINCORR.reg = config->correction.gain_correction <<
     488:	465a      	mov	r2, fp
     48a:	8493      	strh	r3, [r2, #36]	; 0x24
		if (config->correction.offset_correction > 2047 ||
     48c:	8d32      	ldrh	r2, [r6, #40]	; 0x28
     48e:	2380      	movs	r3, #128	; 0x80
     490:	011b      	lsls	r3, r3, #4
     492:	18d3      	adds	r3, r2, r3
     494:	4919      	ldr	r1, [pc, #100]	; (4fc <adc_init+0x360>)
     496:	b29b      	uxth	r3, r3
     498:	428b      	cmp	r3, r1
     49a:	d900      	bls.n	49e <adc_init+0x302>
     49c:	e692      	b.n	1c4 <adc_init+0x28>
			adc_module->OFFSETCORR.reg = config->correction.offset_correction <<
     49e:	465b      	mov	r3, fp
     4a0:	84da      	strh	r2, [r3, #38]	; 0x26
			ADC_CALIB_BIAS_CAL(
     4a2:	4b17      	ldr	r3, [pc, #92]	; (500 <adc_init+0x364>)
     4a4:	681b      	ldr	r3, [r3, #0]
     4a6:	015b      	lsls	r3, r3, #5
     4a8:	22e0      	movs	r2, #224	; 0xe0
     4aa:	00d2      	lsls	r2, r2, #3
     4ac:	4013      	ands	r3, r2
			ADC_CALIB_LINEARITY_CAL(
     4ae:	4a15      	ldr	r2, [pc, #84]	; (504 <adc_init+0x368>)
     4b0:	6851      	ldr	r1, [r2, #4]
     4b2:	0149      	lsls	r1, r1, #5
     4b4:	6812      	ldr	r2, [r2, #0]
     4b6:	0ed2      	lsrs	r2, r2, #27
     4b8:	430a      	orrs	r2, r1
     4ba:	b2d2      	uxtb	r2, r2
			) |
     4bc:	4313      	orrs	r3, r2
	adc_module->CALIB.reg =
     4be:	465a      	mov	r2, fp
     4c0:	8513      	strh	r3, [r2, #40]	; 0x28
	return STATUS_OK;
     4c2:	2000      	movs	r0, #0
     4c4:	e67e      	b.n	1c4 <adc_init+0x28>
		accumulate = ADC_ACCUMULATE_SAMPLES_64;
     4c6:	2306      	movs	r3, #6
		resolution = ADC_RESOLUTION_16BIT;
     4c8:	2410      	movs	r4, #16
			adjres = ADC_DIVIDE_RESULT_8;
     4ca:	2103      	movs	r1, #3
     4cc:	e751      	b.n	372 <adc_init+0x1d6>
		accumulate = ADC_ACCUMULATE_SAMPLES_256;
     4ce:	2308      	movs	r3, #8
		resolution = ADC_RESOLUTION_16BIT;
     4d0:	2410      	movs	r4, #16
			adjres = ADC_DIVIDE_RESULT_16;
     4d2:	2104      	movs	r1, #4
     4d4:	e74d      	b.n	372 <adc_init+0x1d6>
     4d6:	46c0      	nop			; (mov r8, r8)
     4d8:	40000400 	.word	0x40000400
     4dc:	40000800 	.word	0x40000800
     4e0:	41002018 	.word	0x41002018
     4e4:	0000261d 	.word	0x0000261d
     4e8:	00002591 	.word	0x00002591
     4ec:	00002bb5 	.word	0x00002bb5
     4f0:	00002c9c 	.word	0x00002c9c
     4f4:	00002715 	.word	0x00002715
     4f8:	00002bc8 	.word	0x00002bc8
     4fc:	00000fff 	.word	0x00000fff
     500:	00806024 	.word	0x00806024
     504:	00806020 	.word	0x00806020
		switch (resolution) {
     508:	2c00      	cmp	r4, #0
     50a:	d000      	beq.n	50e <adc_init+0x372>
     50c:	e776      	b.n	3fc <adc_init+0x260>
			if (config->differential_mode &&
     50e:	7cf2      	ldrb	r2, [r6, #19]
     510:	2a00      	cmp	r2, #0
     512:	d00f      	beq.n	534 <adc_init+0x398>
					(config->window.window_lower_value > 2047 ||
     514:	69f2      	ldr	r2, [r6, #28]
     516:	2180      	movs	r1, #128	; 0x80
     518:	0109      	lsls	r1, r1, #4
     51a:	468c      	mov	ip, r1
     51c:	4462      	add	r2, ip
			if (config->differential_mode &&
     51e:	492a      	ldr	r1, [pc, #168]	; (5c8 <adc_init+0x42c>)
				return STATUS_ERR_INVALID_ARG;
     520:	2017      	movs	r0, #23
			if (config->differential_mode &&
     522:	428a      	cmp	r2, r1
     524:	d900      	bls.n	528 <adc_init+0x38c>
     526:	e64d      	b.n	1c4 <adc_init+0x28>
					config->window.window_lower_value < -2048 ||
     528:	6a32      	ldr	r2, [r6, #32]
     52a:	4462      	add	r2, ip
     52c:	4926      	ldr	r1, [pc, #152]	; (5c8 <adc_init+0x42c>)
     52e:	428a      	cmp	r2, r1
     530:	d900      	bls.n	534 <adc_init+0x398>
     532:	e647      	b.n	1c4 <adc_init+0x28>
			} else if (config->window.window_lower_value > 4095 ||
     534:	4a24      	ldr	r2, [pc, #144]	; (5c8 <adc_init+0x42c>)
				return STATUS_ERR_INVALID_ARG;
     536:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 4095 ||
     538:	69f1      	ldr	r1, [r6, #28]
     53a:	4291      	cmp	r1, r2
     53c:	dd00      	ble.n	540 <adc_init+0x3a4>
     53e:	e641      	b.n	1c4 <adc_init+0x28>
     540:	6a31      	ldr	r1, [r6, #32]
     542:	4291      	cmp	r1, r2
     544:	dd00      	ble.n	548 <adc_init+0x3ac>
     546:	e63d      	b.n	1c4 <adc_init+0x28>
     548:	e758      	b.n	3fc <adc_init+0x260>
			if (config->differential_mode &&
     54a:	7cf2      	ldrb	r2, [r6, #19]
     54c:	2a00      	cmp	r2, #0
     54e:	d00f      	beq.n	570 <adc_init+0x3d4>
					(config->window.window_lower_value > 511 ||
     550:	69f2      	ldr	r2, [r6, #28]
     552:	2180      	movs	r1, #128	; 0x80
     554:	0089      	lsls	r1, r1, #2
     556:	468c      	mov	ip, r1
     558:	4462      	add	r2, ip
			if (config->differential_mode &&
     55a:	491c      	ldr	r1, [pc, #112]	; (5cc <adc_init+0x430>)
				return STATUS_ERR_INVALID_ARG;
     55c:	2017      	movs	r0, #23
			if (config->differential_mode &&
     55e:	428a      	cmp	r2, r1
     560:	d900      	bls.n	564 <adc_init+0x3c8>
     562:	e62f      	b.n	1c4 <adc_init+0x28>
					config->window.window_lower_value < -512 ||
     564:	6a32      	ldr	r2, [r6, #32]
     566:	4462      	add	r2, ip
     568:	4918      	ldr	r1, [pc, #96]	; (5cc <adc_init+0x430>)
     56a:	428a      	cmp	r2, r1
     56c:	d900      	bls.n	570 <adc_init+0x3d4>
     56e:	e629      	b.n	1c4 <adc_init+0x28>
			} else if (config->window.window_lower_value > 1023 ||
     570:	4a16      	ldr	r2, [pc, #88]	; (5cc <adc_init+0x430>)
				return STATUS_ERR_INVALID_ARG;
     572:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 1023 ||
     574:	69f1      	ldr	r1, [r6, #28]
     576:	4291      	cmp	r1, r2
     578:	dd00      	ble.n	57c <adc_init+0x3e0>
     57a:	e623      	b.n	1c4 <adc_init+0x28>
     57c:	6a31      	ldr	r1, [r6, #32]
     57e:	4291      	cmp	r1, r2
     580:	dd00      	ble.n	584 <adc_init+0x3e8>
     582:	e61f      	b.n	1c4 <adc_init+0x28>
     584:	e73a      	b.n	3fc <adc_init+0x260>
			if (config->differential_mode &&
     586:	7cf2      	ldrb	r2, [r6, #19]
     588:	2a00      	cmp	r2, #0
     58a:	d00f      	beq.n	5ac <adc_init+0x410>
					(config->window.window_lower_value > 32767 ||
     58c:	69f2      	ldr	r2, [r6, #28]
     58e:	2180      	movs	r1, #128	; 0x80
     590:	0209      	lsls	r1, r1, #8
     592:	468c      	mov	ip, r1
     594:	4462      	add	r2, ip
			if (config->differential_mode &&
     596:	490e      	ldr	r1, [pc, #56]	; (5d0 <adc_init+0x434>)
				return STATUS_ERR_INVALID_ARG;
     598:	2017      	movs	r0, #23
			if (config->differential_mode &&
     59a:	428a      	cmp	r2, r1
     59c:	d900      	bls.n	5a0 <adc_init+0x404>
     59e:	e611      	b.n	1c4 <adc_init+0x28>
					config->window.window_lower_value < -32768 ||
     5a0:	6a32      	ldr	r2, [r6, #32]
     5a2:	4462      	add	r2, ip
     5a4:	490a      	ldr	r1, [pc, #40]	; (5d0 <adc_init+0x434>)
     5a6:	428a      	cmp	r2, r1
     5a8:	d900      	bls.n	5ac <adc_init+0x410>
     5aa:	e60b      	b.n	1c4 <adc_init+0x28>
			} else if (config->window.window_lower_value > 65535 ||
     5ac:	4a08      	ldr	r2, [pc, #32]	; (5d0 <adc_init+0x434>)
				return STATUS_ERR_INVALID_ARG;
     5ae:	2017      	movs	r0, #23
			} else if (config->window.window_lower_value > 65535 ||
     5b0:	69f1      	ldr	r1, [r6, #28]
     5b2:	4291      	cmp	r1, r2
     5b4:	dd00      	ble.n	5b8 <adc_init+0x41c>
     5b6:	e605      	b.n	1c4 <adc_init+0x28>
     5b8:	6a31      	ldr	r1, [r6, #32]
     5ba:	4291      	cmp	r1, r2
     5bc:	dd00      	ble.n	5c0 <adc_init+0x424>
     5be:	e601      	b.n	1c4 <adc_init+0x28>
     5c0:	e71c      	b.n	3fc <adc_init+0x260>
		return STATUS_ERR_INVALID_ARG;
     5c2:	2017      	movs	r0, #23
     5c4:	e5fe      	b.n	1c4 <adc_init+0x28>
     5c6:	46c0      	nop			; (mov r8, r8)
     5c8:	00000fff 	.word	0x00000fff
     5cc:	000003ff 	.word	0x000003ff
     5d0:	0000ffff 	.word	0x0000ffff

000005d4 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     5d4:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     5d6:	2a00      	cmp	r2, #0
     5d8:	d001      	beq.n	5de <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     5da:	0018      	movs	r0, r3
     5dc:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     5de:	008b      	lsls	r3, r1, #2
     5e0:	4a06      	ldr	r2, [pc, #24]	; (5fc <extint_register_callback+0x28>)
     5e2:	589b      	ldr	r3, [r3, r2]
     5e4:	2b00      	cmp	r3, #0
     5e6:	d003      	beq.n	5f0 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     5e8:	4283      	cmp	r3, r0
     5ea:	d005      	beq.n	5f8 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     5ec:	231d      	movs	r3, #29
     5ee:	e7f4      	b.n	5da <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     5f0:	0089      	lsls	r1, r1, #2
     5f2:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     5f4:	2300      	movs	r3, #0
     5f6:	e7f0      	b.n	5da <extint_register_callback+0x6>
		return STATUS_OK;
     5f8:	2300      	movs	r3, #0
     5fa:	e7ee      	b.n	5da <extint_register_callback+0x6>
     5fc:	20004258 	.word	0x20004258

00000600 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     600:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     602:	2900      	cmp	r1, #0
     604:	d001      	beq.n	60a <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     606:	0018      	movs	r0, r3
     608:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     60a:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     60c:	281f      	cmp	r0, #31
     60e:	d800      	bhi.n	612 <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     610:	4a02      	ldr	r2, [pc, #8]	; (61c <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     612:	2301      	movs	r3, #1
     614:	4083      	lsls	r3, r0
     616:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     618:	2300      	movs	r3, #0
     61a:	e7f4      	b.n	606 <extint_chan_enable_callback+0x6>
     61c:	40001800 	.word	0x40001800

00000620 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     620:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     622:	2200      	movs	r2, #0
     624:	4b10      	ldr	r3, [pc, #64]	; (668 <EIC_Handler+0x48>)
     626:	701a      	strb	r2, [r3, #0]
     628:	2300      	movs	r3, #0
     62a:	4910      	ldr	r1, [pc, #64]	; (66c <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     62c:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     62e:	4e10      	ldr	r6, [pc, #64]	; (670 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     630:	4c0d      	ldr	r4, [pc, #52]	; (668 <EIC_Handler+0x48>)
     632:	e00a      	b.n	64a <EIC_Handler+0x2a>
		return eics[eic_index];
     634:	490d      	ldr	r1, [pc, #52]	; (66c <EIC_Handler+0x4c>)
     636:	e008      	b.n	64a <EIC_Handler+0x2a>
     638:	7823      	ldrb	r3, [r4, #0]
     63a:	3301      	adds	r3, #1
     63c:	b2db      	uxtb	r3, r3
     63e:	7023      	strb	r3, [r4, #0]
     640:	2b0f      	cmp	r3, #15
     642:	d810      	bhi.n	666 <EIC_Handler+0x46>
		return NULL;
     644:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     646:	2b1f      	cmp	r3, #31
     648:	d9f4      	bls.n	634 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     64a:	0028      	movs	r0, r5
     64c:	4018      	ands	r0, r3
     64e:	2201      	movs	r2, #1
     650:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     652:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     654:	4210      	tst	r0, r2
     656:	d0ef      	beq.n	638 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     658:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     65a:	009b      	lsls	r3, r3, #2
     65c:	599b      	ldr	r3, [r3, r6]
     65e:	2b00      	cmp	r3, #0
     660:	d0ea      	beq.n	638 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     662:	4798      	blx	r3
     664:	e7e8      	b.n	638 <EIC_Handler+0x18>
			}
		}
	}
}
     666:	bd70      	pop	{r4, r5, r6, pc}
     668:	20004254 	.word	0x20004254
     66c:	40001800 	.word	0x40001800
     670:	20004258 	.word	0x20004258

00000674 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     674:	4a04      	ldr	r2, [pc, #16]	; (688 <_extint_enable+0x14>)
     676:	7813      	ldrb	r3, [r2, #0]
     678:	2102      	movs	r1, #2
     67a:	430b      	orrs	r3, r1
     67c:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     67e:	7853      	ldrb	r3, [r2, #1]
     680:	b25b      	sxtb	r3, r3
     682:	2b00      	cmp	r3, #0
     684:	dbfb      	blt.n	67e <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     686:	4770      	bx	lr
     688:	40001800 	.word	0x40001800

0000068c <_system_extint_init>:
{
     68c:	b500      	push	{lr}
     68e:	b083      	sub	sp, #12
			PM->APBAMASK.reg |= mask;
     690:	4a12      	ldr	r2, [pc, #72]	; (6dc <_system_extint_init+0x50>)
     692:	6993      	ldr	r3, [r2, #24]
     694:	2140      	movs	r1, #64	; 0x40
     696:	430b      	orrs	r3, r1
     698:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     69a:	a901      	add	r1, sp, #4
     69c:	2300      	movs	r3, #0
     69e:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     6a0:	2003      	movs	r0, #3
     6a2:	4b0f      	ldr	r3, [pc, #60]	; (6e0 <_system_extint_init+0x54>)
     6a4:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     6a6:	2003      	movs	r0, #3
     6a8:	4b0e      	ldr	r3, [pc, #56]	; (6e4 <_system_extint_init+0x58>)
     6aa:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     6ac:	4a0e      	ldr	r2, [pc, #56]	; (6e8 <_system_extint_init+0x5c>)
     6ae:	7813      	ldrb	r3, [r2, #0]
     6b0:	2101      	movs	r1, #1
     6b2:	430b      	orrs	r3, r1
     6b4:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     6b6:	7853      	ldrb	r3, [r2, #1]
     6b8:	b25b      	sxtb	r3, r3
     6ba:	2b00      	cmp	r3, #0
     6bc:	dbfb      	blt.n	6b6 <_system_extint_init+0x2a>
     6be:	4b0b      	ldr	r3, [pc, #44]	; (6ec <_system_extint_init+0x60>)
     6c0:	0019      	movs	r1, r3
     6c2:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     6c4:	2200      	movs	r2, #0
     6c6:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     6c8:	4299      	cmp	r1, r3
     6ca:	d1fc      	bne.n	6c6 <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     6cc:	2210      	movs	r2, #16
     6ce:	4b08      	ldr	r3, [pc, #32]	; (6f0 <_system_extint_init+0x64>)
     6d0:	601a      	str	r2, [r3, #0]
	_extint_enable();
     6d2:	4b08      	ldr	r3, [pc, #32]	; (6f4 <_system_extint_init+0x68>)
     6d4:	4798      	blx	r3
}
     6d6:	b003      	add	sp, #12
     6d8:	bd00      	pop	{pc}
     6da:	46c0      	nop			; (mov r8, r8)
     6dc:	40000400 	.word	0x40000400
     6e0:	0000261d 	.word	0x0000261d
     6e4:	00002591 	.word	0x00002591
     6e8:	40001800 	.word	0x40001800
     6ec:	20004258 	.word	0x20004258
     6f0:	e000e100 	.word	0xe000e100
     6f4:	00000675 	.word	0x00000675

000006f8 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     6f8:	2300      	movs	r3, #0
     6fa:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     6fc:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     6fe:	2201      	movs	r2, #1
     700:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     702:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     704:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     706:	3302      	adds	r3, #2
     708:	72c3      	strb	r3, [r0, #11]
}
     70a:	4770      	bx	lr

0000070c <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     70c:	b5f0      	push	{r4, r5, r6, r7, lr}
     70e:	b083      	sub	sp, #12
     710:	0005      	movs	r5, r0
     712:	000c      	movs	r4, r1
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     714:	a901      	add	r1, sp, #4
     716:	2300      	movs	r3, #0
     718:	704b      	strb	r3, [r1, #1]
	config->powersave    = false;
     71a:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     71c:	7923      	ldrb	r3, [r4, #4]
     71e:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     720:	7a23      	ldrb	r3, [r4, #8]
     722:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     724:	7820      	ldrb	r0, [r4, #0]
     726:	4b15      	ldr	r3, [pc, #84]	; (77c <extint_chan_set_config+0x70>)
     728:	4798      	blx	r3
		return NULL;
     72a:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     72c:	2d1f      	cmp	r5, #31
     72e:	d800      	bhi.n	732 <extint_chan_set_config+0x26>
		return eics[eic_index];
     730:	4813      	ldr	r0, [pc, #76]	; (780 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     732:	2207      	movs	r2, #7
     734:	402a      	ands	r2, r5
     736:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     738:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     73a:	7aa3      	ldrb	r3, [r4, #10]
     73c:	2b00      	cmp	r3, #0
     73e:	d001      	beq.n	744 <extint_chan_set_config+0x38>
     740:	2308      	movs	r3, #8
     742:	431f      	orrs	r7, r3
     744:	08eb      	lsrs	r3, r5, #3
     746:	009b      	lsls	r3, r3, #2
     748:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     74a:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     74c:	260f      	movs	r6, #15
     74e:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     750:	43b1      	bics	r1, r6
			(new_config << config_pos);
     752:	4097      	lsls	r7, r2
     754:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     756:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     758:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     75a:	7a63      	ldrb	r3, [r4, #9]
     75c:	2b00      	cmp	r3, #0
     75e:	d106      	bne.n	76e <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     760:	6943      	ldr	r3, [r0, #20]
     762:	2201      	movs	r2, #1
     764:	40aa      	lsls	r2, r5
     766:	4393      	bics	r3, r2
     768:	6143      	str	r3, [r0, #20]
	}
}
     76a:	b003      	add	sp, #12
     76c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     76e:	6942      	ldr	r2, [r0, #20]
     770:	2301      	movs	r3, #1
     772:	40ab      	lsls	r3, r5
     774:	4313      	orrs	r3, r2
     776:	6143      	str	r3, [r0, #20]
     778:	e7f7      	b.n	76a <extint_chan_set_config+0x5e>
     77a:	46c0      	nop			; (mov r8, r8)
     77c:	00002715 	.word	0x00002715
     780:	40001800 	.word	0x40001800

00000784 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
     784:	1c93      	adds	r3, r2, #2
     786:	009b      	lsls	r3, r3, #2
     788:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
     78a:	2a02      	cmp	r2, #2
     78c:	d009      	beq.n	7a2 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
     78e:	2a03      	cmp	r2, #3
     790:	d00c      	beq.n	7ac <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
     792:	2301      	movs	r3, #1
     794:	4093      	lsls	r3, r2
     796:	001a      	movs	r2, r3
     798:	7e03      	ldrb	r3, [r0, #24]
     79a:	4313      	orrs	r3, r2
     79c:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
     79e:	2000      	movs	r0, #0
     7a0:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
     7a2:	7e03      	ldrb	r3, [r0, #24]
     7a4:	2210      	movs	r2, #16
     7a6:	4313      	orrs	r3, r2
     7a8:	7603      	strb	r3, [r0, #24]
     7aa:	e7f8      	b.n	79e <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
     7ac:	7e03      	ldrb	r3, [r0, #24]
     7ae:	2220      	movs	r2, #32
     7b0:	4313      	orrs	r3, r2
     7b2:	7603      	strb	r3, [r0, #24]
     7b4:	e7f3      	b.n	79e <tc_register_callback+0x1a>
	...

000007b8 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
     7b8:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
     7ba:	0080      	lsls	r0, r0, #2
     7bc:	4b16      	ldr	r3, [pc, #88]	; (818 <_tc_interrupt_handler+0x60>)
     7be:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
     7c0:	6823      	ldr	r3, [r4, #0]
     7c2:	7b9d      	ldrb	r5, [r3, #14]
     7c4:	7e22      	ldrb	r2, [r4, #24]
     7c6:	7e63      	ldrb	r3, [r4, #25]
     7c8:	4013      	ands	r3, r2
     7ca:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
     7cc:	07eb      	lsls	r3, r5, #31
     7ce:	d406      	bmi.n	7de <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
     7d0:	07ab      	lsls	r3, r5, #30
     7d2:	d40b      	bmi.n	7ec <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
     7d4:	06eb      	lsls	r3, r5, #27
     7d6:	d410      	bmi.n	7fa <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
     7d8:	06ab      	lsls	r3, r5, #26
     7da:	d415      	bmi.n	808 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
     7dc:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
     7de:	0020      	movs	r0, r4
     7e0:	68a3      	ldr	r3, [r4, #8]
     7e2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
     7e4:	2301      	movs	r3, #1
     7e6:	6822      	ldr	r2, [r4, #0]
     7e8:	7393      	strb	r3, [r2, #14]
     7ea:	e7f1      	b.n	7d0 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
     7ec:	0020      	movs	r0, r4
     7ee:	68e3      	ldr	r3, [r4, #12]
     7f0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
     7f2:	2302      	movs	r3, #2
     7f4:	6822      	ldr	r2, [r4, #0]
     7f6:	7393      	strb	r3, [r2, #14]
     7f8:	e7ec      	b.n	7d4 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
     7fa:	0020      	movs	r0, r4
     7fc:	6923      	ldr	r3, [r4, #16]
     7fe:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
     800:	2310      	movs	r3, #16
     802:	6822      	ldr	r2, [r4, #0]
     804:	7393      	strb	r3, [r2, #14]
     806:	e7e7      	b.n	7d8 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
     808:	0020      	movs	r0, r4
     80a:	6963      	ldr	r3, [r4, #20]
     80c:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
     80e:	6823      	ldr	r3, [r4, #0]
     810:	2220      	movs	r2, #32
     812:	739a      	strb	r2, [r3, #14]
}
     814:	e7e2      	b.n	7dc <_tc_interrupt_handler+0x24>
     816:	46c0      	nop			; (mov r8, r8)
     818:	20004298 	.word	0x20004298

0000081c <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
     81c:	b510      	push	{r4, lr}
     81e:	2000      	movs	r0, #0
     820:	4b01      	ldr	r3, [pc, #4]	; (828 <TC0_Handler+0xc>)
     822:	4798      	blx	r3
     824:	bd10      	pop	{r4, pc}
     826:	46c0      	nop			; (mov r8, r8)
     828:	000007b9 	.word	0x000007b9

0000082c <TC1_Handler>:
     82c:	b510      	push	{r4, lr}
     82e:	2001      	movs	r0, #1
     830:	4b01      	ldr	r3, [pc, #4]	; (838 <TC1_Handler+0xc>)
     832:	4798      	blx	r3
     834:	bd10      	pop	{r4, pc}
     836:	46c0      	nop			; (mov r8, r8)
     838:	000007b9 	.word	0x000007b9

0000083c <TC2_Handler>:
     83c:	b510      	push	{r4, lr}
     83e:	2002      	movs	r0, #2
     840:	4b01      	ldr	r3, [pc, #4]	; (848 <TC2_Handler+0xc>)
     842:	4798      	blx	r3
     844:	bd10      	pop	{r4, pc}
     846:	46c0      	nop			; (mov r8, r8)
     848:	000007b9 	.word	0x000007b9

0000084c <TC3_Handler>:
     84c:	b510      	push	{r4, lr}
     84e:	2003      	movs	r0, #3
     850:	4b01      	ldr	r3, [pc, #4]	; (858 <TC3_Handler+0xc>)
     852:	4798      	blx	r3
     854:	bd10      	pop	{r4, pc}
     856:	46c0      	nop			; (mov r8, r8)
     858:	000007b9 	.word	0x000007b9

0000085c <TC4_Handler>:
     85c:	b510      	push	{r4, lr}
     85e:	2004      	movs	r0, #4
     860:	4b01      	ldr	r3, [pc, #4]	; (868 <TC4_Handler+0xc>)
     862:	4798      	blx	r3
     864:	bd10      	pop	{r4, pc}
     866:	46c0      	nop			; (mov r8, r8)
     868:	000007b9 	.word	0x000007b9

0000086c <TC5_Handler>:
     86c:	b510      	push	{r4, lr}
     86e:	2005      	movs	r0, #5
     870:	4b01      	ldr	r3, [pc, #4]	; (878 <TC5_Handler+0xc>)
     872:	4798      	blx	r3
     874:	bd10      	pop	{r4, pc}
     876:	46c0      	nop			; (mov r8, r8)
     878:	000007b9 	.word	0x000007b9

0000087c <TC6_Handler>:
     87c:	b510      	push	{r4, lr}
     87e:	2006      	movs	r0, #6
     880:	4b01      	ldr	r3, [pc, #4]	; (888 <TC6_Handler+0xc>)
     882:	4798      	blx	r3
     884:	bd10      	pop	{r4, pc}
     886:	46c0      	nop			; (mov r8, r8)
     888:	000007b9 	.word	0x000007b9

0000088c <TC7_Handler>:
     88c:	b510      	push	{r4, lr}
     88e:	2007      	movs	r0, #7
     890:	4b01      	ldr	r3, [pc, #4]	; (898 <TC7_Handler+0xc>)
     892:	4798      	blx	r3
     894:	bd10      	pop	{r4, pc}
     896:	46c0      	nop			; (mov r8, r8)
     898:	000007b9 	.word	0x000007b9

0000089c <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
     89c:	b530      	push	{r4, r5, lr}
     89e:	b089      	sub	sp, #36	; 0x24
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
     8a0:	4b0c      	ldr	r3, [pc, #48]	; (8d4 <_tc_get_inst_index+0x38>)
     8a2:	466a      	mov	r2, sp
     8a4:	cb32      	ldmia	r3!, {r1, r4, r5}
     8a6:	c232      	stmia	r2!, {r1, r4, r5}
     8a8:	cb32      	ldmia	r3!, {r1, r4, r5}
     8aa:	c232      	stmia	r2!, {r1, r4, r5}
     8ac:	cb12      	ldmia	r3!, {r1, r4}
     8ae:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
     8b0:	9b00      	ldr	r3, [sp, #0]
     8b2:	4298      	cmp	r0, r3
     8b4:	d00b      	beq.n	8ce <_tc_get_inst_index+0x32>
     8b6:	2301      	movs	r3, #1
     8b8:	009a      	lsls	r2, r3, #2
     8ba:	4669      	mov	r1, sp
     8bc:	5852      	ldr	r2, [r2, r1]
     8be:	4282      	cmp	r2, r0
     8c0:	d006      	beq.n	8d0 <_tc_get_inst_index+0x34>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     8c2:	3301      	adds	r3, #1
     8c4:	2b08      	cmp	r3, #8
     8c6:	d1f7      	bne.n	8b8 <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
     8c8:	2000      	movs	r0, #0
}
     8ca:	b009      	add	sp, #36	; 0x24
     8cc:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
     8ce:	2300      	movs	r3, #0
			return i;
     8d0:	b2d8      	uxtb	r0, r3
     8d2:	e7fa      	b.n	8ca <_tc_get_inst_index+0x2e>
     8d4:	00002cec 	.word	0x00002cec

000008d8 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
     8d8:	b5f0      	push	{r4, r5, r6, r7, lr}
     8da:	b089      	sub	sp, #36	; 0x24
     8dc:	0004      	movs	r4, r0
     8de:	000d      	movs	r5, r1
     8e0:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
     8e2:	0008      	movs	r0, r1
     8e4:	4b87      	ldr	r3, [pc, #540]	; (b04 <tc_init+0x22c>)
     8e6:	4798      	blx	r3
     8e8:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
     8ea:	ab06      	add	r3, sp, #24
     8ec:	2213      	movs	r2, #19
     8ee:	701a      	strb	r2, [r3, #0]
     8f0:	705a      	strb	r2, [r3, #1]
     8f2:	3201      	adds	r2, #1
     8f4:	709a      	strb	r2, [r3, #2]
     8f6:	70da      	strb	r2, [r3, #3]
     8f8:	3201      	adds	r2, #1
     8fa:	711a      	strb	r2, [r3, #4]
     8fc:	715a      	strb	r2, [r3, #5]
     8fe:	3201      	adds	r2, #1
     900:	719a      	strb	r2, [r3, #6]
     902:	71da      	strb	r2, [r3, #7]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
     904:	3a06      	subs	r2, #6
     906:	4980      	ldr	r1, [pc, #512]	; (b08 <tc_init+0x230>)
     908:	3120      	adds	r1, #32
     90a:	a802      	add	r0, sp, #8
     90c:	4b7f      	ldr	r3, [pc, #508]	; (b0c <tc_init+0x234>)
     90e:	4798      	blx	r3
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
     910:	2300      	movs	r3, #0
     912:	60a3      	str	r3, [r4, #8]
     914:	60e3      	str	r3, [r4, #12]
     916:	6123      	str	r3, [r4, #16]
     918:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
     91a:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
     91c:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
     91e:	00ba      	lsls	r2, r7, #2
     920:	4b7b      	ldr	r3, [pc, #492]	; (b10 <tc_init+0x238>)
     922:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
     924:	6025      	str	r5, [r4, #0]
#else
	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     926:	78b3      	ldrb	r3, [r6, #2]
     928:	2b08      	cmp	r3, #8
     92a:	d006      	beq.n	93a <tc_init+0x62>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
     92c:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     92e:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
     930:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
     932:	07db      	lsls	r3, r3, #31
     934:	d505      	bpl.n	942 <tc_init+0x6a>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
     936:	b009      	add	sp, #36	; 0x24
     938:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
     93a:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
     93c:	07fa      	lsls	r2, r7, #31
     93e:	d4fa      	bmi.n	936 <tc_init+0x5e>
     940:	e7f4      	b.n	92c <tc_init+0x54>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     942:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
     944:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
     946:	06db      	lsls	r3, r3, #27
     948:	d4f5      	bmi.n	936 <tc_init+0x5e>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
     94a:	882b      	ldrh	r3, [r5, #0]
     94c:	079b      	lsls	r3, r3, #30
     94e:	d4f2      	bmi.n	936 <tc_init+0x5e>
	if (config->pwm_channel[0].enabled) {
     950:	7c33      	ldrb	r3, [r6, #16]
     952:	2b00      	cmp	r3, #0
     954:	d000      	beq.n	958 <tc_init+0x80>
     956:	e07a      	b.n	a4e <tc_init+0x176>
	if (config->pwm_channel[1].enabled) {
     958:	7f33      	ldrb	r3, [r6, #28]
     95a:	2b00      	cmp	r3, #0
     95c:	d000      	beq.n	960 <tc_init+0x88>
     95e:	e082      	b.n	a66 <tc_init+0x18e>
			PM->APBCMASK.reg |= mask;
     960:	496c      	ldr	r1, [pc, #432]	; (b14 <tc_init+0x23c>)
     962:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
     964:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     966:	ab02      	add	r3, sp, #8
     968:	5ad3      	ldrh	r3, [r2, r3]
     96a:	4303      	orrs	r3, r0
     96c:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
     96e:	78b3      	ldrb	r3, [r6, #2]
     970:	2b08      	cmp	r3, #8
     972:	d100      	bne.n	976 <tc_init+0x9e>
     974:	e087      	b.n	a86 <tc_init+0x1ae>
	gclk_chan_config.source_generator = config->clock_source;
     976:	7833      	ldrb	r3, [r6, #0]
     978:	466a      	mov	r2, sp
     97a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
     97c:	ab06      	add	r3, sp, #24
     97e:	5ddf      	ldrb	r7, [r3, r7]
     980:	4669      	mov	r1, sp
     982:	0038      	movs	r0, r7
     984:	4b64      	ldr	r3, [pc, #400]	; (b18 <tc_init+0x240>)
     986:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
     988:	0038      	movs	r0, r7
     98a:	4b64      	ldr	r3, [pc, #400]	; (b1c <tc_init+0x244>)
     98c:	4798      	blx	r3
	ctrla_tmp =
     98e:	8931      	ldrh	r1, [r6, #8]
     990:	88b3      	ldrh	r3, [r6, #4]
     992:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
     994:	78b1      	ldrb	r1, [r6, #2]
     996:	79b2      	ldrb	r2, [r6, #6]
     998:	4311      	orrs	r1, r2
	ctrla_tmp =
     99a:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
     99c:	7873      	ldrb	r3, [r6, #1]
     99e:	2b00      	cmp	r3, #0
     9a0:	d002      	beq.n	9a8 <tc_init+0xd0>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
     9a2:	2380      	movs	r3, #128	; 0x80
     9a4:	011b      	lsls	r3, r3, #4
     9a6:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     9a8:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     9aa:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     9ac:	b25b      	sxtb	r3, r3
     9ae:	2b00      	cmp	r3, #0
     9b0:	dbfb      	blt.n	9aa <tc_init+0xd2>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
     9b2:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
     9b4:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
     9b6:	1e4b      	subs	r3, r1, #1
     9b8:	4199      	sbcs	r1, r3
     9ba:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
     9bc:	7bb3      	ldrb	r3, [r6, #14]
     9be:	2b00      	cmp	r3, #0
     9c0:	d001      	beq.n	9c6 <tc_init+0xee>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
     9c2:	2301      	movs	r3, #1
     9c4:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     9c6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     9c8:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     9ca:	b25b      	sxtb	r3, r3
     9cc:	2b00      	cmp	r3, #0
     9ce:	dbfb      	blt.n	9c8 <tc_init+0xf0>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
     9d0:	23ff      	movs	r3, #255	; 0xff
     9d2:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
     9d4:	2900      	cmp	r1, #0
     9d6:	d005      	beq.n	9e4 <tc_init+0x10c>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     9d8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     9da:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
     9dc:	b25b      	sxtb	r3, r3
     9de:	2b00      	cmp	r3, #0
     9e0:	dbfb      	blt.n	9da <tc_init+0x102>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
     9e2:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
     9e4:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
     9e6:	7af3      	ldrb	r3, [r6, #11]
     9e8:	2b00      	cmp	r3, #0
     9ea:	d001      	beq.n	9f0 <tc_init+0x118>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     9ec:	2310      	movs	r3, #16
     9ee:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
     9f0:	7b33      	ldrb	r3, [r6, #12]
     9f2:	2b00      	cmp	r3, #0
     9f4:	d001      	beq.n	9fa <tc_init+0x122>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
     9f6:	2320      	movs	r3, #32
     9f8:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     9fa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     9fc:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     9fe:	b25b      	sxtb	r3, r3
     a00:	2b00      	cmp	r3, #0
     a02:	dbfb      	blt.n	9fc <tc_init+0x124>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
     a04:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     a06:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     a08:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
     a0a:	b25b      	sxtb	r3, r3
     a0c:	2b00      	cmp	r3, #0
     a0e:	dbfb      	blt.n	a08 <tc_init+0x130>
	switch (module_inst->counter_size) {
     a10:	7923      	ldrb	r3, [r4, #4]
     a12:	2b04      	cmp	r3, #4
     a14:	d03f      	beq.n	a96 <tc_init+0x1be>
     a16:	2b08      	cmp	r3, #8
     a18:	d05e      	beq.n	ad8 <tc_init+0x200>
	return STATUS_ERR_INVALID_ARG;
     a1a:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
     a1c:	2b00      	cmp	r3, #0
     a1e:	d000      	beq.n	a22 <tc_init+0x14a>
     a20:	e789      	b.n	936 <tc_init+0x5e>
     a22:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     a24:	b25b      	sxtb	r3, r3
     a26:	2b00      	cmp	r3, #0
     a28:	dbfb      	blt.n	a22 <tc_init+0x14a>
				= config->counter_16_bit.value;
     a2a:	8d33      	ldrh	r3, [r6, #40]	; 0x28
     a2c:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     a2e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     a30:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     a32:	b25b      	sxtb	r3, r3
     a34:	2b00      	cmp	r3, #0
     a36:	dbfb      	blt.n	a30 <tc_init+0x158>
					config->counter_16_bit.compare_capture_channel[0];
     a38:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
     a3a:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     a3c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     a3e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     a40:	b25b      	sxtb	r3, r3
     a42:	2b00      	cmp	r3, #0
     a44:	dbfb      	blt.n	a3e <tc_init+0x166>
					config->counter_16_bit.compare_capture_channel[1];
     a46:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
     a48:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
     a4a:	2000      	movs	r0, #0
     a4c:	e773      	b.n	936 <tc_init+0x5e>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     a4e:	a901      	add	r1, sp, #4
     a50:	2301      	movs	r3, #1
     a52:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     a54:	2200      	movs	r2, #0
     a56:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
     a58:	7e32      	ldrb	r2, [r6, #24]
     a5a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     a5c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     a5e:	7d30      	ldrb	r0, [r6, #20]
     a60:	4b2f      	ldr	r3, [pc, #188]	; (b20 <tc_init+0x248>)
     a62:	4798      	blx	r3
     a64:	e778      	b.n	958 <tc_init+0x80>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     a66:	a901      	add	r1, sp, #4
     a68:	2301      	movs	r3, #1
     a6a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
     a6c:	2200      	movs	r2, #0
     a6e:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
     a70:	3224      	adds	r2, #36	; 0x24
     a72:	18b2      	adds	r2, r6, r2
     a74:	7812      	ldrb	r2, [r2, #0]
     a76:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     a78:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
     a7a:	331f      	adds	r3, #31
     a7c:	18f3      	adds	r3, r6, r3
     a7e:	7818      	ldrb	r0, [r3, #0]
     a80:	4b27      	ldr	r3, [pc, #156]	; (b20 <tc_init+0x248>)
     a82:	4798      	blx	r3
     a84:	e76c      	b.n	960 <tc_init+0x88>
     a86:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
     a88:	1c7a      	adds	r2, r7, #1
     a8a:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
     a8c:	ab02      	add	r3, sp, #8
     a8e:	5ad3      	ldrh	r3, [r2, r3]
     a90:	4303      	orrs	r3, r0
     a92:	620b      	str	r3, [r1, #32]
     a94:	e76f      	b.n	976 <tc_init+0x9e>
     a96:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     a98:	b25b      	sxtb	r3, r3
     a9a:	2b00      	cmp	r3, #0
     a9c:	dbfb      	blt.n	a96 <tc_init+0x1be>
					config->counter_8_bit.value;
     a9e:	2328      	movs	r3, #40	; 0x28
     aa0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
     aa2:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     aa4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     aa6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     aa8:	b25b      	sxtb	r3, r3
     aaa:	2b00      	cmp	r3, #0
     aac:	dbfb      	blt.n	aa6 <tc_init+0x1ce>
					config->counter_8_bit.period;
     aae:	2329      	movs	r3, #41	; 0x29
     ab0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
     ab2:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ab4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ab6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     ab8:	b25b      	sxtb	r3, r3
     aba:	2b00      	cmp	r3, #0
     abc:	dbfb      	blt.n	ab6 <tc_init+0x1de>
					config->counter_8_bit.compare_capture_channel[0];
     abe:	232a      	movs	r3, #42	; 0x2a
     ac0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
     ac2:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ac4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ac6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     ac8:	b25b      	sxtb	r3, r3
     aca:	2b00      	cmp	r3, #0
     acc:	dbfb      	blt.n	ac6 <tc_init+0x1ee>
					config->counter_8_bit.compare_capture_channel[1];
     ace:	232b      	movs	r3, #43	; 0x2b
     ad0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
     ad2:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
     ad4:	2000      	movs	r0, #0
     ad6:	e72e      	b.n	936 <tc_init+0x5e>
     ad8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     ada:	b25b      	sxtb	r3, r3
     adc:	2b00      	cmp	r3, #0
     ade:	dbfb      	blt.n	ad8 <tc_init+0x200>
				= config->counter_32_bit.value;
     ae0:	6ab3      	ldr	r3, [r6, #40]	; 0x28
     ae2:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     ae4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     ae6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     ae8:	b25b      	sxtb	r3, r3
     aea:	2b00      	cmp	r3, #0
     aec:	dbfb      	blt.n	ae6 <tc_init+0x20e>
			hw->COUNT32.CC[0].reg =
     aee:	6af3      	ldr	r3, [r6, #44]	; 0x2c
     af0:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
     af2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     af4:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
     af6:	b25b      	sxtb	r3, r3
     af8:	2b00      	cmp	r3, #0
     afa:	dbfb      	blt.n	af4 <tc_init+0x21c>
					config->counter_32_bit.compare_capture_channel[1];
     afc:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
     afe:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
     b00:	2000      	movs	r0, #0
     b02:	e718      	b.n	936 <tc_init+0x5e>
     b04:	0000089d 	.word	0x0000089d
     b08:	00002cec 	.word	0x00002cec
     b0c:	00002bb5 	.word	0x00002bb5
     b10:	20004298 	.word	0x20004298
     b14:	40000400 	.word	0x40000400
     b18:	0000261d 	.word	0x0000261d
     b1c:	00002591 	.word	0x00002591
     b20:	00002715 	.word	0x00002715

00000b24 <extint_detection_callback>:

//! [setup_7]
void extint_detection_callback(void)
{
	//usart_write_buffer_wait(&MyUart03, string, sizeof(string));
	if(LoRa_IRQ_Flag == 0)
     b24:	4b03      	ldr	r3, [pc, #12]	; (b34 <extint_detection_callback+0x10>)
     b26:	781b      	ldrb	r3, [r3, #0]
     b28:	2b00      	cmp	r3, #0
     b2a:	d102      	bne.n	b32 <extint_detection_callback+0xe>
	{
		LoRa_IRQ_Flag = 1;
     b2c:	2201      	movs	r2, #1
     b2e:	4b01      	ldr	r3, [pc, #4]	; (b34 <extint_detection_callback+0x10>)
     b30:	701a      	strb	r2, [r3, #0]
	}
}
     b32:	4770      	bx	lr
     b34:	20004224 	.word	0x20004224

00000b38 <configure_extint_channel>:
{
     b38:	b510      	push	{r4, lr}
     b3a:	b084      	sub	sp, #16
	extint_chan_get_config_defaults(&config_extint_chan);
     b3c:	ac01      	add	r4, sp, #4
     b3e:	0020      	movs	r0, r4
     b40:	4b07      	ldr	r3, [pc, #28]	; (b60 <configure_extint_channel+0x28>)
     b42:	4798      	blx	r3
	config_extint_chan.gpio_pin           = PIN_PA11A_EIC_EXTINT11;
     b44:	230b      	movs	r3, #11
     b46:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = MUX_PA11A_EIC_EXTINT11;
     b48:	2300      	movs	r3, #0
     b4a:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
     b4c:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
     b4e:	3301      	adds	r3, #1
     b50:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(11, &config_extint_chan);
     b52:	0021      	movs	r1, r4
     b54:	200b      	movs	r0, #11
     b56:	4b03      	ldr	r3, [pc, #12]	; (b64 <configure_extint_channel+0x2c>)
     b58:	4798      	blx	r3
}
     b5a:	b004      	add	sp, #16
     b5c:	bd10      	pop	{r4, pc}
     b5e:	46c0      	nop			; (mov r8, r8)
     b60:	000006f9 	.word	0x000006f9
     b64:	0000070d 	.word	0x0000070d

00000b68 <configure_extint_callbacks>:
{
     b68:	b510      	push	{r4, lr}
	extint_register_callback(extint_detection_callback, 11, EXTINT_CALLBACK_TYPE_DETECT);
     b6a:	2200      	movs	r2, #0
     b6c:	210b      	movs	r1, #11
     b6e:	4804      	ldr	r0, [pc, #16]	; (b80 <configure_extint_callbacks+0x18>)
     b70:	4b04      	ldr	r3, [pc, #16]	; (b84 <configure_extint_callbacks+0x1c>)
     b72:	4798      	blx	r3
	extint_chan_enable_callback(11, EXTINT_CALLBACK_TYPE_DETECT);
     b74:	2100      	movs	r1, #0
     b76:	200b      	movs	r0, #11
     b78:	4b03      	ldr	r3, [pc, #12]	; (b88 <configure_extint_callbacks+0x20>)
     b7a:	4798      	blx	r3
}
     b7c:	bd10      	pop	{r4, pc}
     b7e:	46c0      	nop			; (mov r8, r8)
     b80:	00000b25 	.word	0x00000b25
     b84:	000005d5 	.word	0x000005d5
     b88:	00000601 	.word	0x00000601

00000b8c <Display_Rola_Debug_Msg>:
	{0xC1, 0x06, 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF},
	{0xC1, 0x07, 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF}
};

void Display_Rola_Debug_Msg(void)
{
     b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifdef Debug
	switch(NowStatus)
     b8e:	4ba0      	ldr	r3, [pc, #640]	; (e10 <Display_Rola_Debug_Msg+0x284>)
     b90:	781a      	ldrb	r2, [r3, #0]
     b92:	2a69      	cmp	r2, #105	; 0x69
     b94:	d817      	bhi.n	bc6 <Display_Rola_Debug_Msg+0x3a>
     b96:	0093      	lsls	r3, r2, #2
     b98:	4a9e      	ldr	r2, [pc, #632]	; (e14 <Display_Rola_Debug_Msg+0x288>)
     b9a:	58d3      	ldr	r3, [r2, r3]
     b9c:	469f      	mov	pc, r3
	{
		case Read_LoRa_ID_Index:
			uTXByte(&MyUart01, 'R');
     b9e:	4d9e      	ldr	r5, [pc, #632]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     ba0:	2152      	movs	r1, #82	; 0x52
     ba2:	0028      	movs	r0, r5
     ba4:	4c9d      	ldr	r4, [pc, #628]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     ba6:	47a0      	blx	r4
			uTXByte(&MyUart01, 'd');
     ba8:	2164      	movs	r1, #100	; 0x64
     baa:	0028      	movs	r0, r5
     bac:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     bae:	2120      	movs	r1, #32
     bb0:	0028      	movs	r0, r5
     bb2:	47a0      	blx	r4
			uTXByte(&MyUart01, 'I');
     bb4:	2149      	movs	r1, #73	; 0x49
     bb6:	0028      	movs	r0, r5
     bb8:	47a0      	blx	r4
			uTXByte(&MyUart01, 'D');
     bba:	2144      	movs	r1, #68	; 0x44
     bbc:	0028      	movs	r0, r5
     bbe:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     bc0:	2109      	movs	r1, #9
     bc2:	0028      	movs	r0, r5
     bc4:	47a0      	blx	r4
			uTXByte(&MyUart01, 'P');
			uTXByte(&MyUart01, 0x0d);
			break;
	}
#endif
}
     bc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			uTXByte(&MyUart01, 'C');
     bc8:	4c93      	ldr	r4, [pc, #588]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     bca:	2143      	movs	r1, #67	; 0x43
     bcc:	0020      	movs	r0, r4
     bce:	4d93      	ldr	r5, [pc, #588]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     bd0:	47a8      	blx	r5
			uTXByte(&MyUart01, 'a');
     bd2:	2161      	movs	r1, #97	; 0x61
     bd4:	0020      	movs	r0, r4
     bd6:	47a8      	blx	r5
			uTXByte(&MyUart01, 't');
     bd8:	2174      	movs	r1, #116	; 0x74
     bda:	0020      	movs	r0, r4
     bdc:	47a8      	blx	r5
			uTXByte(&MyUart01, 'c');
     bde:	2163      	movs	r1, #99	; 0x63
     be0:	0020      	movs	r0, r4
     be2:	47a8      	blx	r5
			uTXByte(&MyUart01, 'h');
     be4:	2168      	movs	r1, #104	; 0x68
     be6:	0020      	movs	r0, r4
     be8:	47a8      	blx	r5
			uTXByte(&MyUart01, ' ');
     bea:	2120      	movs	r1, #32
     bec:	0020      	movs	r0, r4
     bee:	47a8      	blx	r5
			uTXByte(&MyUart01, 'D');
     bf0:	2144      	movs	r1, #68	; 0x44
     bf2:	0020      	movs	r0, r4
     bf4:	47a8      	blx	r5
			uTXByte(&MyUart01, 'a');
     bf6:	2161      	movs	r1, #97	; 0x61
     bf8:	0020      	movs	r0, r4
     bfa:	47a8      	blx	r5
			uTXByte(&MyUart01, 't');
     bfc:	2174      	movs	r1, #116	; 0x74
     bfe:	0020      	movs	r0, r4
     c00:	47a8      	blx	r5
			uTXByte(&MyUart01, 'a');
     c02:	2161      	movs	r1, #97	; 0x61
     c04:	0020      	movs	r0, r4
     c06:	47a8      	blx	r5
			uTXByte(&MyUart01, '.');
     c08:	212e      	movs	r1, #46	; 0x2e
     c0a:	0020      	movs	r0, r4
     c0c:	47a8      	blx	r5
			uTXByte(&MyUart01, '.');
     c0e:	212e      	movs	r1, #46	; 0x2e
     c10:	0020      	movs	r0, r4
     c12:	47a8      	blx	r5
			uTXByte(&MyUart01, ' ');
     c14:	2120      	movs	r1, #32
     c16:	0020      	movs	r0, r4
     c18:	47a8      	blx	r5
			uTXByte(&MyUart01, 'F');
     c1a:	2146      	movs	r1, #70	; 0x46
     c1c:	0020      	movs	r0, r4
     c1e:	47a8      	blx	r5
			uTXByte(&MyUart01, 'W');
     c20:	2157      	movs	r1, #87	; 0x57
     c22:	0020      	movs	r0, r4
     c24:	47a8      	blx	r5
			uTXByte(&MyUart01, ':');
     c26:	213a      	movs	r1, #58	; 0x3a
     c28:	0020      	movs	r0, r4
     c2a:	47a8      	blx	r5
			uart_send_ascii_byte(&MyUart01, MyLoRaFW);
     c2c:	4b7c      	ldr	r3, [pc, #496]	; (e20 <Display_Rola_Debug_Msg+0x294>)
     c2e:	7819      	ldrb	r1, [r3, #0]
     c30:	0020      	movs	r0, r4
     c32:	4e7c      	ldr	r6, [pc, #496]	; (e24 <Display_Rola_Debug_Msg+0x298>)
     c34:	47b0      	blx	r6
			uTXByte(&MyUart01, ' ');
     c36:	2120      	movs	r1, #32
     c38:	0020      	movs	r0, r4
     c3a:	47a8      	blx	r5
			uTXByte(&MyUart01, 'I');
     c3c:	2149      	movs	r1, #73	; 0x49
     c3e:	0020      	movs	r0, r4
     c40:	47a8      	blx	r5
			uTXByte(&MyUart01, 'D');
     c42:	2144      	movs	r1, #68	; 0x44
     c44:	0020      	movs	r0, r4
     c46:	47a8      	blx	r5
			uTXByte(&MyUart01, ':');
     c48:	213a      	movs	r1, #58	; 0x3a
     c4a:	0020      	movs	r0, r4
     c4c:	47a8      	blx	r5
			uart_send_ascii_byte(&MyUart01, MyLoRaID[0]);
     c4e:	4f76      	ldr	r7, [pc, #472]	; (e28 <Display_Rola_Debug_Msg+0x29c>)
     c50:	7839      	ldrb	r1, [r7, #0]
     c52:	0020      	movs	r0, r4
     c54:	47b0      	blx	r6
			uart_send_ascii_byte(&MyUart01, MyLoRaID[1]);
     c56:	7879      	ldrb	r1, [r7, #1]
     c58:	0020      	movs	r0, r4
     c5a:	47b0      	blx	r6
			uart_send_ascii_byte(&MyUart01, MyLoRaID[2]);
     c5c:	78b9      	ldrb	r1, [r7, #2]
     c5e:	0020      	movs	r0, r4
     c60:	47b0      	blx	r6
			uart_send_ascii_byte(&MyUart01, MyLoRaID[3]);
     c62:	78f9      	ldrb	r1, [r7, #3]
     c64:	0020      	movs	r0, r4
     c66:	47b0      	blx	r6
			uTXByte(&MyUart01, 0x0d);
     c68:	210d      	movs	r1, #13
     c6a:	0020      	movs	r0, r4
     c6c:	47a8      	blx	r5
			break;
     c6e:	e7aa      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     c70:	4d69      	ldr	r5, [pc, #420]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     c72:	2152      	movs	r1, #82	; 0x52
     c74:	0028      	movs	r0, r5
     c76:	4c69      	ldr	r4, [pc, #420]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     c78:	47a0      	blx	r4
			uTXByte(&MyUart01, 'S');
     c7a:	2153      	movs	r1, #83	; 0x53
     c7c:	0028      	movs	r0, r5
     c7e:	47a0      	blx	r4
			uTXByte(&MyUart01, 'T');
     c80:	2154      	movs	r1, #84	; 0x54
     c82:	0028      	movs	r0, r5
     c84:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     c86:	2109      	movs	r1, #9
     c88:	0028      	movs	r0, r5
     c8a:	47a0      	blx	r4
			break;
     c8c:	e79b      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     c8e:	4d62      	ldr	r5, [pc, #392]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     c90:	2152      	movs	r1, #82	; 0x52
     c92:	0028      	movs	r0, r5
     c94:	4c61      	ldr	r4, [pc, #388]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     c96:	47a0      	blx	r4
			uTXByte(&MyUart01, 'd');
     c98:	2164      	movs	r1, #100	; 0x64
     c9a:	0028      	movs	r0, r5
     c9c:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     c9e:	2120      	movs	r1, #32
     ca0:	0028      	movs	r0, r5
     ca2:	47a0      	blx	r4
			uTXByte(&MyUart01, 'S');
     ca4:	2153      	movs	r1, #83	; 0x53
     ca6:	0028      	movs	r0, r5
     ca8:	47a0      	blx	r4
			uTXByte(&MyUart01, 't');
     caa:	2174      	movs	r1, #116	; 0x74
     cac:	0028      	movs	r0, r5
     cae:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     cb0:	2109      	movs	r1, #9
     cb2:	0028      	movs	r0, r5
     cb4:	47a0      	blx	r4
			break;
     cb6:	e786      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'W');
     cb8:	4d57      	ldr	r5, [pc, #348]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     cba:	2157      	movs	r1, #87	; 0x57
     cbc:	0028      	movs	r0, r5
     cbe:	4c57      	ldr	r4, [pc, #348]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     cc0:	47a0      	blx	r4
			uTXByte(&MyUart01, 'r');
     cc2:	2172      	movs	r1, #114	; 0x72
     cc4:	0028      	movs	r0, r5
     cc6:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     cc8:	2120      	movs	r1, #32
     cca:	0028      	movs	r0, r5
     ccc:	47a0      	blx	r4
			uTXByte(&MyUart01, 'F');
     cce:	2146      	movs	r1, #70	; 0x46
     cd0:	0028      	movs	r0, r5
     cd2:	47a0      	blx	r4
			uTXByte(&MyUart01, 'Q');
     cd4:	2151      	movs	r1, #81	; 0x51
     cd6:	0028      	movs	r0, r5
     cd8:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     cda:	2109      	movs	r1, #9
     cdc:	0028      	movs	r0, r5
     cde:	47a0      	blx	r4
			break;
     ce0:	e771      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'W');
     ce2:	4d4d      	ldr	r5, [pc, #308]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     ce4:	2157      	movs	r1, #87	; 0x57
     ce6:	0028      	movs	r0, r5
     ce8:	4c4c      	ldr	r4, [pc, #304]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     cea:	47a0      	blx	r4
			uTXByte(&MyUart01, 'r');
     cec:	2172      	movs	r1, #114	; 0x72
     cee:	0028      	movs	r0, r5
     cf0:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     cf2:	2120      	movs	r1, #32
     cf4:	0028      	movs	r0, r5
     cf6:	47a0      	blx	r4
			uTXByte(&MyUart01, 'S');
     cf8:	2153      	movs	r1, #83	; 0x53
     cfa:	0028      	movs	r0, r5
     cfc:	47a0      	blx	r4
			uTXByte(&MyUart01, 't');
     cfe:	2174      	movs	r1, #116	; 0x74
     d00:	0028      	movs	r0, r5
     d02:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     d04:	2109      	movs	r1, #9
     d06:	0028      	movs	r0, r5
     d08:	47a0      	blx	r4
			break;
     d0a:	e75c      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     d0c:	4d42      	ldr	r5, [pc, #264]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     d0e:	2152      	movs	r1, #82	; 0x52
     d10:	0028      	movs	r0, r5
     d12:	4c42      	ldr	r4, [pc, #264]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     d14:	47a0      	blx	r4
			uTXByte(&MyUart01, 'd');
     d16:	2164      	movs	r1, #100	; 0x64
     d18:	0028      	movs	r0, r5
     d1a:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     d1c:	2120      	movs	r1, #32
     d1e:	0028      	movs	r0, r5
     d20:	47a0      	blx	r4
			uTXByte(&MyUart01, 'C');
     d22:	2143      	movs	r1, #67	; 0x43
     d24:	0028      	movs	r0, r5
     d26:	47a0      	blx	r4
			uTXByte(&MyUart01, 'T');
     d28:	2154      	movs	r1, #84	; 0x54
     d2a:	0028      	movs	r0, r5
     d2c:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     d2e:	2109      	movs	r1, #9
     d30:	0028      	movs	r0, r5
     d32:	47a0      	blx	r4
			break;
     d34:	e747      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     d36:	4d38      	ldr	r5, [pc, #224]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     d38:	2152      	movs	r1, #82	; 0x52
     d3a:	0028      	movs	r0, r5
     d3c:	4c37      	ldr	r4, [pc, #220]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     d3e:	47a0      	blx	r4
			uTXByte(&MyUart01, 'd');
     d40:	2164      	movs	r1, #100	; 0x64
     d42:	0028      	movs	r0, r5
     d44:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     d46:	2120      	movs	r1, #32
     d48:	0028      	movs	r0, r5
     d4a:	47a0      	blx	r4
			uTXByte(&MyUart01, 'B');
     d4c:	2142      	movs	r1, #66	; 0x42
     d4e:	0028      	movs	r0, r5
     d50:	47a0      	blx	r4
			uTXByte(&MyUart01, 'F');
     d52:	2146      	movs	r1, #70	; 0x46
     d54:	0028      	movs	r0, r5
     d56:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     d58:	2109      	movs	r1, #9
     d5a:	0028      	movs	r0, r5
     d5c:	47a0      	blx	r4
			break;
     d5e:	e732      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'R');
     d60:	4d2d      	ldr	r5, [pc, #180]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     d62:	2152      	movs	r1, #82	; 0x52
     d64:	0028      	movs	r0, r5
     d66:	4c2d      	ldr	r4, [pc, #180]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     d68:	47a0      	blx	r4
			uTXByte(&MyUart01, 'S');
     d6a:	2153      	movs	r1, #83	; 0x53
     d6c:	0028      	movs	r0, r5
     d6e:	47a0      	blx	r4
			uTXByte(&MyUart01, 'T');
     d70:	2154      	movs	r1, #84	; 0x54
     d72:	0028      	movs	r0, r5
     d74:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     d76:	2120      	movs	r1, #32
     d78:	0028      	movs	r0, r5
     d7a:	47a0      	blx	r4
			uTXByte(&MyUart01, 'I');
     d7c:	2149      	movs	r1, #73	; 0x49
     d7e:	0028      	movs	r0, r5
     d80:	47a0      	blx	r4
			uTXByte(&MyUart01, 'n');
     d82:	216e      	movs	r1, #110	; 0x6e
     d84:	0028      	movs	r0, r5
     d86:	47a0      	blx	r4
			uTXByte(&MyUart01, 't');
     d88:	2174      	movs	r1, #116	; 0x74
     d8a:	0028      	movs	r0, r5
     d8c:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x0d);
     d8e:	210d      	movs	r1, #13
     d90:	0028      	movs	r0, r5
     d92:	47a0      	blx	r4
			break;
     d94:	e717      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'W');
     d96:	4d20      	ldr	r5, [pc, #128]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     d98:	2157      	movs	r1, #87	; 0x57
     d9a:	0028      	movs	r0, r5
     d9c:	4c1f      	ldr	r4, [pc, #124]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     d9e:	47a0      	blx	r4
			uTXByte(&MyUart01, 'r');
     da0:	2172      	movs	r1, #114	; 0x72
     da2:	0028      	movs	r0, r5
     da4:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     da6:	2120      	movs	r1, #32
     da8:	0028      	movs	r0, r5
     daa:	47a0      	blx	r4
			uTXByte(&MyUart01, 'B');
     dac:	2142      	movs	r1, #66	; 0x42
     dae:	0028      	movs	r0, r5
     db0:	47a0      	blx	r4
			uTXByte(&MyUart01, 'F');
     db2:	2146      	movs	r1, #70	; 0x46
     db4:	0028      	movs	r0, r5
     db6:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x09);
     db8:	2109      	movs	r1, #9
     dba:	0028      	movs	r0, r5
     dbc:	47a0      	blx	r4
			break;
     dbe:	e702      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'L');
     dc0:	4d15      	ldr	r5, [pc, #84]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     dc2:	214c      	movs	r1, #76	; 0x4c
     dc4:	0028      	movs	r0, r5
     dc6:	4c15      	ldr	r4, [pc, #84]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     dc8:	47a0      	blx	r4
			uTXByte(&MyUart01, 'e');
     dca:	2165      	movs	r1, #101	; 0x65
     dcc:	0028      	movs	r0, r5
     dce:	47a0      	blx	r4
			uTXByte(&MyUart01, 'v');
     dd0:	2176      	movs	r1, #118	; 0x76
     dd2:	0028      	movs	r0, r5
     dd4:	47a0      	blx	r4
			uTXByte(&MyUart01, ' ');
     dd6:	2120      	movs	r1, #32
     dd8:	0028      	movs	r0, r5
     dda:	47a0      	blx	r4
			uTXByte(&MyUart01, 'T');
     ddc:	2154      	movs	r1, #84	; 0x54
     dde:	0028      	movs	r0, r5
     de0:	47a0      	blx	r4
			uTXByte(&MyUart01, 'X');
     de2:	2158      	movs	r1, #88	; 0x58
     de4:	0028      	movs	r0, r5
     de6:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x0d);
     de8:	210d      	movs	r1, #13
     dea:	0028      	movs	r0, r5
     dec:	47a0      	blx	r4
			break;
     dee:	e6ea      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
			uTXByte(&MyUart01, 'N');
     df0:	4d09      	ldr	r5, [pc, #36]	; (e18 <Display_Rola_Debug_Msg+0x28c>)
     df2:	214e      	movs	r1, #78	; 0x4e
     df4:	0028      	movs	r0, r5
     df6:	4c09      	ldr	r4, [pc, #36]	; (e1c <Display_Rola_Debug_Msg+0x290>)
     df8:	47a0      	blx	r4
			uTXByte(&MyUart01, 'O');
     dfa:	214f      	movs	r1, #79	; 0x4f
     dfc:	0028      	movs	r0, r5
     dfe:	47a0      	blx	r4
			uTXByte(&MyUart01, 'P');
     e00:	2150      	movs	r1, #80	; 0x50
     e02:	0028      	movs	r0, r5
     e04:	47a0      	blx	r4
			uTXByte(&MyUart01, 0x0d);
     e06:	210d      	movs	r1, #13
     e08:	0028      	movs	r0, r5
     e0a:	47a0      	blx	r4
}
     e0c:	e6db      	b.n	bc6 <Display_Rola_Debug_Msg+0x3a>
     e0e:	46c0      	nop			; (mov r8, r8)
     e10:	2000403c 	.word	0x2000403c
     e14:	00002d1c 	.word	0x00002d1c
     e18:	20004084 	.word	0x20004084
     e1c:	0000170d 	.word	0x0000170d
     e20:	200041d8 	.word	0x200041d8
     e24:	0000172d 	.word	0x0000172d
     e28:	200040a8 	.word	0x200040a8

00000e2c <UartToLora>:
	//delay_us(10);
	return (tmpA ^ tmpB);
}

void UartToLora(unsigned char Myindex)
{
     e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     e2e:	46d6      	mov	lr, sl
     e30:	4647      	mov	r7, r8
     e32:	b580      	push	{r7, lr}
	unsigned char XORtmp;
	unsigned char i;
	XORtmp = 0x00;
	for(i = 0; i < MyLoRaTmpCount[Myindex]; i++)
     e34:	4682      	mov	sl, r0
     e36:	4b20      	ldr	r3, [pc, #128]	; (eb8 <UartToLora+0x8c>)
     e38:	5c1e      	ldrb	r6, [r3, r0]
     e3a:	2e00      	cmp	r6, #0
     e3c:	d02c      	beq.n	e98 <UartToLora+0x6c>
     e3e:	0081      	lsls	r1, r0, #2
     e40:	1808      	adds	r0, r1, r0
     e42:	0080      	lsls	r0, r0, #2
     e44:	491d      	ldr	r1, [pc, #116]	; (ebc <UartToLora+0x90>)
     e46:	180b      	adds	r3, r1, r0
     e48:	3001      	adds	r0, #1
     e4a:	3e01      	subs	r6, #1
     e4c:	b2f6      	uxtb	r6, r6
     e4e:	1980      	adds	r0, r0, r6
     e50:	1809      	adds	r1, r1, r0
     e52:	2600      	movs	r6, #0
	return (tmpA ^ tmpB);
     e54:	781a      	ldrb	r2, [r3, #0]
     e56:	4056      	eors	r6, r2
     e58:	3301      	adds	r3, #1
	for(i = 0; i < MyLoRaTmpCount[Myindex]; i++)
     e5a:	4299      	cmp	r1, r3
     e5c:	d1fa      	bne.n	e54 <UartToLora+0x28>
     e5e:	2400      	movs	r4, #0
	{
		XORtmp = MyXORFunc(XORtmp, MyLoRaTmp[Myindex][i]);
	}
	for(i = 0; i < MyLoRaTmpCount[Myindex]; i++)
	{
		uTXByte(&MyUart03, MyLoRaTmp[Myindex][i]);
     e60:	4653      	mov	r3, sl
     e62:	009b      	lsls	r3, r3, #2
     e64:	4453      	add	r3, sl
     e66:	009b      	lsls	r3, r3, #2
     e68:	4a14      	ldr	r2, [pc, #80]	; (ebc <UartToLora+0x90>)
     e6a:	4690      	mov	r8, r2
     e6c:	4498      	add	r8, r3
     e6e:	4f14      	ldr	r7, [pc, #80]	; (ec0 <UartToLora+0x94>)
     e70:	4643      	mov	r3, r8
     e72:	5d19      	ldrb	r1, [r3, r4]
     e74:	4813      	ldr	r0, [pc, #76]	; (ec4 <UartToLora+0x98>)
     e76:	47b8      	blx	r7
		#ifdef Debug
			uart_send_ascii_byte(&MyUart01, MyLoRaTmp[Myindex][i]);
     e78:	4643      	mov	r3, r8
     e7a:	5d19      	ldrb	r1, [r3, r4]
     e7c:	4d12      	ldr	r5, [pc, #72]	; (ec8 <UartToLora+0x9c>)
     e7e:	0028      	movs	r0, r5
     e80:	4b12      	ldr	r3, [pc, #72]	; (ecc <UartToLora+0xa0>)
     e82:	4798      	blx	r3
			uTXByte(&MyUart01, ' ');
     e84:	2120      	movs	r1, #32
     e86:	0028      	movs	r0, r5
     e88:	47b8      	blx	r7
	for(i = 0; i < MyLoRaTmpCount[Myindex]; i++)
     e8a:	3401      	adds	r4, #1
     e8c:	b2e4      	uxtb	r4, r4
     e8e:	4b0a      	ldr	r3, [pc, #40]	; (eb8 <UartToLora+0x8c>)
     e90:	4652      	mov	r2, sl
     e92:	5c9b      	ldrb	r3, [r3, r2]
     e94:	42a3      	cmp	r3, r4
     e96:	d8eb      	bhi.n	e70 <UartToLora+0x44>
		#endif
	}
	uTXByte(&MyUart03, XORtmp);
     e98:	0031      	movs	r1, r6
     e9a:	480a      	ldr	r0, [pc, #40]	; (ec4 <UartToLora+0x98>)
     e9c:	4c08      	ldr	r4, [pc, #32]	; (ec0 <UartToLora+0x94>)
     e9e:	47a0      	blx	r4
	#ifdef Debug
		uart_send_ascii_byte(&MyUart01, XORtmp);
     ea0:	4d09      	ldr	r5, [pc, #36]	; (ec8 <UartToLora+0x9c>)
     ea2:	0031      	movs	r1, r6
     ea4:	0028      	movs	r0, r5
     ea6:	4b09      	ldr	r3, [pc, #36]	; (ecc <UartToLora+0xa0>)
     ea8:	4798      	blx	r3
		uTXByte(&MyUart01, 0x0d);
     eaa:	210d      	movs	r1, #13
     eac:	0028      	movs	r0, r5
     eae:	47a0      	blx	r4
	#endif
}
     eb0:	bc0c      	pop	{r2, r3}
     eb2:	4690      	mov	r8, r2
     eb4:	469a      	mov	sl, r3
     eb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     eb8:	20000140 	.word	0x20000140
     ebc:	20000000 	.word	0x20000000
     ec0:	0000170d 	.word	0x0000170d
     ec4:	20004200 	.word	0x20004200
     ec8:	20004084 	.word	0x20004084
     ecc:	0000172d 	.word	0x0000172d

00000ed0 <Write_LoRa_TxBuffer>:

//
void Write_LoRa_TxBuffer(unsigned char NextStauts)
{
     ed0:	b510      	push	{r4, lr}
     ed2:	0004      	movs	r4, r0
	MyBufferCount = 0;
     ed4:	2200      	movs	r2, #0
     ed6:	4b05      	ldr	r3, [pc, #20]	; (eec <Write_LoRa_TxBuffer+0x1c>)
     ed8:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 4;
     eda:	3204      	adds	r2, #4
     edc:	4b04      	ldr	r3, [pc, #16]	; (ef0 <Write_LoRa_TxBuffer+0x20>)
     ede:	701a      	strb	r2, [r3, #0]
	UartToLora(Write_LoRa_TxBuffer_Index);
     ee0:	2005      	movs	r0, #5
     ee2:	4b04      	ldr	r3, [pc, #16]	; (ef4 <Write_LoRa_TxBuffer+0x24>)
     ee4:	4798      	blx	r3
	NowStatus = NextStauts;
     ee6:	4b04      	ldr	r3, [pc, #16]	; (ef8 <Write_LoRa_TxBuffer+0x28>)
     ee8:	701c      	strb	r4, [r3, #0]
}
     eea:	bd10      	pop	{r4, pc}
     eec:	200040ac 	.word	0x200040ac
     ef0:	20004225 	.word	0x20004225
     ef4:	00000e2d 	.word	0x00000e2d
     ef8:	2000403c 	.word	0x2000403c

00000efc <Read_LoRa_RxBuffer>:


//
void Read_LoRa_RxBuffer(unsigned char NextStauts)
{
     efc:	b510      	push	{r4, lr}
     efe:	0004      	movs	r4, r0
	MyBufferCount = 0;
     f00:	2200      	movs	r2, #0
     f02:	4b05      	ldr	r3, [pc, #20]	; (f18 <Read_LoRa_RxBuffer+0x1c>)
     f04:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 21;
     f06:	3215      	adds	r2, #21
     f08:	4b04      	ldr	r3, [pc, #16]	; (f1c <Read_LoRa_RxBuffer+0x20>)
     f0a:	701a      	strb	r2, [r3, #0]
	UartToLora(Read_LoRa_RxBuffer_Index);
     f0c:	2006      	movs	r0, #6
     f0e:	4b04      	ldr	r3, [pc, #16]	; (f20 <Read_LoRa_RxBuffer+0x24>)
     f10:	4798      	blx	r3
	NowStatus = NextStauts;
     f12:	4b04      	ldr	r3, [pc, #16]	; (f24 <Read_LoRa_RxBuffer+0x28>)
     f14:	701c      	strb	r4, [r3, #0]
}
     f16:	bd10      	pop	{r4, pc}
     f18:	200040ac 	.word	0x200040ac
     f1c:	20004225 	.word	0x20004225
     f20:	00000e2d 	.word	0x00000e2d
     f24:	2000403c 	.word	0x2000403c

00000f28 <Read_LoRa_RxCount>:

//
void Read_LoRa_RxCount(unsigned char NextStauts)
{
     f28:	b510      	push	{r4, lr}
     f2a:	0004      	movs	r4, r0
	MyBufferCount = 0;
     f2c:	2200      	movs	r2, #0
     f2e:	4b05      	ldr	r3, [pc, #20]	; (f44 <Read_LoRa_RxCount+0x1c>)
     f30:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 5;
     f32:	3205      	adds	r2, #5
     f34:	4b04      	ldr	r3, [pc, #16]	; (f48 <Read_LoRa_RxCount+0x20>)
     f36:	701a      	strb	r2, [r3, #0]
	UartToLora(Read_LoRa_RxCount_Index);
     f38:	2007      	movs	r0, #7
     f3a:	4b04      	ldr	r3, [pc, #16]	; (f4c <Read_LoRa_RxCount+0x24>)
     f3c:	4798      	blx	r3
	NowStatus = NextStauts;
     f3e:	4b04      	ldr	r3, [pc, #16]	; (f50 <Read_LoRa_RxCount+0x28>)
     f40:	701c      	strb	r4, [r3, #0]
}
     f42:	bd10      	pop	{r4, pc}
     f44:	200040ac 	.word	0x200040ac
     f48:	20004225 	.word	0x20004225
     f4c:	00000e2d 	.word	0x00000e2d
     f50:	2000403c 	.word	0x2000403c

00000f54 <Write_LoRa_Mode_FQ>:

//
void Write_LoRa_Mode_FQ(unsigned char NextStauts, unsigned char tmpMode)
{
     f54:	b510      	push	{r4, lr}
     f56:	0004      	movs	r4, r0
	MyBufferCount = 0;
     f58:	2200      	movs	r2, #0
     f5a:	4b07      	ldr	r3, [pc, #28]	; (f78 <Write_LoRa_Mode_FQ+0x24>)
     f5c:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 4;
     f5e:	3204      	adds	r2, #4
     f60:	4b06      	ldr	r3, [pc, #24]	; (f7c <Write_LoRa_Mode_FQ+0x28>)
     f62:	701a      	strb	r2, [r3, #0]
	MyLoRaTmp[Write_LoRa_Mode_FQ_Index][3] = tmpMode;	
     f64:	233f      	movs	r3, #63	; 0x3f
     f66:	4a06      	ldr	r2, [pc, #24]	; (f80 <Write_LoRa_Mode_FQ+0x2c>)
     f68:	54d1      	strb	r1, [r2, r3]
	UartToLora(Write_LoRa_Mode_FQ_Index);
     f6a:	2003      	movs	r0, #3
     f6c:	4b05      	ldr	r3, [pc, #20]	; (f84 <Write_LoRa_Mode_FQ+0x30>)
     f6e:	4798      	blx	r3
	NowStatus = NextStauts;
     f70:	4b05      	ldr	r3, [pc, #20]	; (f88 <Write_LoRa_Mode_FQ+0x34>)
     f72:	701c      	strb	r4, [r3, #0]
}
     f74:	bd10      	pop	{r4, pc}
     f76:	46c0      	nop			; (mov r8, r8)
     f78:	200040ac 	.word	0x200040ac
     f7c:	20004225 	.word	0x20004225
     f80:	20000000 	.word	0x20000000
     f84:	00000e2d 	.word	0x00000e2d
     f88:	2000403c 	.word	0x2000403c

00000f8c <Write_LoRa_Setting>:

//Lora
void Write_LoRa_Setting(unsigned char NextStauts)
{
     f8c:	b510      	push	{r4, lr}
     f8e:	0004      	movs	r4, r0
	MyBufferCount = 0;
     f90:	2200      	movs	r2, #0
     f92:	4b05      	ldr	r3, [pc, #20]	; (fa8 <Write_LoRa_Setting+0x1c>)
     f94:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 4;
     f96:	3204      	adds	r2, #4
     f98:	4b04      	ldr	r3, [pc, #16]	; (fac <Write_LoRa_Setting+0x20>)
     f9a:	701a      	strb	r2, [r3, #0]
	UartToLora(Write_LoRa_Setting_Index);
     f9c:	2004      	movs	r0, #4
     f9e:	4b04      	ldr	r3, [pc, #16]	; (fb0 <Write_LoRa_Setting+0x24>)
     fa0:	4798      	blx	r3
	NowStatus = NextStauts;
     fa2:	4b04      	ldr	r3, [pc, #16]	; (fb4 <Write_LoRa_Setting+0x28>)
     fa4:	701c      	strb	r4, [r3, #0]
}
     fa6:	bd10      	pop	{r4, pc}
     fa8:	200040ac 	.word	0x200040ac
     fac:	20004225 	.word	0x20004225
     fb0:	00000e2d 	.word	0x00000e2d
     fb4:	2000403c 	.word	0x2000403c

00000fb8 <Read_LoRa_Setting>:

//
void Read_LoRa_Setting(unsigned char NextStauts)
{
     fb8:	b510      	push	{r4, lr}
     fba:	0004      	movs	r4, r0
	MyBufferCount = 0;
     fbc:	2200      	movs	r2, #0
     fbe:	4b05      	ldr	r3, [pc, #20]	; (fd4 <Read_LoRa_Setting+0x1c>)
     fc0:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 11;
     fc2:	320b      	adds	r2, #11
     fc4:	4b04      	ldr	r3, [pc, #16]	; (fd8 <Read_LoRa_Setting+0x20>)
     fc6:	701a      	strb	r2, [r3, #0]
	UartToLora(Read_LoRa_Setting_Index);
     fc8:	2002      	movs	r0, #2
     fca:	4b04      	ldr	r3, [pc, #16]	; (fdc <Read_LoRa_Setting+0x24>)
     fcc:	4798      	blx	r3
	NowStatus = NextStauts;
     fce:	4b04      	ldr	r3, [pc, #16]	; (fe0 <Read_LoRa_Setting+0x28>)
     fd0:	701c      	strb	r4, [r3, #0]
}
     fd2:	bd10      	pop	{r4, pc}
     fd4:	200040ac 	.word	0x200040ac
     fd8:	20004225 	.word	0x20004225
     fdc:	00000e2d 	.word	0x00000e2d
     fe0:	2000403c 	.word	0x2000403c

00000fe4 <Read_LoRa_ID>:

//FWChip ID
void Read_LoRa_ID(unsigned char NextStauts)
{
     fe4:	b510      	push	{r4, lr}
     fe6:	0004      	movs	r4, r0
	MyBufferCount = 0;
     fe8:	2200      	movs	r2, #0
     fea:	4b05      	ldr	r3, [pc, #20]	; (1000 <Read_LoRa_ID+0x1c>)
     fec:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 9;
     fee:	3209      	adds	r2, #9
     ff0:	4b04      	ldr	r3, [pc, #16]	; (1004 <Read_LoRa_ID+0x20>)
     ff2:	701a      	strb	r2, [r3, #0]
	UartToLora(Read_LoRa_ID_Index);	
     ff4:	2000      	movs	r0, #0
     ff6:	4b04      	ldr	r3, [pc, #16]	; (1008 <Read_LoRa_ID+0x24>)
     ff8:	4798      	blx	r3
	NowStatus = NextStauts;
     ffa:	4b04      	ldr	r3, [pc, #16]	; (100c <Read_LoRa_ID+0x28>)
     ffc:	701c      	strb	r4, [r3, #0]
}
     ffe:	bd10      	pop	{r4, pc}
    1000:	200040ac 	.word	0x200040ac
    1004:	20004225 	.word	0x20004225
    1008:	00000e2d 	.word	0x00000e2d
    100c:	2000403c 	.word	0x2000403c

00001010 <Reset_LoRa>:



//
void Reset_LoRa(unsigned char NextStauts)
{
    1010:	b510      	push	{r4, lr}
    1012:	0004      	movs	r4, r0
	MyBufferCount = 0;
    1014:	2200      	movs	r2, #0
    1016:	4b05      	ldr	r3, [pc, #20]	; (102c <Reset_LoRa+0x1c>)
    1018:	701a      	strb	r2, [r3, #0]
	UserRxCountMax = 4;
    101a:	3204      	adds	r2, #4
    101c:	4b04      	ldr	r3, [pc, #16]	; (1030 <Reset_LoRa+0x20>)
    101e:	701a      	strb	r2, [r3, #0]
	UartToLora(Reset_LoRa_Index);	
    1020:	2001      	movs	r0, #1
    1022:	4b04      	ldr	r3, [pc, #16]	; (1034 <Reset_LoRa+0x24>)
    1024:	4798      	blx	r3
	NowStatus = NextStauts;
    1026:	4b04      	ldr	r3, [pc, #16]	; (1038 <Reset_LoRa+0x28>)
    1028:	701c      	strb	r4, [r3, #0]
}
    102a:	bd10      	pop	{r4, pc}
    102c:	200040ac 	.word	0x200040ac
    1030:	20004225 	.word	0x20004225
    1034:	00000e2d 	.word	0x00000e2d
    1038:	2000403c 	.word	0x2000403c

0000103c <Lora_CMD_Func>:
	uTXByte(&MyUart01, 0x0d);
}


void Lora_CMD_Func(void)
{
    103c:	b5f0      	push	{r4, r5, r6, r7, lr}
    103e:	46ce      	mov	lr, r9
    1040:	4647      	mov	r7, r8
    1042:	b580      	push	{r7, lr}
    1044:	b083      	sub	sp, #12
	volatile unsigned char XORtmp;
	unsigned char i;
	switch(NowStatus)
    1046:	4bcb      	ldr	r3, [pc, #812]	; (1374 <Lora_CMD_Func+0x338>)
    1048:	781a      	ldrb	r2, [r3, #0]
    104a:	2a69      	cmp	r2, #105	; 0x69
    104c:	d900      	bls.n	1050 <Lora_CMD_Func+0x14>
    104e:	e0d5      	b.n	11fc <Lora_CMD_Func+0x1c0>
    1050:	0093      	lsls	r3, r2, #2
    1052:	4ac9      	ldr	r2, [pc, #804]	; (1378 <Lora_CMD_Func+0x33c>)
    1054:	58d3      	ldr	r3, [r2, r3]
    1056:	469f      	mov	pc, r3
	{
		case WaitRxData:
			if(f_count < 500)
    1058:	23f4      	movs	r3, #244	; 0xf4
    105a:	33ff      	adds	r3, #255	; 0xff
    105c:	4ac7      	ldr	r2, [pc, #796]	; (137c <Lora_CMD_Func+0x340>)
    105e:	6812      	ldr	r2, [r2, #0]
    1060:	429a      	cmp	r2, r3
    1062:	d80a      	bhi.n	107a <Lora_CMD_Func+0x3e>
			{
				if(MyBufferCount != UserRxCountMax)
    1064:	4bc6      	ldr	r3, [pc, #792]	; (1380 <Lora_CMD_Func+0x344>)
    1066:	781a      	ldrb	r2, [r3, #0]
    1068:	4bc6      	ldr	r3, [pc, #792]	; (1384 <Lora_CMD_Func+0x348>)
    106a:	781b      	ldrb	r3, [r3, #0]
    106c:	429a      	cmp	r2, r3
    106e:	d000      	beq.n	1072 <Lora_CMD_Func+0x36>
    1070:	e0c4      	b.n	11fc <Lora_CMD_Func+0x1c0>
				{
					NowStatus = WaitRxData;
				}
				else
				{
					NowStatus = CheckRxCRC;
    1072:	2268      	movs	r2, #104	; 0x68
    1074:	4bbf      	ldr	r3, [pc, #764]	; (1374 <Lora_CMD_Func+0x338>)
    1076:	701a      	strb	r2, [r3, #0]
    1078:	e0c0      	b.n	11fc <Lora_CMD_Func+0x1c0>
				}
			}
			else
			{
				NowStatus = LastStatus;
    107a:	4bc3      	ldr	r3, [pc, #780]	; (1388 <Lora_CMD_Func+0x34c>)
    107c:	781a      	ldrb	r2, [r3, #0]
    107e:	4bbd      	ldr	r3, [pc, #756]	; (1374 <Lora_CMD_Func+0x338>)
    1080:	701a      	strb	r2, [r3, #0]
				#ifdef Debug
					uTXByte(&MyUart01, 'T');
    1082:	4dc2      	ldr	r5, [pc, #776]	; (138c <Lora_CMD_Func+0x350>)
    1084:	2154      	movs	r1, #84	; 0x54
    1086:	0028      	movs	r0, r5
    1088:	4cc1      	ldr	r4, [pc, #772]	; (1390 <Lora_CMD_Func+0x354>)
    108a:	47a0      	blx	r4
					uTXByte(&MyUart01, 'i');
    108c:	2169      	movs	r1, #105	; 0x69
    108e:	0028      	movs	r0, r5
    1090:	47a0      	blx	r4
					uTXByte(&MyUart01, 'm');
    1092:	216d      	movs	r1, #109	; 0x6d
    1094:	0028      	movs	r0, r5
    1096:	47a0      	blx	r4
					uTXByte(&MyUart01, 'e');
    1098:	2165      	movs	r1, #101	; 0x65
    109a:	0028      	movs	r0, r5
    109c:	47a0      	blx	r4
					uTXByte(&MyUart01, ' ');
    109e:	2120      	movs	r1, #32
    10a0:	0028      	movs	r0, r5
    10a2:	47a0      	blx	r4
					uTXByte(&MyUart01, 'O');
    10a4:	214f      	movs	r1, #79	; 0x4f
    10a6:	0028      	movs	r0, r5
    10a8:	47a0      	blx	r4
					uTXByte(&MyUart01, 'u');
    10aa:	2175      	movs	r1, #117	; 0x75
    10ac:	0028      	movs	r0, r5
    10ae:	47a0      	blx	r4
					uTXByte(&MyUart01, 't');
    10b0:	2174      	movs	r1, #116	; 0x74
    10b2:	0028      	movs	r0, r5
    10b4:	47a0      	blx	r4
					uTXByte(&MyUart01, 0x0d);
    10b6:	210d      	movs	r1, #13
    10b8:	0028      	movs	r0, r5
    10ba:	47a0      	blx	r4
    10bc:	e09e      	b.n	11fc <Lora_CMD_Func+0x1c0>
			}
			break;
		
		case CheckRxCRC:
			#ifdef Debug
				uTXByte(&MyUart01, 0x09);
    10be:	2109      	movs	r1, #9
    10c0:	48b2      	ldr	r0, [pc, #712]	; (138c <Lora_CMD_Func+0x350>)
    10c2:	4bb3      	ldr	r3, [pc, #716]	; (1390 <Lora_CMD_Func+0x354>)
    10c4:	4798      	blx	r3
			#endif
			XORtmp = 0x00;
    10c6:	2200      	movs	r2, #0
    10c8:	466b      	mov	r3, sp
    10ca:	71da      	strb	r2, [r3, #7]
			for(i = 0; i < (MyBufferCount - 1); i++)
    10cc:	4bac      	ldr	r3, [pc, #688]	; (1380 <Lora_CMD_Func+0x344>)
    10ce:	781b      	ldrb	r3, [r3, #0]
    10d0:	3b01      	subs	r3, #1
    10d2:	2b00      	cmp	r3, #0
    10d4:	dd1b      	ble.n	110e <Lora_CMD_Func+0xd2>
    10d6:	2500      	movs	r5, #0
    10d8:	2400      	movs	r4, #0
			{
				#ifdef Debug
					uart_send_ascii_byte(&MyUart01, MyBuffer[i]);
    10da:	4eae      	ldr	r6, [pc, #696]	; (1394 <Lora_CMD_Func+0x358>)
    10dc:	4fae      	ldr	r7, [pc, #696]	; (1398 <Lora_CMD_Func+0x35c>)
    10de:	5d71      	ldrb	r1, [r6, r5]
    10e0:	48aa      	ldr	r0, [pc, #680]	; (138c <Lora_CMD_Func+0x350>)
    10e2:	47b8      	blx	r7
					uTXByte(&MyUart01, ' ');
    10e4:	2120      	movs	r1, #32
    10e6:	48a9      	ldr	r0, [pc, #676]	; (138c <Lora_CMD_Func+0x350>)
    10e8:	4ba9      	ldr	r3, [pc, #676]	; (1390 <Lora_CMD_Func+0x354>)
    10ea:	4798      	blx	r3
				#endif
				XORtmp = XORtmp ^ MyBuffer[i];
    10ec:	466b      	mov	r3, sp
    10ee:	1dda      	adds	r2, r3, #7
    10f0:	79db      	ldrb	r3, [r3, #7]
    10f2:	5d71      	ldrb	r1, [r6, r5]
    10f4:	404b      	eors	r3, r1
    10f6:	7013      	strb	r3, [r2, #0]
				delay_us(10);
    10f8:	200a      	movs	r0, #10
    10fa:	4ba8      	ldr	r3, [pc, #672]	; (139c <Lora_CMD_Func+0x360>)
    10fc:	4798      	blx	r3
			for(i = 0; i < (MyBufferCount - 1); i++)
    10fe:	3401      	adds	r4, #1
    1100:	b2e4      	uxtb	r4, r4
    1102:	0025      	movs	r5, r4
    1104:	4b9e      	ldr	r3, [pc, #632]	; (1380 <Lora_CMD_Func+0x344>)
    1106:	781b      	ldrb	r3, [r3, #0]
    1108:	3b01      	subs	r3, #1
    110a:	429c      	cmp	r4, r3
    110c:	dbe7      	blt.n	10de <Lora_CMD_Func+0xa2>
			}
			#ifdef Debug
				uTXByte(&MyUart01, '-');
    110e:	4c9f      	ldr	r4, [pc, #636]	; (138c <Lora_CMD_Func+0x350>)
    1110:	212d      	movs	r1, #45	; 0x2d
    1112:	0020      	movs	r0, r4
    1114:	4e9e      	ldr	r6, [pc, #632]	; (1390 <Lora_CMD_Func+0x354>)
    1116:	47b0      	blx	r6
				uTXByte(&MyUart01, ' ');
    1118:	2120      	movs	r1, #32
    111a:	0020      	movs	r0, r4
    111c:	47b0      	blx	r6
				uart_send_ascii_byte(&MyUart01, MyBuffer[(MyBufferCount-1)]);
    111e:	4d9d      	ldr	r5, [pc, #628]	; (1394 <Lora_CMD_Func+0x358>)
    1120:	4b97      	ldr	r3, [pc, #604]	; (1380 <Lora_CMD_Func+0x344>)
    1122:	4698      	mov	r8, r3
    1124:	781b      	ldrb	r3, [r3, #0]
    1126:	18eb      	adds	r3, r5, r3
    1128:	3b01      	subs	r3, #1
    112a:	7819      	ldrb	r1, [r3, #0]
    112c:	0020      	movs	r0, r4
    112e:	4b9a      	ldr	r3, [pc, #616]	; (1398 <Lora_CMD_Func+0x35c>)
    1130:	4699      	mov	r9, r3
    1132:	4798      	blx	r3
				uTXByte(&MyUart01, ' ');
    1134:	2120      	movs	r1, #32
    1136:	0020      	movs	r0, r4
    1138:	47b0      	blx	r6
				uart_send_ascii_byte(&MyUart01, MyBufferCount);
    113a:	4643      	mov	r3, r8
    113c:	7819      	ldrb	r1, [r3, #0]
    113e:	0020      	movs	r0, r4
    1140:	47c8      	blx	r9
				uTXByte(&MyUart01, ' ');
    1142:	2120      	movs	r1, #32
    1144:	0020      	movs	r0, r4
    1146:	47b0      	blx	r6
				uart_send_ascii_byte(&MyUart01, XORtmp);
    1148:	466b      	mov	r3, sp
    114a:	1ddf      	adds	r7, r3, #7
    114c:	79d9      	ldrb	r1, [r3, #7]
    114e:	b2c9      	uxtb	r1, r1
    1150:	0020      	movs	r0, r4
    1152:	47c8      	blx	r9
				uTXByte(&MyUart01, ' ');
    1154:	2120      	movs	r1, #32
    1156:	0020      	movs	r0, r4
    1158:	47b0      	blx	r6
			#endif
			
		
			if(MyBuffer[(MyBufferCount - 1)] != XORtmp){
    115a:	783b      	ldrb	r3, [r7, #0]
    115c:	b2db      	uxtb	r3, r3
    115e:	4642      	mov	r2, r8
    1160:	7812      	ldrb	r2, [r2, #0]
    1162:	18ad      	adds	r5, r5, r2
    1164:	3d01      	subs	r5, #1
    1166:	782a      	ldrb	r2, [r5, #0]
    1168:	429a      	cmp	r2, r3
    116a:	d01e      	beq.n	11aa <Lora_CMD_Func+0x16e>
				NowStatus = LastStatus;
    116c:	4b86      	ldr	r3, [pc, #536]	; (1388 <Lora_CMD_Func+0x34c>)
    116e:	781a      	ldrb	r2, [r3, #0]
    1170:	4b80      	ldr	r3, [pc, #512]	; (1374 <Lora_CMD_Func+0x338>)
    1172:	701a      	strb	r2, [r3, #0]
				#ifdef Debug
					uTXByte(&MyUart01, 'C');
    1174:	4d85      	ldr	r5, [pc, #532]	; (138c <Lora_CMD_Func+0x350>)
    1176:	2143      	movs	r1, #67	; 0x43
    1178:	0028      	movs	r0, r5
    117a:	4c85      	ldr	r4, [pc, #532]	; (1390 <Lora_CMD_Func+0x354>)
    117c:	47a0      	blx	r4
					uTXByte(&MyUart01, 'R');
    117e:	2152      	movs	r1, #82	; 0x52
    1180:	0028      	movs	r0, r5
    1182:	47a0      	blx	r4
					uTXByte(&MyUart01, 'C');
    1184:	2143      	movs	r1, #67	; 0x43
    1186:	0028      	movs	r0, r5
    1188:	47a0      	blx	r4
					uTXByte(&MyUart01, ' ');
    118a:	2120      	movs	r1, #32
    118c:	0028      	movs	r0, r5
    118e:	47a0      	blx	r4
					uTXByte(&MyUart01, 'E');
    1190:	2145      	movs	r1, #69	; 0x45
    1192:	0028      	movs	r0, r5
    1194:	47a0      	blx	r4
					uTXByte(&MyUart01, 'r');
    1196:	2172      	movs	r1, #114	; 0x72
    1198:	0028      	movs	r0, r5
    119a:	47a0      	blx	r4
					uTXByte(&MyUart01, 'r');
    119c:	2172      	movs	r1, #114	; 0x72
    119e:	0028      	movs	r0, r5
    11a0:	47a0      	blx	r4
					uTXByte(&MyUart01, 0x0d);
    11a2:	210d      	movs	r1, #13
    11a4:	0028      	movs	r0, r5
    11a6:	47a0      	blx	r4
				#endif
				break;
    11a8:	e028      	b.n	11fc <Lora_CMD_Func+0x1c0>
			}
			#ifdef Debug
				uTXByte(&MyUart01, 'C');
    11aa:	4d78      	ldr	r5, [pc, #480]	; (138c <Lora_CMD_Func+0x350>)
    11ac:	2143      	movs	r1, #67	; 0x43
    11ae:	0028      	movs	r0, r5
    11b0:	4c77      	ldr	r4, [pc, #476]	; (1390 <Lora_CMD_Func+0x354>)
    11b2:	47a0      	blx	r4
				uTXByte(&MyUart01, 'R');
    11b4:	2152      	movs	r1, #82	; 0x52
    11b6:	0028      	movs	r0, r5
    11b8:	47a0      	blx	r4
				uTXByte(&MyUart01, 'C');
    11ba:	2143      	movs	r1, #67	; 0x43
    11bc:	0028      	movs	r0, r5
    11be:	47a0      	blx	r4
				uTXByte(&MyUart01, ' ');
    11c0:	2120      	movs	r1, #32
    11c2:	0028      	movs	r0, r5
    11c4:	47a0      	blx	r4
				uTXByte(&MyUart01, 'O');
    11c6:	214f      	movs	r1, #79	; 0x4f
    11c8:	0028      	movs	r0, r5
    11ca:	47a0      	blx	r4
				uTXByte(&MyUart01, 'K');
    11cc:	214b      	movs	r1, #75	; 0x4b
    11ce:	0028      	movs	r0, r5
    11d0:	47a0      	blx	r4
				uTXByte(&MyUart01, 0x0d);
    11d2:	210d      	movs	r1, #13
    11d4:	0028      	movs	r0, r5
    11d6:	47a0      	blx	r4
			#endif
			
			//Print_LoRa_Feedback();
			NowStatus = NextStatus;
    11d8:	4b71      	ldr	r3, [pc, #452]	; (13a0 <Lora_CMD_Func+0x364>)
    11da:	781a      	ldrb	r2, [r3, #0]
    11dc:	4b65      	ldr	r3, [pc, #404]	; (1374 <Lora_CMD_Func+0x338>)
    11de:	701a      	strb	r2, [r3, #0]
			break;
    11e0:	e00c      	b.n	11fc <Lora_CMD_Func+0x1c0>
		
		case Read_LoRa_ID_Index:
			LastStatus = Read_LoRa_ID_Index;
    11e2:	2300      	movs	r3, #0
    11e4:	4a68      	ldr	r2, [pc, #416]	; (1388 <Lora_CMD_Func+0x34c>)
    11e6:	7013      	strb	r3, [r2, #0]
			NextStatus = Catch_LoRa_ID_Index;
    11e8:	2169      	movs	r1, #105	; 0x69
    11ea:	4a6d      	ldr	r2, [pc, #436]	; (13a0 <Lora_CMD_Func+0x364>)
    11ec:	7011      	strb	r1, [r2, #0]
			f_count = 0;
    11ee:	4a63      	ldr	r2, [pc, #396]	; (137c <Lora_CMD_Func+0x340>)
    11f0:	6013      	str	r3, [r2, #0]
			Display_Rola_Debug_Msg();
    11f2:	4b6c      	ldr	r3, [pc, #432]	; (13a4 <Lora_CMD_Func+0x368>)
    11f4:	4798      	blx	r3
			Read_LoRa_ID(WaitRxData);
    11f6:	2067      	movs	r0, #103	; 0x67
    11f8:	4b6b      	ldr	r3, [pc, #428]	; (13a8 <Lora_CMD_Func+0x36c>)
    11fa:	4798      	blx	r3
		case NOP_Index:

			break;

	}
    11fc:	b003      	add	sp, #12
    11fe:	bc0c      	pop	{r2, r3}
    1200:	4690      	mov	r8, r2
    1202:	4699      	mov	r9, r3
    1204:	bdf0      	pop	{r4, r5, r6, r7, pc}
			MyLoRaFW = MyBuffer[4]; 
    1206:	4b63      	ldr	r3, [pc, #396]	; (1394 <Lora_CMD_Func+0x358>)
    1208:	7919      	ldrb	r1, [r3, #4]
    120a:	4a68      	ldr	r2, [pc, #416]	; (13ac <Lora_CMD_Func+0x370>)
    120c:	7011      	strb	r1, [r2, #0]
			MyLoRaID[0] = MyBuffer[5];
    120e:	4a68      	ldr	r2, [pc, #416]	; (13b0 <Lora_CMD_Func+0x374>)
    1210:	7959      	ldrb	r1, [r3, #5]
    1212:	7011      	strb	r1, [r2, #0]
			MyLoRaID[1] = MyBuffer[6];
    1214:	7999      	ldrb	r1, [r3, #6]
    1216:	7051      	strb	r1, [r2, #1]
			MyLoRaID[2] = MyBuffer[7];
    1218:	79d9      	ldrb	r1, [r3, #7]
    121a:	7091      	strb	r1, [r2, #2]
			MyLoRaID[3] = MyBuffer[8];
    121c:	7a1b      	ldrb	r3, [r3, #8]
    121e:	70d3      	strb	r3, [r2, #3]
			Display_Rola_Debug_Msg();
    1220:	4b60      	ldr	r3, [pc, #384]	; (13a4 <Lora_CMD_Func+0x368>)
    1222:	4798      	blx	r3
			NowStatus = Reset_LoRa_Index;
    1224:	2201      	movs	r2, #1
    1226:	4b53      	ldr	r3, [pc, #332]	; (1374 <Lora_CMD_Func+0x338>)
    1228:	701a      	strb	r2, [r3, #0]
			break;
    122a:	e7e7      	b.n	11fc <Lora_CMD_Func+0x1c0>
			LastStatus = Reset_LoRa_Index;
    122c:	2201      	movs	r2, #1
    122e:	4b56      	ldr	r3, [pc, #344]	; (1388 <Lora_CMD_Func+0x34c>)
    1230:	701a      	strb	r2, [r3, #0]
			NextStatus = Read_LoRa_Setting_Index;
    1232:	3201      	adds	r2, #1
    1234:	4b5a      	ldr	r3, [pc, #360]	; (13a0 <Lora_CMD_Func+0x364>)
    1236:	701a      	strb	r2, [r3, #0]
			f_count = 0;
    1238:	2200      	movs	r2, #0
    123a:	4b50      	ldr	r3, [pc, #320]	; (137c <Lora_CMD_Func+0x340>)
    123c:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
    123e:	4b59      	ldr	r3, [pc, #356]	; (13a4 <Lora_CMD_Func+0x368>)
    1240:	4798      	blx	r3
			Reset_LoRa(WaitRxData);
    1242:	2067      	movs	r0, #103	; 0x67
    1244:	4b5b      	ldr	r3, [pc, #364]	; (13b4 <Lora_CMD_Func+0x378>)
    1246:	4798      	blx	r3
			break;
    1248:	e7d8      	b.n	11fc <Lora_CMD_Func+0x1c0>
			LastStatus = Read_LoRa_Setting_Index;
    124a:	2202      	movs	r2, #2
    124c:	4b4e      	ldr	r3, [pc, #312]	; (1388 <Lora_CMD_Func+0x34c>)
    124e:	701a      	strb	r2, [r3, #0]
			NextStatus = Write_LoRa_Setting_Index;
    1250:	3202      	adds	r2, #2
    1252:	4b53      	ldr	r3, [pc, #332]	; (13a0 <Lora_CMD_Func+0x364>)
    1254:	701a      	strb	r2, [r3, #0]
			f_count = 0;
    1256:	2200      	movs	r2, #0
    1258:	4b48      	ldr	r3, [pc, #288]	; (137c <Lora_CMD_Func+0x340>)
    125a:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
    125c:	4b51      	ldr	r3, [pc, #324]	; (13a4 <Lora_CMD_Func+0x368>)
    125e:	4798      	blx	r3
			Read_LoRa_Setting(WaitRxData);
    1260:	2067      	movs	r0, #103	; 0x67
    1262:	4b55      	ldr	r3, [pc, #340]	; (13b8 <Lora_CMD_Func+0x37c>)
    1264:	4798      	blx	r3
			break;
    1266:	e7c9      	b.n	11fc <Lora_CMD_Func+0x1c0>
			LastStatus = Write_LoRa_Setting_Index;
    1268:	2204      	movs	r2, #4
    126a:	4b47      	ldr	r3, [pc, #284]	; (1388 <Lora_CMD_Func+0x34c>)
    126c:	701a      	strb	r2, [r3, #0]
			NextStatus = Write_LoRa_Mode_FQ_Index;			
    126e:	3a01      	subs	r2, #1
    1270:	4b4b      	ldr	r3, [pc, #300]	; (13a0 <Lora_CMD_Func+0x364>)
    1272:	701a      	strb	r2, [r3, #0]
			f_count = 0;
    1274:	2200      	movs	r2, #0
    1276:	4b41      	ldr	r3, [pc, #260]	; (137c <Lora_CMD_Func+0x340>)
    1278:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
    127a:	4b4a      	ldr	r3, [pc, #296]	; (13a4 <Lora_CMD_Func+0x368>)
    127c:	4798      	blx	r3
			Write_LoRa_Setting(WaitRxData);
    127e:	2067      	movs	r0, #103	; 0x67
    1280:	4b4e      	ldr	r3, [pc, #312]	; (13bc <Lora_CMD_Func+0x380>)
    1282:	4798      	blx	r3
			break;
    1284:	e7ba      	b.n	11fc <Lora_CMD_Func+0x1c0>
			LastStatus = Write_LoRa_Mode_FQ_Index;
    1286:	2203      	movs	r2, #3
    1288:	4b3f      	ldr	r3, [pc, #252]	; (1388 <Lora_CMD_Func+0x34c>)
    128a:	701a      	strb	r2, [r3, #0]
			f_count = 0;
    128c:	2200      	movs	r2, #0
    128e:	4b3b      	ldr	r3, [pc, #236]	; (137c <Lora_CMD_Func+0x340>)
    1290:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
    1292:	4b44      	ldr	r3, [pc, #272]	; (13a4 <Lora_CMD_Func+0x368>)
    1294:	4798      	blx	r3
			if(LoRa_TxRx_Mode_Flag == SetRx)
    1296:	4b4a      	ldr	r3, [pc, #296]	; (13c0 <Lora_CMD_Func+0x384>)
    1298:	781b      	ldrb	r3, [r3, #0]
    129a:	2b03      	cmp	r3, #3
    129c:	d007      	beq.n	12ae <Lora_CMD_Func+0x272>
				NextStatus = Write_LoRa_TxBuffer_Index;
    129e:	2205      	movs	r2, #5
    12a0:	4b3f      	ldr	r3, [pc, #252]	; (13a0 <Lora_CMD_Func+0x364>)
    12a2:	701a      	strb	r2, [r3, #0]
				Write_LoRa_Mode_FQ(WaitRxData, SetTx);
    12a4:	2102      	movs	r1, #2
    12a6:	2067      	movs	r0, #103	; 0x67
    12a8:	4b46      	ldr	r3, [pc, #280]	; (13c4 <Lora_CMD_Func+0x388>)
    12aa:	4798      	blx	r3
    12ac:	e7a6      	b.n	11fc <Lora_CMD_Func+0x1c0>
				NextStatus = Read_LoRa_RxCount_Index;
    12ae:	2207      	movs	r2, #7
    12b0:	4b3b      	ldr	r3, [pc, #236]	; (13a0 <Lora_CMD_Func+0x364>)
    12b2:	701a      	strb	r2, [r3, #0]
				Write_LoRa_Mode_FQ(WaitRxData, SetRx);
    12b4:	2103      	movs	r1, #3
    12b6:	2067      	movs	r0, #103	; 0x67
    12b8:	4b42      	ldr	r3, [pc, #264]	; (13c4 <Lora_CMD_Func+0x388>)
    12ba:	4798      	blx	r3
    12bc:	e79e      	b.n	11fc <Lora_CMD_Func+0x1c0>
			if(LoRa_IRQ_Flag == 1)
    12be:	4b42      	ldr	r3, [pc, #264]	; (13c8 <Lora_CMD_Func+0x38c>)
    12c0:	781b      	ldrb	r3, [r3, #0]
    12c2:	2b01      	cmp	r3, #1
    12c4:	d19a      	bne.n	11fc <Lora_CMD_Func+0x1c0>
				LastStatus = Read_LoRa_RxCount_Index;
    12c6:	2207      	movs	r2, #7
    12c8:	4b2f      	ldr	r3, [pc, #188]	; (1388 <Lora_CMD_Func+0x34c>)
    12ca:	701a      	strb	r2, [r3, #0]
				NextStatus = Read_LoRa_RxBuffer_Index;
    12cc:	3a01      	subs	r2, #1
    12ce:	4b34      	ldr	r3, [pc, #208]	; (13a0 <Lora_CMD_Func+0x364>)
    12d0:	701a      	strb	r2, [r3, #0]
				f_count = 0;
    12d2:	2200      	movs	r2, #0
    12d4:	4b29      	ldr	r3, [pc, #164]	; (137c <Lora_CMD_Func+0x340>)
    12d6:	601a      	str	r2, [r3, #0]
				Display_Rola_Debug_Msg();
    12d8:	4b32      	ldr	r3, [pc, #200]	; (13a4 <Lora_CMD_Func+0x368>)
    12da:	4798      	blx	r3
				Read_LoRa_RxCount(WaitRxData);
    12dc:	2067      	movs	r0, #103	; 0x67
    12de:	4b3b      	ldr	r3, [pc, #236]	; (13cc <Lora_CMD_Func+0x390>)
    12e0:	4798      	blx	r3
    12e2:	e78b      	b.n	11fc <Lora_CMD_Func+0x1c0>
			LastStatus = Read_LoRa_RxBuffer_Index;
    12e4:	2206      	movs	r2, #6
    12e6:	4b28      	ldr	r3, [pc, #160]	; (1388 <Lora_CMD_Func+0x34c>)
    12e8:	701a      	strb	r2, [r3, #0]
			NextStatus = Reset_IRQ_Flag_Index;
    12ea:	325e      	adds	r2, #94	; 0x5e
    12ec:	4b2c      	ldr	r3, [pc, #176]	; (13a0 <Lora_CMD_Func+0x364>)
    12ee:	701a      	strb	r2, [r3, #0]
			f_count = 0;
    12f0:	2200      	movs	r2, #0
    12f2:	4b22      	ldr	r3, [pc, #136]	; (137c <Lora_CMD_Func+0x340>)
    12f4:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
    12f6:	4b2b      	ldr	r3, [pc, #172]	; (13a4 <Lora_CMD_Func+0x368>)
    12f8:	4798      	blx	r3
			Read_LoRa_RxBuffer(WaitRxData);
    12fa:	2067      	movs	r0, #103	; 0x67
    12fc:	4b34      	ldr	r3, [pc, #208]	; (13d0 <Lora_CMD_Func+0x394>)
    12fe:	4798      	blx	r3
			break;
    1300:	e77c      	b.n	11fc <Lora_CMD_Func+0x1c0>
			LoRa_IRQ_Flag = 0;
    1302:	2200      	movs	r2, #0
    1304:	4b30      	ldr	r3, [pc, #192]	; (13c8 <Lora_CMD_Func+0x38c>)
    1306:	701a      	strb	r2, [r3, #0]
			LoRa_Rx_Flag = LoraRxDataReady;
    1308:	3204      	adds	r2, #4
    130a:	4b32      	ldr	r3, [pc, #200]	; (13d4 <Lora_CMD_Func+0x398>)
    130c:	701a      	strb	r2, [r3, #0]
			Display_Rola_Debug_Msg();
    130e:	4b25      	ldr	r3, [pc, #148]	; (13a4 <Lora_CMD_Func+0x368>)
    1310:	4798      	blx	r3
			NowStatus = Read_LoRa_RxCount_Index;
    1312:	2207      	movs	r2, #7
    1314:	4b17      	ldr	r3, [pc, #92]	; (1374 <Lora_CMD_Func+0x338>)
    1316:	701a      	strb	r2, [r3, #0]
			break;
    1318:	e770      	b.n	11fc <Lora_CMD_Func+0x1c0>
			LastStatus = Write_LoRa_TxBuffer_Index;
    131a:	2205      	movs	r2, #5
    131c:	4b1a      	ldr	r3, [pc, #104]	; (1388 <Lora_CMD_Func+0x34c>)
    131e:	701a      	strb	r2, [r3, #0]
			NextStatus = Leave_LoRa_Tx_Mode_Index;
    1320:	3260      	adds	r2, #96	; 0x60
    1322:	4b1f      	ldr	r3, [pc, #124]	; (13a0 <Lora_CMD_Func+0x364>)
    1324:	701a      	strb	r2, [r3, #0]
			f_count = 0;
    1326:	2200      	movs	r2, #0
    1328:	4b14      	ldr	r3, [pc, #80]	; (137c <Lora_CMD_Func+0x340>)
    132a:	601a      	str	r2, [r3, #0]
			Display_Rola_Debug_Msg();
    132c:	4b1d      	ldr	r3, [pc, #116]	; (13a4 <Lora_CMD_Func+0x368>)
    132e:	4798      	blx	r3
			Write_LoRa_TxBuffer(WaitRxData);
    1330:	2067      	movs	r0, #103	; 0x67
    1332:	4b29      	ldr	r3, [pc, #164]	; (13d8 <Lora_CMD_Func+0x39c>)
    1334:	4798      	blx	r3
			break;
    1336:	e761      	b.n	11fc <Lora_CMD_Func+0x1c0>
			if(Rola_Delay_Count == 0)
    1338:	4b28      	ldr	r3, [pc, #160]	; (13dc <Lora_CMD_Func+0x3a0>)
    133a:	681b      	ldr	r3, [r3, #0]
    133c:	2b00      	cmp	r3, #0
    133e:	d010      	beq.n	1362 <Lora_CMD_Func+0x326>
			else if(f_count > 500)
    1340:	23fa      	movs	r3, #250	; 0xfa
    1342:	005b      	lsls	r3, r3, #1
    1344:	4a0d      	ldr	r2, [pc, #52]	; (137c <Lora_CMD_Func+0x340>)
    1346:	6812      	ldr	r2, [r2, #0]
    1348:	429a      	cmp	r2, r3
    134a:	d800      	bhi.n	134e <Lora_CMD_Func+0x312>
    134c:	e756      	b.n	11fc <Lora_CMD_Func+0x1c0>
				NowStatus = Write_LoRa_Mode_FQ_Index;
    134e:	3bf2      	subs	r3, #242	; 0xf2
    1350:	3bff      	subs	r3, #255	; 0xff
    1352:	4a08      	ldr	r2, [pc, #32]	; (1374 <Lora_CMD_Func+0x338>)
    1354:	7013      	strb	r3, [r2, #0]
				LoRa_TxRx_Mode_Flag = SetRx;
    1356:	4a1a      	ldr	r2, [pc, #104]	; (13c0 <Lora_CMD_Func+0x384>)
    1358:	7013      	strb	r3, [r2, #0]
				Rola_Delay_Count = 0;
    135a:	2200      	movs	r2, #0
    135c:	4b1f      	ldr	r3, [pc, #124]	; (13dc <Lora_CMD_Func+0x3a0>)
    135e:	601a      	str	r2, [r3, #0]
    1360:	e74c      	b.n	11fc <Lora_CMD_Func+0x1c0>
				Display_Rola_Debug_Msg();
    1362:	4b10      	ldr	r3, [pc, #64]	; (13a4 <Lora_CMD_Func+0x368>)
    1364:	4798      	blx	r3
				f_count = 0;
    1366:	2200      	movs	r2, #0
    1368:	4b04      	ldr	r3, [pc, #16]	; (137c <Lora_CMD_Func+0x340>)
    136a:	601a      	str	r2, [r3, #0]
				Rola_Delay_Count = 1;
    136c:	3201      	adds	r2, #1
    136e:	4b1b      	ldr	r3, [pc, #108]	; (13dc <Lora_CMD_Func+0x3a0>)
    1370:	601a      	str	r2, [r3, #0]
    1372:	e743      	b.n	11fc <Lora_CMD_Func+0x1c0>
    1374:	2000403c 	.word	0x2000403c
    1378:	00002ec4 	.word	0x00002ec4
    137c:	200041fc 	.word	0x200041fc
    1380:	200040ac 	.word	0x200040ac
    1384:	20004225 	.word	0x20004225
    1388:	200040ad 	.word	0x200040ad
    138c:	20004084 	.word	0x20004084
    1390:	0000170d 	.word	0x0000170d
    1394:	200041dc 	.word	0x200041dc
    1398:	0000172d 	.word	0x0000172d
    139c:	00001799 	.word	0x00001799
    13a0:	200040b9 	.word	0x200040b9
    13a4:	00000b8d 	.word	0x00000b8d
    13a8:	00000fe5 	.word	0x00000fe5
    13ac:	200041d8 	.word	0x200041d8
    13b0:	200040a8 	.word	0x200040a8
    13b4:	00001011 	.word	0x00001011
    13b8:	00000fb9 	.word	0x00000fb9
    13bc:	00000f8d 	.word	0x00000f8d
    13c0:	200041d9 	.word	0x200041d9
    13c4:	00000f55 	.word	0x00000f55
    13c8:	20004224 	.word	0x20004224
    13cc:	00000f29 	.word	0x00000f29
    13d0:	00000efd 	.word	0x00000efd
    13d4:	20004080 	.word	0x20004080
    13d8:	00000ed1 	.word	0x00000ed1
    13dc:	200040b4 	.word	0x200040b4

000013e0 <tc_callback_to_to_period_100us>:



void tc_callback_to_to_period_100us(struct tc_module *const module_inst)
{
	if(f_count < 1000)
    13e0:	4b04      	ldr	r3, [pc, #16]	; (13f4 <tc_callback_to_to_period_100us+0x14>)
    13e2:	681b      	ldr	r3, [r3, #0]
    13e4:	4a04      	ldr	r2, [pc, #16]	; (13f8 <tc_callback_to_to_period_100us+0x18>)
    13e6:	4293      	cmp	r3, r2
    13e8:	d802      	bhi.n	13f0 <tc_callback_to_to_period_100us+0x10>
	{
		f_count++;
    13ea:	3301      	adds	r3, #1
    13ec:	4a01      	ldr	r2, [pc, #4]	; (13f4 <tc_callback_to_to_period_100us+0x14>)
    13ee:	6013      	str	r3, [r2, #0]
	}
}
    13f0:	4770      	bx	lr
    13f2:	46c0      	nop			; (mov r8, r8)
    13f4:	200041fc 	.word	0x200041fc
    13f8:	000003e7 	.word	0x000003e7

000013fc <configure_tc>:

//! [setup]
void configure_tc(void)
{
    13fc:	b570      	push	{r4, r5, r6, lr}
    13fe:	b08e      	sub	sp, #56	; 0x38
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    1400:	ac01      	add	r4, sp, #4
    1402:	2300      	movs	r3, #0
    1404:	2200      	movs	r2, #0
    1406:	70a3      	strb	r3, [r4, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    1408:	8123      	strh	r3, [r4, #8]
	config->run_in_standby             = false;
    140a:	2100      	movs	r1, #0
    140c:	7061      	strb	r1, [r4, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    140e:	72a2      	strb	r2, [r4, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    1410:	72e2      	strb	r2, [r4, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    1412:	7322      	strb	r2, [r4, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    1414:	73a2      	strb	r2, [r4, #14]
	config->oneshot                    = false;
    1416:	7362      	strb	r2, [r4, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1418:	7422      	strb	r2, [r4, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    141a:	6163      	str	r3, [r4, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    141c:	61a3      	str	r3, [r4, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    141e:	7722      	strb	r2, [r4, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1420:	6223      	str	r3, [r4, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    1422:	6263      	str	r3, [r4, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    1424:	8523      	strh	r3, [r4, #40]	; 0x28
	//! [setup_config_defaults]
	tc_get_config_defaults(&config_tc);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_tc.clock_source    = GCLK_GENERATOR_1;
    1426:	3301      	adds	r3, #1
    1428:	7023      	strb	r3, [r4, #0]
	config_tc.counter_size    = TC_COUNTER_SIZE_16BIT;
	config_tc.clock_prescaler  =TC_CLOCK_PRESCALER_DIV4;
    142a:	2380      	movs	r3, #128	; 0x80
    142c:	009b      	lsls	r3, r3, #2
    142e:	80a3      	strh	r3, [r4, #4]
	config_tc.wave_generation = TC_WAVE_GENERATION_MATCH_FREQ;
    1430:	3be1      	subs	r3, #225	; 0xe1
    1432:	3bff      	subs	r3, #255	; 0xff
    1434:	71a3      	strb	r3, [r4, #6]
	config_tc.counter_16_bit.compare_capture_channel[0] = 50;
    1436:	3312      	adds	r3, #18
    1438:	8563      	strh	r3, [r4, #42]	; 0x2a
	config_tc.counter_16_bit.compare_capture_channel[1] = 25;
    143a:	3b19      	subs	r3, #25
    143c:	85a3      	strh	r3, [r4, #44]	; 0x2c
	//25 : 25us
	//! [setup_change_config_pwm]

	//! [setup_set_config]
	tc_init(&MyTimer01, TC1, &config_tc);
    143e:	4d0f      	ldr	r5, [pc, #60]	; (147c <configure_tc+0x80>)
    1440:	0022      	movs	r2, r4
    1442:	490f      	ldr	r1, [pc, #60]	; (1480 <configure_tc+0x84>)
    1444:	0028      	movs	r0, r5
    1446:	4e0f      	ldr	r6, [pc, #60]	; (1484 <configure_tc+0x88>)
    1448:	47b0      	blx	r6
	tc_init(&MyTimer02, TC2, &config_tc);
    144a:	0022      	movs	r2, r4
    144c:	490e      	ldr	r1, [pc, #56]	; (1488 <configure_tc+0x8c>)
    144e:	480f      	ldr	r0, [pc, #60]	; (148c <configure_tc+0x90>)
    1450:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1452:	682a      	ldr	r2, [r5, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1454:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1456:	b25b      	sxtb	r3, r3
    1458:	2b00      	cmp	r3, #0
    145a:	dbfb      	blt.n	1454 <configure_tc+0x58>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    145c:	8813      	ldrh	r3, [r2, #0]
    145e:	2102      	movs	r1, #2
    1460:	430b      	orrs	r3, r1
    1462:	8013      	strh	r3, [r2, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1464:	4b09      	ldr	r3, [pc, #36]	; (148c <configure_tc+0x90>)
    1466:	681a      	ldr	r2, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1468:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    146a:	b25b      	sxtb	r3, r3
    146c:	2b00      	cmp	r3, #0
    146e:	dbfb      	blt.n	1468 <configure_tc+0x6c>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    1470:	8813      	ldrh	r3, [r2, #0]
    1472:	2102      	movs	r1, #2
    1474:	430b      	orrs	r3, r1
    1476:	8013      	strh	r3, [r2, #0]
	
	tc_enable(&MyTimer01);
	tc_enable(&MyTimer02);
	//! [setup_enable]
	
}
    1478:	b00e      	add	sp, #56	; 0x38
    147a:	bd70      	pop	{r4, r5, r6, pc}
    147c:	200041bc 	.word	0x200041bc
    1480:	42002400 	.word	0x42002400
    1484:	000008d9 	.word	0x000008d9
    1488:	42002800 	.word	0x42002800
    148c:	20004064 	.word	0x20004064

00001490 <configure_tc_callbacks>:
//! [setup]
void configure_tc_callbacks(void)
{
    1490:	b510      	push	{r4, lr}
	tc_register_callback(&MyTimer02, tc_callback_to_to_period_100us, TC_CALLBACK_CC_CHANNEL1);
    1492:	4c0c      	ldr	r4, [pc, #48]	; (14c4 <configure_tc_callbacks+0x34>)
    1494:	2203      	movs	r2, #3
    1496:	490c      	ldr	r1, [pc, #48]	; (14c8 <configure_tc_callbacks+0x38>)
    1498:	0020      	movs	r0, r4
    149a:	4b0c      	ldr	r3, [pc, #48]	; (14cc <configure_tc_callbacks+0x3c>)
    149c:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    149e:	6820      	ldr	r0, [r4, #0]
    14a0:	4b0b      	ldr	r3, [pc, #44]	; (14d0 <configure_tc_callbacks+0x40>)
    14a2:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    14a4:	4b0b      	ldr	r3, [pc, #44]	; (14d4 <configure_tc_callbacks+0x44>)
    14a6:	5c1b      	ldrb	r3, [r3, r0]
    14a8:	221f      	movs	r2, #31
    14aa:	401a      	ands	r2, r3
    14ac:	2301      	movs	r3, #1
    14ae:	4093      	lsls	r3, r2
    14b0:	4a09      	ldr	r2, [pc, #36]	; (14d8 <configure_tc_callbacks+0x48>)
    14b2:	6013      	str	r3, [r2, #0]
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
    14b4:	7e63      	ldrb	r3, [r4, #25]
    14b6:	2220      	movs	r2, #32
    14b8:	4313      	orrs	r3, r2
    14ba:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
    14bc:	6823      	ldr	r3, [r4, #0]
    14be:	2220      	movs	r2, #32
    14c0:	735a      	strb	r2, [r3, #13]
	
	tc_enable_callback(&MyTimer02, TC_CALLBACK_CC_CHANNEL1);
}
    14c2:	bd10      	pop	{r4, pc}
    14c4:	20004064 	.word	0x20004064
    14c8:	000013e1 	.word	0x000013e1
    14cc:	00000785 	.word	0x00000785
    14d0:	0000089d 	.word	0x0000089d
    14d4:	0000306c 	.word	0x0000306c
    14d8:	e000e100 	.word	0xe000e100

000014dc <timer_configure>:

void timer_configure(void)
{
    14dc:	b510      	push	{r4, lr}
	configure_tc();
    14de:	4b02      	ldr	r3, [pc, #8]	; (14e8 <timer_configure+0xc>)
    14e0:	4798      	blx	r3
	configure_tc_callbacks();
    14e2:	4b02      	ldr	r3, [pc, #8]	; (14ec <timer_configure+0x10>)
    14e4:	4798      	blx	r3
    14e6:	bd10      	pop	{r4, pc}
    14e8:	000013fd 	.word	0x000013fd
    14ec:	00001491 	.word	0x00001491

000014f0 <Uart_Form_SX1272_callback>:
void Uart_Form_SX1272_callback(struct usart_module *const usart_module)
{
	//usart_read_buffer_job(&MyUart03, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	//usart_write_buffer_job(&MyUart03, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
	//uTXByte(&MyUart01, rx_buffer[0]);
	if(MyBufferCount <= UserRxCountMax)
    14f0:	4b06      	ldr	r3, [pc, #24]	; (150c <Uart_Form_SX1272_callback+0x1c>)
    14f2:	781b      	ldrb	r3, [r3, #0]
    14f4:	4a06      	ldr	r2, [pc, #24]	; (1510 <Uart_Form_SX1272_callback+0x20>)
    14f6:	7812      	ldrb	r2, [r2, #0]
    14f8:	429a      	cmp	r2, r3
    14fa:	d306      	bcc.n	150a <Uart_Form_SX1272_callback+0x1a>
	{
		MyBuffer[MyBufferCount] = rx_buffer[0];
    14fc:	4a05      	ldr	r2, [pc, #20]	; (1514 <Uart_Form_SX1272_callback+0x24>)
    14fe:	7811      	ldrb	r1, [r2, #0]
    1500:	4a05      	ldr	r2, [pc, #20]	; (1518 <Uart_Form_SX1272_callback+0x28>)
    1502:	54d1      	strb	r1, [r2, r3]
		MyBufferCount++;	
    1504:	3301      	adds	r3, #1
    1506:	4a01      	ldr	r2, [pc, #4]	; (150c <Uart_Form_SX1272_callback+0x1c>)
    1508:	7013      	strb	r3, [r2, #0]
	}
	
	//uTXByte(&MyUart01, (MyBufferCount + 0x30));
	//uart_send_ascii_byte(&MyUart01, rx_buffer[0]);
	//uTXByte(&MyUart01, 0x0d);
}
    150a:	4770      	bx	lr
    150c:	200040ac 	.word	0x200040ac
    1510:	20004225 	.word	0x20004225
    1514:	200040b8 	.word	0x200040b8
    1518:	200041dc 	.word	0x200041dc

0000151c <configure_usart>:
}
//! [callback_funcs]

//! [setup]
void configure_usart(void)
{
    151c:	b530      	push	{r4, r5, lr}
    151e:	b08d      	sub	sp, #52	; 0x34
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    1520:	2380      	movs	r3, #128	; 0x80
    1522:	05db      	lsls	r3, r3, #23
    1524:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    1526:	2300      	movs	r3, #0
    1528:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    152a:	22ff      	movs	r2, #255	; 0xff
    152c:	4669      	mov	r1, sp
    152e:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    1530:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    1532:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    1534:	2201      	movs	r2, #1
    1536:	750a      	strb	r2, [r1, #20]
	config->transmitter_enable = true;
    1538:	754a      	strb	r2, [r1, #21]
	config->clock_polarity_inverted = false;
    153a:	758b      	strb	r3, [r1, #22]
	config->use_external_clock = false;
    153c:	75cb      	strb	r3, [r1, #23]
	config->ext_clock_freq   = 0;
    153e:	9306      	str	r3, [sp, #24]
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    1540:	770b      	strb	r3, [r1, #28]
	config->generator_source = GCLK_GENERATOR_0;
    1542:	774b      	strb	r3, [r1, #29]
	//! [setup_config_defaults]
	usart_get_config_defaults(&config_usart);
	//! [setup_config_defaults]

	//! [setup_change_config]
	config_usart.baudrate    = 115200;
    1544:	23e1      	movs	r3, #225	; 0xe1
    1546:	025b      	lsls	r3, r3, #9
    1548:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    154a:	23c4      	movs	r3, #196	; 0xc4
    154c:	039b      	lsls	r3, r3, #14
    154e:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    1550:	2301      	movs	r3, #1
    1552:	425b      	negs	r3, r3
    1554:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    1556:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_PA24C_SERCOM3_PAD2;
    1558:	4b4f      	ldr	r3, [pc, #316]	; (1698 <configure_usart+0x17c>)
    155a:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_PA25C_SERCOM3_PAD3;
    155c:	4b4f      	ldr	r3, [pc, #316]	; (169c <configure_usart+0x180>)
    155e:	930b      	str	r3, [sp, #44]	; 0x2c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&MyUart01,
    1560:	4d4f      	ldr	r5, [pc, #316]	; (16a0 <configure_usart+0x184>)
    1562:	4c50      	ldr	r4, [pc, #320]	; (16a4 <configure_usart+0x188>)
    1564:	466a      	mov	r2, sp
    1566:	4950      	ldr	r1, [pc, #320]	; (16a8 <configure_usart+0x18c>)
    1568:	0028      	movs	r0, r5
    156a:	47a0      	blx	r4
    156c:	2800      	cmp	r0, #0
    156e:	d1f9      	bne.n	1564 <configure_usart+0x48>
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    1570:	4d4b      	ldr	r5, [pc, #300]	; (16a0 <configure_usart+0x184>)
    1572:	682c      	ldr	r4, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1574:	0020      	movs	r0, r4
    1576:	4b4d      	ldr	r3, [pc, #308]	; (16ac <configure_usart+0x190>)
    1578:	4798      	blx	r3
    157a:	231f      	movs	r3, #31
    157c:	4018      	ands	r0, r3
    157e:	3b1e      	subs	r3, #30
    1580:	4083      	lsls	r3, r0
    1582:	4a4b      	ldr	r2, [pc, #300]	; (16b0 <configure_usart+0x194>)
    1584:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1586:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1588:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    158a:	b21b      	sxth	r3, r3
    158c:	2b00      	cmp	r3, #0
    158e:	dbfb      	blt.n	1588 <configure_usart+0x6c>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1590:	6823      	ldr	r3, [r4, #0]
    1592:	2202      	movs	r2, #2
    1594:	4313      	orrs	r3, r2
    1596:	6023      	str	r3, [r4, #0]
	//! [setup_enable]
	usart_enable(&MyUart01);
	//! [setup_enable]

	//! [setup_change_config]
	config_usart.baudrate    = 9600;
    1598:	2396      	movs	r3, #150	; 0x96
    159a:	019b      	lsls	r3, r3, #6
    159c:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    159e:	23c4      	movs	r3, #196	; 0xc4
    15a0:	039b      	lsls	r3, r3, #14
    15a2:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    15a4:	2301      	movs	r3, #1
    15a6:	425b      	negs	r3, r3
    15a8:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    15aa:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_PA18C_SERCOM1_PAD2;
    15ac:	4b41      	ldr	r3, [pc, #260]	; (16b4 <configure_usart+0x198>)
    15ae:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_PA19C_SERCOM1_PAD3;
    15b0:	4b41      	ldr	r3, [pc, #260]	; (16b8 <configure_usart+0x19c>)
    15b2:	930b      	str	r3, [sp, #44]	; 0x2c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&MyUart02,
    15b4:	4d41      	ldr	r5, [pc, #260]	; (16bc <configure_usart+0x1a0>)
    15b6:	4c3b      	ldr	r4, [pc, #236]	; (16a4 <configure_usart+0x188>)
    15b8:	466a      	mov	r2, sp
    15ba:	4941      	ldr	r1, [pc, #260]	; (16c0 <configure_usart+0x1a4>)
    15bc:	0028      	movs	r0, r5
    15be:	47a0      	blx	r4
    15c0:	2800      	cmp	r0, #0
    15c2:	d1f9      	bne.n	15b8 <configure_usart+0x9c>
	SercomUsart *const usart_hw = &(module->hw->USART);
    15c4:	4d3d      	ldr	r5, [pc, #244]	; (16bc <configure_usart+0x1a0>)
    15c6:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    15c8:	0020      	movs	r0, r4
    15ca:	4b38      	ldr	r3, [pc, #224]	; (16ac <configure_usart+0x190>)
    15cc:	4798      	blx	r3
    15ce:	231f      	movs	r3, #31
    15d0:	4018      	ands	r0, r3
    15d2:	3b1e      	subs	r3, #30
    15d4:	4083      	lsls	r3, r0
    15d6:	4a36      	ldr	r2, [pc, #216]	; (16b0 <configure_usart+0x194>)
    15d8:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    15da:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    15dc:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    15de:	b21b      	sxth	r3, r3
    15e0:	2b00      	cmp	r3, #0
    15e2:	dbfb      	blt.n	15dc <configure_usart+0xc0>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    15e4:	6823      	ldr	r3, [r4, #0]
    15e6:	2202      	movs	r2, #2
    15e8:	4313      	orrs	r3, r2
    15ea:	6023      	str	r3, [r4, #0]
	//! [setup_enable]
	usart_enable(&MyUart02);
	//! [setup_enable]
	
	//! [setup_change_config]
	config_usart.baudrate    = 115200;
    15ec:	23e1      	movs	r3, #225	; 0xe1
    15ee:	025b      	lsls	r3, r3, #9
    15f0:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = USART_RX_3_TX_2_XCK_3;
    15f2:	23c4      	movs	r3, #196	; 0xc4
    15f4:	039b      	lsls	r3, r3, #14
    15f6:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_UNUSED;
    15f8:	2301      	movs	r3, #1
    15fa:	425b      	negs	r3, r3
    15fc:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_UNUSED;
    15fe:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_PA14C_SERCOM2_PAD2;
    1600:	4b30      	ldr	r3, [pc, #192]	; (16c4 <configure_usart+0x1a8>)
    1602:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_PA15C_SERCOM2_PAD3;
    1604:	4b30      	ldr	r3, [pc, #192]	; (16c8 <configure_usart+0x1ac>)
    1606:	930b      	str	r3, [sp, #44]	; 0x2c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&MyUart03,
    1608:	4d30      	ldr	r5, [pc, #192]	; (16cc <configure_usart+0x1b0>)
    160a:	4c26      	ldr	r4, [pc, #152]	; (16a4 <configure_usart+0x188>)
    160c:	466a      	mov	r2, sp
    160e:	4930      	ldr	r1, [pc, #192]	; (16d0 <configure_usart+0x1b4>)
    1610:	0028      	movs	r0, r5
    1612:	47a0      	blx	r4
    1614:	2800      	cmp	r0, #0
    1616:	d1f9      	bne.n	160c <configure_usart+0xf0>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1618:	4d2c      	ldr	r5, [pc, #176]	; (16cc <configure_usart+0x1b0>)
    161a:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    161c:	0020      	movs	r0, r4
    161e:	4b23      	ldr	r3, [pc, #140]	; (16ac <configure_usart+0x190>)
    1620:	4798      	blx	r3
    1622:	231f      	movs	r3, #31
    1624:	4018      	ands	r0, r3
    1626:	3b1e      	subs	r3, #30
    1628:	4083      	lsls	r3, r0
    162a:	4a21      	ldr	r2, [pc, #132]	; (16b0 <configure_usart+0x194>)
    162c:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    162e:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1630:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1632:	b21b      	sxth	r3, r3
    1634:	2b00      	cmp	r3, #0
    1636:	dbfb      	blt.n	1630 <configure_usart+0x114>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    1638:	6823      	ldr	r3, [r4, #0]
    163a:	2202      	movs	r2, #2
    163c:	4313      	orrs	r3, r2
    163e:	6023      	str	r3, [r4, #0]
	//! [setup_enable]
	usart_enable(&MyUart03);
	//! [setup_enable]
	
	//! [setup_change_config]
	config_usart.baudrate    = 9600;
    1640:	2396      	movs	r3, #150	; 0x96
    1642:	019b      	lsls	r3, r3, #6
    1644:	9304      	str	r3, [sp, #16]
	config_usart.mux_setting = USART_RX_1_TX_0_XCK_1 ;
    1646:	2380      	movs	r3, #128	; 0x80
    1648:	035b      	lsls	r3, r3, #13
    164a:	9303      	str	r3, [sp, #12]
	config_usart.pinmux_pad0 = PINMUX_PA08C_SERCOM0_PAD0;
    164c:	4b21      	ldr	r3, [pc, #132]	; (16d4 <configure_usart+0x1b8>)
    164e:	9308      	str	r3, [sp, #32]
	config_usart.pinmux_pad1 = PINMUX_PA09C_SERCOM0_PAD1;
    1650:	4b21      	ldr	r3, [pc, #132]	; (16d8 <configure_usart+0x1bc>)
    1652:	9309      	str	r3, [sp, #36]	; 0x24
	config_usart.pinmux_pad2 = PINMUX_UNUSED;
    1654:	2301      	movs	r3, #1
    1656:	425b      	negs	r3, r3
    1658:	930a      	str	r3, [sp, #40]	; 0x28
	config_usart.pinmux_pad3 = PINMUX_UNUSED;
    165a:	930b      	str	r3, [sp, #44]	; 0x2c
	//! [setup_change_config]

	//! [setup_set_config]
	while (usart_init(&MyUart04,
    165c:	4d1f      	ldr	r5, [pc, #124]	; (16dc <configure_usart+0x1c0>)
    165e:	4c11      	ldr	r4, [pc, #68]	; (16a4 <configure_usart+0x188>)
    1660:	466a      	mov	r2, sp
    1662:	491f      	ldr	r1, [pc, #124]	; (16e0 <configure_usart+0x1c4>)
    1664:	0028      	movs	r0, r5
    1666:	47a0      	blx	r4
    1668:	2800      	cmp	r0, #0
    166a:	d1f9      	bne.n	1660 <configure_usart+0x144>
	SercomUsart *const usart_hw = &(module->hw->USART);
    166c:	4d1b      	ldr	r5, [pc, #108]	; (16dc <configure_usart+0x1c0>)
    166e:	682c      	ldr	r4, [r5, #0]
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1670:	0020      	movs	r0, r4
    1672:	4b0e      	ldr	r3, [pc, #56]	; (16ac <configure_usart+0x190>)
    1674:	4798      	blx	r3
    1676:	231f      	movs	r3, #31
    1678:	4018      	ands	r0, r3
    167a:	3b1e      	subs	r3, #30
    167c:	4083      	lsls	r3, r0
    167e:	4a0c      	ldr	r2, [pc, #48]	; (16b0 <configure_usart+0x194>)
    1680:	6013      	str	r3, [r2, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1682:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1684:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1686:	b21b      	sxth	r3, r3
    1688:	2b00      	cmp	r3, #0
    168a:	dbfb      	blt.n	1684 <configure_usart+0x168>
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    168c:	6823      	ldr	r3, [r4, #0]
    168e:	2202      	movs	r2, #2
    1690:	4313      	orrs	r3, r2
    1692:	6023      	str	r3, [r4, #0]

	//! [setup_enable]
	usart_enable(&MyUart04);
	//! [setup_enable]

}
    1694:	b00d      	add	sp, #52	; 0x34
    1696:	bd30      	pop	{r4, r5, pc}
    1698:	00180002 	.word	0x00180002
    169c:	00190002 	.word	0x00190002
    16a0:	20004084 	.word	0x20004084
    16a4:	00001d05 	.word	0x00001d05
    16a8:	42001400 	.word	0x42001400
    16ac:	00001c75 	.word	0x00001c75
    16b0:	e000e100 	.word	0xe000e100
    16b4:	00120002 	.word	0x00120002
    16b8:	00130002 	.word	0x00130002
    16bc:	20004040 	.word	0x20004040
    16c0:	42000c00 	.word	0x42000c00
    16c4:	000e0002 	.word	0x000e0002
    16c8:	000f0002 	.word	0x000f0002
    16cc:	20004200 	.word	0x20004200
    16d0:	42001000 	.word	0x42001000
    16d4:	00080002 	.word	0x00080002
    16d8:	00090002 	.word	0x00090002
    16dc:	20004228 	.word	0x20004228
    16e0:	42000800 	.word	0x42000800

000016e4 <configure_usart_callbacks>:

void configure_usart_callbacks(void)
{
    16e4:	b510      	push	{r4, lr}
//			usart_read_callback, USART_CALLBACK_BUFFER_RECEIVED);
	
		
//	usart_register_callback(&MyUart03,
//			usart_write_callback, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_register_callback(&MyUart03,
    16e6:	4c06      	ldr	r4, [pc, #24]	; (1700 <configure_usart_callbacks+0x1c>)
    16e8:	2201      	movs	r2, #1
    16ea:	4906      	ldr	r1, [pc, #24]	; (1704 <configure_usart_callbacks+0x20>)
    16ec:	0020      	movs	r0, r4
    16ee:	4b06      	ldr	r3, [pc, #24]	; (1708 <configure_usart_callbacks+0x24>)
    16f0:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Enable callback */
	module->callback_enable_mask |= (1 << callback_type);
    16f2:	2221      	movs	r2, #33	; 0x21
    16f4:	5ca3      	ldrb	r3, [r4, r2]
    16f6:	2102      	movs	r1, #2
    16f8:	430b      	orrs	r3, r1
    16fa:	54a3      	strb	r3, [r4, r2]
	
	
//	usart_enable_callback(&MyUart03, USART_CALLBACK_BUFFER_TRANSMITTED);
	usart_enable_callback(&MyUart03, USART_CALLBACK_BUFFER_RECEIVED);
	//! [setup_enable_callbacks]
}
    16fc:	bd10      	pop	{r4, pc}
    16fe:	46c0      	nop			; (mov r8, r8)
    1700:	20004200 	.word	0x20004200
    1704:	000014f1 	.word	0x000014f1
    1708:	00002089 	.word	0x00002089

0000170c <uTXByte>:
	uTXByte(usart_module, hex_to_ascii(tmp8.HL.L));
}


void uTXByte(struct usart_module *const usart_module, uint8_t tmp_data)
{
    170c:	b510      	push	{r4, lr}
	usart_write_wait(usart_module, tmp_data);
    170e:	b289      	uxth	r1, r1
    1710:	4b01      	ldr	r3, [pc, #4]	; (1718 <uTXByte+0xc>)
    1712:	4798      	blx	r3
}
    1714:	bd10      	pop	{r4, pc}
    1716:	46c0      	nop			; (mov r8, r8)
    1718:	00001f59 	.word	0x00001f59

0000171c <hex_to_ascii>:

unsigned char hex_to_ascii(unsigned char tmp)
{
	if(tmp > 9)
    171c:	2809      	cmp	r0, #9
    171e:	d802      	bhi.n	1726 <hex_to_ascii+0xa>
	{
		return (tmp + 0x37);
	}
	else
	{
		return (tmp + 0x30);
    1720:	3030      	adds	r0, #48	; 0x30
    1722:	b2c0      	uxtb	r0, r0
	}
}
    1724:	4770      	bx	lr
		return (tmp + 0x37);
    1726:	3037      	adds	r0, #55	; 0x37
    1728:	b2c0      	uxtb	r0, r0
    172a:	e7fb      	b.n	1724 <hex_to_ascii+0x8>

0000172c <uart_send_ascii_byte>:
{
    172c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    172e:	0005      	movs	r5, r0
    1730:	000c      	movs	r4, r1
	uTXByte(usart_module, hex_to_ascii(tmp8.HL.H));
    1732:	0908      	lsrs	r0, r1, #4
    1734:	4f06      	ldr	r7, [pc, #24]	; (1750 <uart_send_ascii_byte+0x24>)
    1736:	47b8      	blx	r7
	usart_write_wait(usart_module, tmp_data);
    1738:	b281      	uxth	r1, r0
    173a:	0028      	movs	r0, r5
    173c:	4e05      	ldr	r6, [pc, #20]	; (1754 <uart_send_ascii_byte+0x28>)
    173e:	47b0      	blx	r6
	uTXByte(usart_module, hex_to_ascii(tmp8.HL.L));
    1740:	0720      	lsls	r0, r4, #28
    1742:	0f00      	lsrs	r0, r0, #28
    1744:	47b8      	blx	r7
	usart_write_wait(usart_module, tmp_data);
    1746:	b281      	uxth	r1, r0
    1748:	0028      	movs	r0, r5
    174a:	47b0      	blx	r6
}
    174c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    174e:	46c0      	nop			; (mov r8, r8)
    1750:	0000171d 	.word	0x0000171d
    1754:	00001f59 	.word	0x00001f59

00001758 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
    1758:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
    175a:	2000      	movs	r0, #0
    175c:	4b08      	ldr	r3, [pc, #32]	; (1780 <delay_init+0x28>)
    175e:	4798      	blx	r3
    1760:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
    1762:	4c08      	ldr	r4, [pc, #32]	; (1784 <delay_init+0x2c>)
    1764:	21fa      	movs	r1, #250	; 0xfa
    1766:	0089      	lsls	r1, r1, #2
    1768:	47a0      	blx	r4
    176a:	4b07      	ldr	r3, [pc, #28]	; (1788 <delay_init+0x30>)
    176c:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
    176e:	4907      	ldr	r1, [pc, #28]	; (178c <delay_init+0x34>)
    1770:	0028      	movs	r0, r5
    1772:	47a0      	blx	r4
    1774:	4b06      	ldr	r3, [pc, #24]	; (1790 <delay_init+0x38>)
    1776:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
    1778:	2205      	movs	r2, #5
    177a:	4b06      	ldr	r3, [pc, #24]	; (1794 <delay_init+0x3c>)
    177c:	601a      	str	r2, [r3, #0]
}
    177e:	bd70      	pop	{r4, r5, r6, pc}
    1780:	00002505 	.word	0x00002505
    1784:	00002a01 	.word	0x00002a01
    1788:	20000150 	.word	0x20000150
    178c:	000f4240 	.word	0x000f4240
    1790:	20000154 	.word	0x20000154
    1794:	e000e010 	.word	0xe000e010

00001798 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
    1798:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
    179a:	4b08      	ldr	r3, [pc, #32]	; (17bc <delay_cycles_us+0x24>)
    179c:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
    179e:	4a08      	ldr	r2, [pc, #32]	; (17c0 <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
    17a0:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    17a2:	2180      	movs	r1, #128	; 0x80
    17a4:	0249      	lsls	r1, r1, #9
	while (n--) {
    17a6:	3801      	subs	r0, #1
    17a8:	d307      	bcc.n	17ba <delay_cycles_us+0x22>
	if (n > 0) {
    17aa:	2c00      	cmp	r4, #0
    17ac:	d0fb      	beq.n	17a6 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
    17ae:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
    17b0:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
    17b2:	6813      	ldr	r3, [r2, #0]
    17b4:	420b      	tst	r3, r1
    17b6:	d0fc      	beq.n	17b2 <delay_cycles_us+0x1a>
    17b8:	e7f5      	b.n	17a6 <delay_cycles_us+0xe>
	}
}
    17ba:	bd30      	pop	{r4, r5, pc}
    17bc:	20000154 	.word	0x20000154
    17c0:	e000e010 	.word	0xe000e010

000017c4 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    17c4:	4b0c      	ldr	r3, [pc, #48]	; (17f8 <cpu_irq_enter_critical+0x34>)
    17c6:	681b      	ldr	r3, [r3, #0]
    17c8:	2b00      	cmp	r3, #0
    17ca:	d106      	bne.n	17da <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    17cc:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    17d0:	2b00      	cmp	r3, #0
    17d2:	d007      	beq.n	17e4 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    17d4:	2200      	movs	r2, #0
    17d6:	4b09      	ldr	r3, [pc, #36]	; (17fc <cpu_irq_enter_critical+0x38>)
    17d8:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    17da:	4a07      	ldr	r2, [pc, #28]	; (17f8 <cpu_irq_enter_critical+0x34>)
    17dc:	6813      	ldr	r3, [r2, #0]
    17de:	3301      	adds	r3, #1
    17e0:	6013      	str	r3, [r2, #0]
}
    17e2:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    17e4:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    17e6:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    17ea:	2200      	movs	r2, #0
    17ec:	4b04      	ldr	r3, [pc, #16]	; (1800 <cpu_irq_enter_critical+0x3c>)
    17ee:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    17f0:	3201      	adds	r2, #1
    17f2:	4b02      	ldr	r3, [pc, #8]	; (17fc <cpu_irq_enter_critical+0x38>)
    17f4:	701a      	strb	r2, [r3, #0]
    17f6:	e7f0      	b.n	17da <cpu_irq_enter_critical+0x16>
    17f8:	20000178 	.word	0x20000178
    17fc:	2000017c 	.word	0x2000017c
    1800:	20000158 	.word	0x20000158

00001804 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1804:	4b08      	ldr	r3, [pc, #32]	; (1828 <cpu_irq_leave_critical+0x24>)
    1806:	681a      	ldr	r2, [r3, #0]
    1808:	3a01      	subs	r2, #1
    180a:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    180c:	681b      	ldr	r3, [r3, #0]
    180e:	2b00      	cmp	r3, #0
    1810:	d109      	bne.n	1826 <cpu_irq_leave_critical+0x22>
    1812:	4b06      	ldr	r3, [pc, #24]	; (182c <cpu_irq_leave_critical+0x28>)
    1814:	781b      	ldrb	r3, [r3, #0]
    1816:	2b00      	cmp	r3, #0
    1818:	d005      	beq.n	1826 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    181a:	2201      	movs	r2, #1
    181c:	4b04      	ldr	r3, [pc, #16]	; (1830 <cpu_irq_leave_critical+0x2c>)
    181e:	701a      	strb	r2, [r3, #0]
    1820:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1824:	b662      	cpsie	i
	}
}
    1826:	4770      	bx	lr
    1828:	20000178 	.word	0x20000178
    182c:	2000017c 	.word	0x2000017c
    1830:	20000158 	.word	0x20000158

00001834 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    1834:	b570      	push	{r4, r5, r6, lr}
    1836:	b082      	sub	sp, #8
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
    1838:	ac01      	add	r4, sp, #4
    183a:	2300      	movs	r3, #0
    183c:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    183e:	2201      	movs	r2, #1
    1840:	7062      	strb	r2, [r4, #1]
	config->powersave  = false;
    1842:	70a3      	strb	r3, [r4, #2]
	*/
	
	
	
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	port_pin_set_config(PIN_PA02, &pin_conf);
    1844:	0021      	movs	r1, r4
    1846:	2002      	movs	r0, #2
    1848:	4e12      	ldr	r6, [pc, #72]	; (1894 <system_board_init+0x60>)
    184a:	47b0      	blx	r6

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    184c:	4d12      	ldr	r5, [pc, #72]	; (1898 <system_board_init+0x64>)
    184e:	2304      	movs	r3, #4
    1850:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA02, false);
	
	port_pin_set_config(PIN_PA03, &pin_conf);
    1852:	0021      	movs	r1, r4
    1854:	2003      	movs	r0, #3
    1856:	47b0      	blx	r6
    1858:	2308      	movs	r3, #8
    185a:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA03, false);
	
	port_pin_set_config(PIN_PA04, &pin_conf);
    185c:	0021      	movs	r1, r4
    185e:	2004      	movs	r0, #4
    1860:	47b0      	blx	r6
    1862:	2310      	movs	r3, #16
    1864:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA04, false);
	
	port_pin_set_config(PIN_PA05, &pin_conf);
    1866:	0021      	movs	r1, r4
    1868:	2005      	movs	r0, #5
    186a:	47b0      	blx	r6
    186c:	2320      	movs	r3, #32
    186e:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA05, false);
	
	port_pin_set_config(PIN_PA06, &pin_conf);
    1870:	0021      	movs	r1, r4
    1872:	2006      	movs	r0, #6
    1874:	47b0      	blx	r6
    1876:	2340      	movs	r3, #64	; 0x40
    1878:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA06, false);
	
	port_pin_set_config(PIN_PA07, &pin_conf);
    187a:	0021      	movs	r1, r4
    187c:	2007      	movs	r0, #7
    187e:	47b0      	blx	r6
    1880:	2380      	movs	r3, #128	; 0x80
    1882:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA07, false);
	
	port_pin_set_config(PIN_PA11, &pin_conf);
    1884:	0021      	movs	r1, r4
    1886:	200b      	movs	r0, #11
    1888:	47b0      	blx	r6
    188a:	2380      	movs	r3, #128	; 0x80
    188c:	011b      	lsls	r3, r3, #4
    188e:	616b      	str	r3, [r5, #20]
	port_pin_set_output_level(PIN_PA11, false);

}
    1890:	b002      	add	sp, #8
    1892:	bd70      	pop	{r4, r5, r6, pc}
    1894:	0000189d 	.word	0x0000189d
    1898:	41004400 	.word	0x41004400

0000189c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    189c:	b500      	push	{lr}
    189e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
    18a0:	ab01      	add	r3, sp, #4
    18a2:	2280      	movs	r2, #128	; 0x80
    18a4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    18a6:	780a      	ldrb	r2, [r1, #0]
    18a8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    18aa:	784a      	ldrb	r2, [r1, #1]
    18ac:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    18ae:	788a      	ldrb	r2, [r1, #2]
    18b0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    18b2:	0019      	movs	r1, r3
    18b4:	4b01      	ldr	r3, [pc, #4]	; (18bc <port_pin_set_config+0x20>)
    18b6:	4798      	blx	r3
}
    18b8:	b003      	add	sp, #12
    18ba:	bd00      	pop	{pc}
    18bc:	00002715 	.word	0x00002715

000018c0 <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
    18c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    18c2:	46de      	mov	lr, fp
    18c4:	4657      	mov	r7, sl
    18c6:	464e      	mov	r6, r9
    18c8:	4645      	mov	r5, r8
    18ca:	b5e0      	push	{r5, r6, r7, lr}
    18cc:	b087      	sub	sp, #28
    18ce:	4680      	mov	r8, r0
    18d0:	9104      	str	r1, [sp, #16]
    18d2:	0016      	movs	r6, r2
    18d4:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    18d6:	2200      	movs	r2, #0
    18d8:	2300      	movs	r3, #0
    18da:	2100      	movs	r1, #0
    18dc:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
    18de:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    18e0:	2001      	movs	r0, #1
    18e2:	0021      	movs	r1, r4
    18e4:	9600      	str	r6, [sp, #0]
    18e6:	9701      	str	r7, [sp, #4]
    18e8:	465c      	mov	r4, fp
    18ea:	9403      	str	r4, [sp, #12]
    18ec:	4644      	mov	r4, r8
    18ee:	9405      	str	r4, [sp, #20]
    18f0:	e013      	b.n	191a <long_division+0x5a>
    18f2:	2420      	movs	r4, #32
    18f4:	1a64      	subs	r4, r4, r1
    18f6:	0005      	movs	r5, r0
    18f8:	40e5      	lsrs	r5, r4
    18fa:	46a8      	mov	r8, r5
    18fc:	e014      	b.n	1928 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
    18fe:	9c00      	ldr	r4, [sp, #0]
    1900:	9d01      	ldr	r5, [sp, #4]
    1902:	1b12      	subs	r2, r2, r4
    1904:	41ab      	sbcs	r3, r5
			q |= bit_shift;
    1906:	465c      	mov	r4, fp
    1908:	464d      	mov	r5, r9
    190a:	432c      	orrs	r4, r5
    190c:	46a3      	mov	fp, r4
    190e:	9c03      	ldr	r4, [sp, #12]
    1910:	4645      	mov	r5, r8
    1912:	432c      	orrs	r4, r5
    1914:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
    1916:	3901      	subs	r1, #1
    1918:	d325      	bcc.n	1966 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
    191a:	2420      	movs	r4, #32
    191c:	4264      	negs	r4, r4
    191e:	190c      	adds	r4, r1, r4
    1920:	d4e7      	bmi.n	18f2 <long_division+0x32>
    1922:	0005      	movs	r5, r0
    1924:	40a5      	lsls	r5, r4
    1926:	46a8      	mov	r8, r5
    1928:	0004      	movs	r4, r0
    192a:	408c      	lsls	r4, r1
    192c:	46a1      	mov	r9, r4
		r = r << 1;
    192e:	1892      	adds	r2, r2, r2
    1930:	415b      	adcs	r3, r3
    1932:	0014      	movs	r4, r2
    1934:	001d      	movs	r5, r3
		if (n & bit_shift) {
    1936:	9e05      	ldr	r6, [sp, #20]
    1938:	464f      	mov	r7, r9
    193a:	403e      	ands	r6, r7
    193c:	46b4      	mov	ip, r6
    193e:	9e04      	ldr	r6, [sp, #16]
    1940:	4647      	mov	r7, r8
    1942:	403e      	ands	r6, r7
    1944:	46b2      	mov	sl, r6
    1946:	4666      	mov	r6, ip
    1948:	4657      	mov	r7, sl
    194a:	433e      	orrs	r6, r7
    194c:	d003      	beq.n	1956 <long_division+0x96>
			r |= 0x01;
    194e:	0006      	movs	r6, r0
    1950:	4326      	orrs	r6, r4
    1952:	0032      	movs	r2, r6
    1954:	002b      	movs	r3, r5
		if (r >= d) {
    1956:	9c00      	ldr	r4, [sp, #0]
    1958:	9d01      	ldr	r5, [sp, #4]
    195a:	429d      	cmp	r5, r3
    195c:	d8db      	bhi.n	1916 <long_division+0x56>
    195e:	d1ce      	bne.n	18fe <long_division+0x3e>
    1960:	4294      	cmp	r4, r2
    1962:	d8d8      	bhi.n	1916 <long_division+0x56>
    1964:	e7cb      	b.n	18fe <long_division+0x3e>
    1966:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
    1968:	4658      	mov	r0, fp
    196a:	0019      	movs	r1, r3
    196c:	b007      	add	sp, #28
    196e:	bc3c      	pop	{r2, r3, r4, r5}
    1970:	4690      	mov	r8, r2
    1972:	4699      	mov	r9, r3
    1974:	46a2      	mov	sl, r4
    1976:	46ab      	mov	fp, r5
    1978:	bdf0      	pop	{r4, r5, r6, r7, pc}

0000197a <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    197a:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
    197c:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    197e:	2340      	movs	r3, #64	; 0x40
    1980:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
    1982:	4281      	cmp	r1, r0
    1984:	d202      	bcs.n	198c <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
    1986:	0018      	movs	r0, r3
    1988:	bd10      	pop	{r4, pc}
		baud_calculated++;
    198a:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
    198c:	1a09      	subs	r1, r1, r0
		baud_calculated++;
    198e:	1c63      	adds	r3, r4, #1
    1990:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
    1992:	4288      	cmp	r0, r1
    1994:	d9f9      	bls.n	198a <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1996:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
    1998:	2cff      	cmp	r4, #255	; 0xff
    199a:	d8f4      	bhi.n	1986 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
    199c:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    199e:	2300      	movs	r3, #0
    19a0:	e7f1      	b.n	1986 <_sercom_get_sync_baud_val+0xc>
	...

000019a4 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    19a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    19a6:	b083      	sub	sp, #12
    19a8:	000f      	movs	r7, r1
    19aa:	0016      	movs	r6, r2
    19ac:	aa08      	add	r2, sp, #32
    19ae:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    19b0:	0004      	movs	r4, r0
    19b2:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    19b4:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
    19b6:	42bc      	cmp	r4, r7
    19b8:	d902      	bls.n	19c0 <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
    19ba:	0010      	movs	r0, r2
    19bc:	b003      	add	sp, #12
    19be:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    19c0:	2b00      	cmp	r3, #0
    19c2:	d114      	bne.n	19ee <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    19c4:	0002      	movs	r2, r0
    19c6:	0008      	movs	r0, r1
    19c8:	2100      	movs	r1, #0
    19ca:	4c19      	ldr	r4, [pc, #100]	; (1a30 <_sercom_get_async_baud_val+0x8c>)
    19cc:	47a0      	blx	r4
    19ce:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
    19d0:	003a      	movs	r2, r7
    19d2:	2300      	movs	r3, #0
    19d4:	2000      	movs	r0, #0
    19d6:	4c17      	ldr	r4, [pc, #92]	; (1a34 <_sercom_get_async_baud_val+0x90>)
    19d8:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
    19da:	2200      	movs	r2, #0
    19dc:	2301      	movs	r3, #1
    19de:	1a12      	subs	r2, r2, r0
    19e0:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    19e2:	0c12      	lsrs	r2, r2, #16
    19e4:	041b      	lsls	r3, r3, #16
    19e6:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
    19e8:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
    19ea:	2200      	movs	r2, #0
    19ec:	e7e5      	b.n	19ba <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
    19ee:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    19f0:	2b01      	cmp	r3, #1
    19f2:	d1f9      	bne.n	19e8 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
    19f4:	000a      	movs	r2, r1
    19f6:	2300      	movs	r3, #0
    19f8:	2100      	movs	r1, #0
    19fa:	4c0d      	ldr	r4, [pc, #52]	; (1a30 <_sercom_get_async_baud_val+0x8c>)
    19fc:	47a0      	blx	r4
    19fe:	0002      	movs	r2, r0
    1a00:	000b      	movs	r3, r1
    1a02:	9200      	str	r2, [sp, #0]
    1a04:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
    1a06:	0038      	movs	r0, r7
    1a08:	2100      	movs	r1, #0
    1a0a:	4c0a      	ldr	r4, [pc, #40]	; (1a34 <_sercom_get_async_baud_val+0x90>)
    1a0c:	47a0      	blx	r4
    1a0e:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
    1a10:	2380      	movs	r3, #128	; 0x80
    1a12:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    1a14:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
    1a16:	4298      	cmp	r0, r3
    1a18:	d8cf      	bhi.n	19ba <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
    1a1a:	0f79      	lsrs	r1, r7, #29
    1a1c:	00f8      	lsls	r0, r7, #3
    1a1e:	9a00      	ldr	r2, [sp, #0]
    1a20:	9b01      	ldr	r3, [sp, #4]
    1a22:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
    1a24:	00ea      	lsls	r2, r5, #3
    1a26:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
    1a28:	b2d2      	uxtb	r2, r2
    1a2a:	0352      	lsls	r2, r2, #13
    1a2c:	432a      	orrs	r2, r5
    1a2e:	e7db      	b.n	19e8 <_sercom_get_async_baud_val+0x44>
    1a30:	00002b19 	.word	0x00002b19
    1a34:	000018c1 	.word	0x000018c1

00001a38 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    1a38:	b510      	push	{r4, lr}
    1a3a:	b082      	sub	sp, #8
    1a3c:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    1a3e:	4b0e      	ldr	r3, [pc, #56]	; (1a78 <sercom_set_gclk_generator+0x40>)
    1a40:	781b      	ldrb	r3, [r3, #0]
    1a42:	2b00      	cmp	r3, #0
    1a44:	d007      	beq.n	1a56 <sercom_set_gclk_generator+0x1e>
    1a46:	2900      	cmp	r1, #0
    1a48:	d105      	bne.n	1a56 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    1a4a:	4b0b      	ldr	r3, [pc, #44]	; (1a78 <sercom_set_gclk_generator+0x40>)
    1a4c:	785b      	ldrb	r3, [r3, #1]
    1a4e:	4283      	cmp	r3, r0
    1a50:	d010      	beq.n	1a74 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    1a52:	201d      	movs	r0, #29
    1a54:	e00c      	b.n	1a70 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    1a56:	a901      	add	r1, sp, #4
    1a58:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1a5a:	200c      	movs	r0, #12
    1a5c:	4b07      	ldr	r3, [pc, #28]	; (1a7c <sercom_set_gclk_generator+0x44>)
    1a5e:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1a60:	200c      	movs	r0, #12
    1a62:	4b07      	ldr	r3, [pc, #28]	; (1a80 <sercom_set_gclk_generator+0x48>)
    1a64:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    1a66:	4b04      	ldr	r3, [pc, #16]	; (1a78 <sercom_set_gclk_generator+0x40>)
    1a68:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1a6a:	2201      	movs	r2, #1
    1a6c:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1a6e:	2000      	movs	r0, #0
}
    1a70:	b002      	add	sp, #8
    1a72:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    1a74:	2000      	movs	r0, #0
    1a76:	e7fb      	b.n	1a70 <sercom_set_gclk_generator+0x38>
    1a78:	20000180 	.word	0x20000180
    1a7c:	0000261d 	.word	0x0000261d
    1a80:	00002591 	.word	0x00002591

00001a84 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    1a84:	4b40      	ldr	r3, [pc, #256]	; (1b88 <_sercom_get_default_pad+0x104>)
    1a86:	4298      	cmp	r0, r3
    1a88:	d031      	beq.n	1aee <_sercom_get_default_pad+0x6a>
    1a8a:	d90a      	bls.n	1aa2 <_sercom_get_default_pad+0x1e>
    1a8c:	4b3f      	ldr	r3, [pc, #252]	; (1b8c <_sercom_get_default_pad+0x108>)
    1a8e:	4298      	cmp	r0, r3
    1a90:	d04d      	beq.n	1b2e <_sercom_get_default_pad+0xaa>
    1a92:	4b3f      	ldr	r3, [pc, #252]	; (1b90 <_sercom_get_default_pad+0x10c>)
    1a94:	4298      	cmp	r0, r3
    1a96:	d05a      	beq.n	1b4e <_sercom_get_default_pad+0xca>
    1a98:	4b3e      	ldr	r3, [pc, #248]	; (1b94 <_sercom_get_default_pad+0x110>)
    1a9a:	4298      	cmp	r0, r3
    1a9c:	d037      	beq.n	1b0e <_sercom_get_default_pad+0x8a>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1a9e:	2000      	movs	r0, #0
}
    1aa0:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
    1aa2:	4b3d      	ldr	r3, [pc, #244]	; (1b98 <_sercom_get_default_pad+0x114>)
    1aa4:	4298      	cmp	r0, r3
    1aa6:	d00c      	beq.n	1ac2 <_sercom_get_default_pad+0x3e>
    1aa8:	4b3c      	ldr	r3, [pc, #240]	; (1b9c <_sercom_get_default_pad+0x118>)
    1aaa:	4298      	cmp	r0, r3
    1aac:	d1f7      	bne.n	1a9e <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1aae:	2901      	cmp	r1, #1
    1ab0:	d017      	beq.n	1ae2 <_sercom_get_default_pad+0x5e>
    1ab2:	2900      	cmp	r1, #0
    1ab4:	d05d      	beq.n	1b72 <_sercom_get_default_pad+0xee>
    1ab6:	2902      	cmp	r1, #2
    1ab8:	d015      	beq.n	1ae6 <_sercom_get_default_pad+0x62>
    1aba:	2903      	cmp	r1, #3
    1abc:	d015      	beq.n	1aea <_sercom_get_default_pad+0x66>
	return 0;
    1abe:	2000      	movs	r0, #0
    1ac0:	e7ee      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ac2:	2901      	cmp	r1, #1
    1ac4:	d007      	beq.n	1ad6 <_sercom_get_default_pad+0x52>
    1ac6:	2900      	cmp	r1, #0
    1ac8:	d051      	beq.n	1b6e <_sercom_get_default_pad+0xea>
    1aca:	2902      	cmp	r1, #2
    1acc:	d005      	beq.n	1ada <_sercom_get_default_pad+0x56>
    1ace:	2903      	cmp	r1, #3
    1ad0:	d005      	beq.n	1ade <_sercom_get_default_pad+0x5a>
	return 0;
    1ad2:	2000      	movs	r0, #0
    1ad4:	e7e4      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1ad6:	4832      	ldr	r0, [pc, #200]	; (1ba0 <_sercom_get_default_pad+0x11c>)
    1ad8:	e7e2      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1ada:	4832      	ldr	r0, [pc, #200]	; (1ba4 <_sercom_get_default_pad+0x120>)
    1adc:	e7e0      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1ade:	4832      	ldr	r0, [pc, #200]	; (1ba8 <_sercom_get_default_pad+0x124>)
    1ae0:	e7de      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1ae2:	4832      	ldr	r0, [pc, #200]	; (1bac <_sercom_get_default_pad+0x128>)
    1ae4:	e7dc      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1ae6:	4832      	ldr	r0, [pc, #200]	; (1bb0 <_sercom_get_default_pad+0x12c>)
    1ae8:	e7da      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1aea:	4832      	ldr	r0, [pc, #200]	; (1bb4 <_sercom_get_default_pad+0x130>)
    1aec:	e7d8      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1aee:	2901      	cmp	r1, #1
    1af0:	d007      	beq.n	1b02 <_sercom_get_default_pad+0x7e>
    1af2:	2900      	cmp	r1, #0
    1af4:	d03f      	beq.n	1b76 <_sercom_get_default_pad+0xf2>
    1af6:	2902      	cmp	r1, #2
    1af8:	d005      	beq.n	1b06 <_sercom_get_default_pad+0x82>
    1afa:	2903      	cmp	r1, #3
    1afc:	d005      	beq.n	1b0a <_sercom_get_default_pad+0x86>
	return 0;
    1afe:	2000      	movs	r0, #0
    1b00:	e7ce      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b02:	482d      	ldr	r0, [pc, #180]	; (1bb8 <_sercom_get_default_pad+0x134>)
    1b04:	e7cc      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b06:	482d      	ldr	r0, [pc, #180]	; (1bbc <_sercom_get_default_pad+0x138>)
    1b08:	e7ca      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b0a:	482d      	ldr	r0, [pc, #180]	; (1bc0 <_sercom_get_default_pad+0x13c>)
    1b0c:	e7c8      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b0e:	2901      	cmp	r1, #1
    1b10:	d007      	beq.n	1b22 <_sercom_get_default_pad+0x9e>
    1b12:	2900      	cmp	r1, #0
    1b14:	d031      	beq.n	1b7a <_sercom_get_default_pad+0xf6>
    1b16:	2902      	cmp	r1, #2
    1b18:	d005      	beq.n	1b26 <_sercom_get_default_pad+0xa2>
    1b1a:	2903      	cmp	r1, #3
    1b1c:	d005      	beq.n	1b2a <_sercom_get_default_pad+0xa6>
	return 0;
    1b1e:	2000      	movs	r0, #0
    1b20:	e7be      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b22:	4828      	ldr	r0, [pc, #160]	; (1bc4 <_sercom_get_default_pad+0x140>)
    1b24:	e7bc      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b26:	4828      	ldr	r0, [pc, #160]	; (1bc8 <_sercom_get_default_pad+0x144>)
    1b28:	e7ba      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b2a:	4828      	ldr	r0, [pc, #160]	; (1bcc <_sercom_get_default_pad+0x148>)
    1b2c:	e7b8      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b2e:	2901      	cmp	r1, #1
    1b30:	d007      	beq.n	1b42 <_sercom_get_default_pad+0xbe>
    1b32:	2900      	cmp	r1, #0
    1b34:	d023      	beq.n	1b7e <_sercom_get_default_pad+0xfa>
    1b36:	2902      	cmp	r1, #2
    1b38:	d005      	beq.n	1b46 <_sercom_get_default_pad+0xc2>
    1b3a:	2903      	cmp	r1, #3
    1b3c:	d005      	beq.n	1b4a <_sercom_get_default_pad+0xc6>
	return 0;
    1b3e:	2000      	movs	r0, #0
    1b40:	e7ae      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b42:	4823      	ldr	r0, [pc, #140]	; (1bd0 <_sercom_get_default_pad+0x14c>)
    1b44:	e7ac      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b46:	4823      	ldr	r0, [pc, #140]	; (1bd4 <_sercom_get_default_pad+0x150>)
    1b48:	e7aa      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b4a:	4823      	ldr	r0, [pc, #140]	; (1bd8 <_sercom_get_default_pad+0x154>)
    1b4c:	e7a8      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b4e:	2901      	cmp	r1, #1
    1b50:	d007      	beq.n	1b62 <_sercom_get_default_pad+0xde>
    1b52:	2900      	cmp	r1, #0
    1b54:	d015      	beq.n	1b82 <_sercom_get_default_pad+0xfe>
    1b56:	2902      	cmp	r1, #2
    1b58:	d005      	beq.n	1b66 <_sercom_get_default_pad+0xe2>
    1b5a:	2903      	cmp	r1, #3
    1b5c:	d005      	beq.n	1b6a <_sercom_get_default_pad+0xe6>
	return 0;
    1b5e:	2000      	movs	r0, #0
    1b60:	e79e      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1b62:	481e      	ldr	r0, [pc, #120]	; (1bdc <_sercom_get_default_pad+0x158>)
    1b64:	e79c      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b66:	481e      	ldr	r0, [pc, #120]	; (1be0 <_sercom_get_default_pad+0x15c>)
    1b68:	e79a      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b6a:	481e      	ldr	r0, [pc, #120]	; (1be4 <_sercom_get_default_pad+0x160>)
    1b6c:	e798      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b6e:	481e      	ldr	r0, [pc, #120]	; (1be8 <_sercom_get_default_pad+0x164>)
    1b70:	e796      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b72:	2003      	movs	r0, #3
    1b74:	e794      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b76:	481d      	ldr	r0, [pc, #116]	; (1bec <_sercom_get_default_pad+0x168>)
    1b78:	e792      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b7a:	481d      	ldr	r0, [pc, #116]	; (1bf0 <_sercom_get_default_pad+0x16c>)
    1b7c:	e790      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b7e:	481d      	ldr	r0, [pc, #116]	; (1bf4 <_sercom_get_default_pad+0x170>)
    1b80:	e78e      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b82:	481d      	ldr	r0, [pc, #116]	; (1bf8 <_sercom_get_default_pad+0x174>)
    1b84:	e78c      	b.n	1aa0 <_sercom_get_default_pad+0x1c>
    1b86:	46c0      	nop			; (mov r8, r8)
    1b88:	42001000 	.word	0x42001000
    1b8c:	42001800 	.word	0x42001800
    1b90:	42001c00 	.word	0x42001c00
    1b94:	42001400 	.word	0x42001400
    1b98:	42000800 	.word	0x42000800
    1b9c:	42000c00 	.word	0x42000c00
    1ba0:	00050003 	.word	0x00050003
    1ba4:	00060003 	.word	0x00060003
    1ba8:	00070003 	.word	0x00070003
    1bac:	00010003 	.word	0x00010003
    1bb0:	001e0003 	.word	0x001e0003
    1bb4:	001f0003 	.word	0x001f0003
    1bb8:	00090003 	.word	0x00090003
    1bbc:	000a0003 	.word	0x000a0003
    1bc0:	000b0003 	.word	0x000b0003
    1bc4:	00110003 	.word	0x00110003
    1bc8:	00120003 	.word	0x00120003
    1bcc:	00130003 	.word	0x00130003
    1bd0:	000d0003 	.word	0x000d0003
    1bd4:	000e0003 	.word	0x000e0003
    1bd8:	000f0003 	.word	0x000f0003
    1bdc:	00170003 	.word	0x00170003
    1be0:	00180003 	.word	0x00180003
    1be4:	00190003 	.word	0x00190003
    1be8:	00040003 	.word	0x00040003
    1bec:	00080003 	.word	0x00080003
    1bf0:	00100003 	.word	0x00100003
    1bf4:	000c0003 	.word	0x000c0003
    1bf8:	00160003 	.word	0x00160003

00001bfc <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1bfc:	b530      	push	{r4, r5, lr}
    1bfe:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1c00:	4b0b      	ldr	r3, [pc, #44]	; (1c30 <_sercom_get_sercom_inst_index+0x34>)
    1c02:	466a      	mov	r2, sp
    1c04:	cb32      	ldmia	r3!, {r1, r4, r5}
    1c06:	c232      	stmia	r2!, {r1, r4, r5}
    1c08:	cb32      	ldmia	r3!, {r1, r4, r5}
    1c0a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    1c0c:	9b00      	ldr	r3, [sp, #0]
    1c0e:	4283      	cmp	r3, r0
    1c10:	d00b      	beq.n	1c2a <_sercom_get_sercom_inst_index+0x2e>
    1c12:	2301      	movs	r3, #1
    1c14:	009a      	lsls	r2, r3, #2
    1c16:	4669      	mov	r1, sp
    1c18:	5852      	ldr	r2, [r2, r1]
    1c1a:	4282      	cmp	r2, r0
    1c1c:	d006      	beq.n	1c2c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c1e:	3301      	adds	r3, #1
    1c20:	2b06      	cmp	r3, #6
    1c22:	d1f7      	bne.n	1c14 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1c24:	2000      	movs	r0, #0
}
    1c26:	b007      	add	sp, #28
    1c28:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c2a:	2300      	movs	r3, #0
			return i;
    1c2c:	b2d8      	uxtb	r0, r3
    1c2e:	e7fa      	b.n	1c26 <_sercom_get_sercom_inst_index+0x2a>
    1c30:	00003074 	.word	0x00003074

00001c34 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1c34:	4770      	bx	lr
	...

00001c38 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1c38:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    1c3a:	4b0a      	ldr	r3, [pc, #40]	; (1c64 <_sercom_set_handler+0x2c>)
    1c3c:	781b      	ldrb	r3, [r3, #0]
    1c3e:	2b00      	cmp	r3, #0
    1c40:	d10c      	bne.n	1c5c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1c42:	4f09      	ldr	r7, [pc, #36]	; (1c68 <_sercom_set_handler+0x30>)
    1c44:	4e09      	ldr	r6, [pc, #36]	; (1c6c <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1c46:	4d0a      	ldr	r5, [pc, #40]	; (1c70 <_sercom_set_handler+0x38>)
    1c48:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1c4a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    1c4c:	195a      	adds	r2, r3, r5
    1c4e:	6014      	str	r4, [r2, #0]
    1c50:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1c52:	2b18      	cmp	r3, #24
    1c54:	d1f9      	bne.n	1c4a <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1c56:	2201      	movs	r2, #1
    1c58:	4b02      	ldr	r3, [pc, #8]	; (1c64 <_sercom_set_handler+0x2c>)
    1c5a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    1c5c:	0080      	lsls	r0, r0, #2
    1c5e:	4b02      	ldr	r3, [pc, #8]	; (1c68 <_sercom_set_handler+0x30>)
    1c60:	50c1      	str	r1, [r0, r3]
}
    1c62:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1c64:	20000182 	.word	0x20000182
    1c68:	20000184 	.word	0x20000184
    1c6c:	00001c35 	.word	0x00001c35
    1c70:	200042b8 	.word	0x200042b8

00001c74 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    1c74:	b500      	push	{lr}
    1c76:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1c78:	2307      	movs	r3, #7
    1c7a:	466a      	mov	r2, sp
    1c7c:	7013      	strb	r3, [r2, #0]
    1c7e:	3301      	adds	r3, #1
    1c80:	7053      	strb	r3, [r2, #1]
    1c82:	3301      	adds	r3, #1
    1c84:	7093      	strb	r3, [r2, #2]
    1c86:	3301      	adds	r3, #1
    1c88:	70d3      	strb	r3, [r2, #3]
    1c8a:	3301      	adds	r3, #1
    1c8c:	7113      	strb	r3, [r2, #4]
    1c8e:	3301      	adds	r3, #1
    1c90:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1c92:	4b03      	ldr	r3, [pc, #12]	; (1ca0 <_sercom_get_interrupt_vector+0x2c>)
    1c94:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    1c96:	466b      	mov	r3, sp
    1c98:	5618      	ldrsb	r0, [r3, r0]
}
    1c9a:	b003      	add	sp, #12
    1c9c:	bd00      	pop	{pc}
    1c9e:	46c0      	nop			; (mov r8, r8)
    1ca0:	00001bfd 	.word	0x00001bfd

00001ca4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1ca4:	b510      	push	{r4, lr}
    1ca6:	4b02      	ldr	r3, [pc, #8]	; (1cb0 <SERCOM0_Handler+0xc>)
    1ca8:	681b      	ldr	r3, [r3, #0]
    1caa:	2000      	movs	r0, #0
    1cac:	4798      	blx	r3
    1cae:	bd10      	pop	{r4, pc}
    1cb0:	20000184 	.word	0x20000184

00001cb4 <SERCOM1_Handler>:
    1cb4:	b510      	push	{r4, lr}
    1cb6:	4b02      	ldr	r3, [pc, #8]	; (1cc0 <SERCOM1_Handler+0xc>)
    1cb8:	685b      	ldr	r3, [r3, #4]
    1cba:	2001      	movs	r0, #1
    1cbc:	4798      	blx	r3
    1cbe:	bd10      	pop	{r4, pc}
    1cc0:	20000184 	.word	0x20000184

00001cc4 <SERCOM2_Handler>:
    1cc4:	b510      	push	{r4, lr}
    1cc6:	4b02      	ldr	r3, [pc, #8]	; (1cd0 <SERCOM2_Handler+0xc>)
    1cc8:	689b      	ldr	r3, [r3, #8]
    1cca:	2002      	movs	r0, #2
    1ccc:	4798      	blx	r3
    1cce:	bd10      	pop	{r4, pc}
    1cd0:	20000184 	.word	0x20000184

00001cd4 <SERCOM3_Handler>:
    1cd4:	b510      	push	{r4, lr}
    1cd6:	4b02      	ldr	r3, [pc, #8]	; (1ce0 <SERCOM3_Handler+0xc>)
    1cd8:	68db      	ldr	r3, [r3, #12]
    1cda:	2003      	movs	r0, #3
    1cdc:	4798      	blx	r3
    1cde:	bd10      	pop	{r4, pc}
    1ce0:	20000184 	.word	0x20000184

00001ce4 <SERCOM4_Handler>:
    1ce4:	b510      	push	{r4, lr}
    1ce6:	4b02      	ldr	r3, [pc, #8]	; (1cf0 <SERCOM4_Handler+0xc>)
    1ce8:	691b      	ldr	r3, [r3, #16]
    1cea:	2004      	movs	r0, #4
    1cec:	4798      	blx	r3
    1cee:	bd10      	pop	{r4, pc}
    1cf0:	20000184 	.word	0x20000184

00001cf4 <SERCOM5_Handler>:
    1cf4:	b510      	push	{r4, lr}
    1cf6:	4b02      	ldr	r3, [pc, #8]	; (1d00 <SERCOM5_Handler+0xc>)
    1cf8:	695b      	ldr	r3, [r3, #20]
    1cfa:	2005      	movs	r0, #5
    1cfc:	4798      	blx	r3
    1cfe:	bd10      	pop	{r4, pc}
    1d00:	20000184 	.word	0x20000184

00001d04 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1d04:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d06:	46de      	mov	lr, fp
    1d08:	4657      	mov	r7, sl
    1d0a:	464e      	mov	r6, r9
    1d0c:	4645      	mov	r5, r8
    1d0e:	b5e0      	push	{r5, r6, r7, lr}
    1d10:	b08d      	sub	sp, #52	; 0x34
    1d12:	0005      	movs	r5, r0
    1d14:	000c      	movs	r4, r1
    1d16:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1d18:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1d1a:	0008      	movs	r0, r1
    1d1c:	4b80      	ldr	r3, [pc, #512]	; (1f20 <usart_init+0x21c>)
    1d1e:	4798      	blx	r3
    1d20:	0002      	movs	r2, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1d22:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    1d24:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1d26:	07db      	lsls	r3, r3, #31
    1d28:	d506      	bpl.n	1d38 <usart_init+0x34>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1d2a:	b00d      	add	sp, #52	; 0x34
    1d2c:	bc3c      	pop	{r2, r3, r4, r5}
    1d2e:	4690      	mov	r8, r2
    1d30:	4699      	mov	r9, r3
    1d32:	46a2      	mov	sl, r4
    1d34:	46ab      	mov	fp, r5
    1d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1d38:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    1d3a:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1d3c:	079b      	lsls	r3, r3, #30
    1d3e:	d4f4      	bmi.n	1d2a <usart_init+0x26>
    1d40:	4978      	ldr	r1, [pc, #480]	; (1f24 <usart_init+0x220>)
    1d42:	6a08      	ldr	r0, [r1, #32]
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    1d44:	1c97      	adds	r7, r2, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    1d46:	2301      	movs	r3, #1
    1d48:	40bb      	lsls	r3, r7
    1d4a:	4303      	orrs	r3, r0
    1d4c:	620b      	str	r3, [r1, #32]
	gclk_chan_conf.source_generator = config->generator_source;
    1d4e:	a90b      	add	r1, sp, #44	; 0x2c
    1d50:	7f73      	ldrb	r3, [r6, #29]
    1d52:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1d54:	320d      	adds	r2, #13
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    1d56:	b2d7      	uxtb	r7, r2
    1d58:	0038      	movs	r0, r7
    1d5a:	4b73      	ldr	r3, [pc, #460]	; (1f28 <usart_init+0x224>)
    1d5c:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1d5e:	0038      	movs	r0, r7
    1d60:	4b72      	ldr	r3, [pc, #456]	; (1f2c <usart_init+0x228>)
    1d62:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    1d64:	7f70      	ldrb	r0, [r6, #29]
    1d66:	2100      	movs	r1, #0
    1d68:	4b71      	ldr	r3, [pc, #452]	; (1f30 <usart_init+0x22c>)
    1d6a:	4798      	blx	r3
	module->character_size = config->character_size;
    1d6c:	7af3      	ldrb	r3, [r6, #11]
    1d6e:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1d70:	7d33      	ldrb	r3, [r6, #20]
    1d72:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    1d74:	7d73      	ldrb	r3, [r6, #21]
    1d76:	71eb      	strb	r3, [r5, #7]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1d78:	682b      	ldr	r3, [r5, #0]
    1d7a:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1d7c:	0018      	movs	r0, r3
    1d7e:	4b68      	ldr	r3, [pc, #416]	; (1f20 <usart_init+0x21c>)
    1d80:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1d82:	300d      	adds	r0, #13
	uint16_t baud  = 0;
    1d84:	2200      	movs	r2, #0
    1d86:	230e      	movs	r3, #14
    1d88:	a902      	add	r1, sp, #8
    1d8a:	468c      	mov	ip, r1
    1d8c:	4463      	add	r3, ip
    1d8e:	801a      	strh	r2, [r3, #0]
	ctrla = (uint32_t)config->data_order |
    1d90:	6833      	ldr	r3, [r6, #0]
    1d92:	9303      	str	r3, [sp, #12]
		(uint32_t)config->mux_setting |
    1d94:	68f3      	ldr	r3, [r6, #12]
    1d96:	469a      	mov	sl, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1d98:	7db3      	ldrb	r3, [r6, #22]
    1d9a:	469b      	mov	fp, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1d9c:	6873      	ldr	r3, [r6, #4]
    1d9e:	4699      	mov	r9, r3
	switch (transfer_mode)
    1da0:	2b00      	cmp	r3, #0
    1da2:	d014      	beq.n	1dce <usart_init+0xca>
    1da4:	2380      	movs	r3, #128	; 0x80
    1da6:	055b      	lsls	r3, r3, #21
    1da8:	4599      	cmp	r9, r3
    1daa:	d130      	bne.n	1e0e <usart_init+0x10a>
			if (!config->use_external_clock) {
    1dac:	7df3      	ldrb	r3, [r6, #23]
    1dae:	2b00      	cmp	r3, #0
    1db0:	d131      	bne.n	1e16 <usart_init+0x112>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    1db2:	6933      	ldr	r3, [r6, #16]
    1db4:	001f      	movs	r7, r3
    1db6:	b2c0      	uxtb	r0, r0
    1db8:	4b5e      	ldr	r3, [pc, #376]	; (1f34 <usart_init+0x230>)
    1dba:	4798      	blx	r3
    1dbc:	0001      	movs	r1, r0
    1dbe:	220e      	movs	r2, #14
    1dc0:	ab02      	add	r3, sp, #8
    1dc2:	469c      	mov	ip, r3
    1dc4:	4462      	add	r2, ip
    1dc6:	0038      	movs	r0, r7
    1dc8:	4b5b      	ldr	r3, [pc, #364]	; (1f38 <usart_init+0x234>)
    1dca:	4798      	blx	r3
    1dcc:	e020      	b.n	1e10 <usart_init+0x10c>
			if (config->use_external_clock) {
    1dce:	7df3      	ldrb	r3, [r6, #23]
    1dd0:	2b00      	cmp	r3, #0
    1dd2:	d00b      	beq.n	1dec <usart_init+0xe8>
				status_code =
    1dd4:	2310      	movs	r3, #16
    1dd6:	9300      	str	r3, [sp, #0]
    1dd8:	2300      	movs	r3, #0
    1dda:	220e      	movs	r2, #14
    1ddc:	a902      	add	r1, sp, #8
    1dde:	468c      	mov	ip, r1
    1de0:	4462      	add	r2, ip
    1de2:	69b1      	ldr	r1, [r6, #24]
    1de4:	6930      	ldr	r0, [r6, #16]
    1de6:	4f55      	ldr	r7, [pc, #340]	; (1f3c <usart_init+0x238>)
    1de8:	47b8      	blx	r7
    1dea:	e011      	b.n	1e10 <usart_init+0x10c>
						_sercom_get_async_baud_val(config->baudrate,
    1dec:	6933      	ldr	r3, [r6, #16]
    1dee:	001f      	movs	r7, r3
    1df0:	b2c0      	uxtb	r0, r0
    1df2:	4b50      	ldr	r3, [pc, #320]	; (1f34 <usart_init+0x230>)
    1df4:	4798      	blx	r3
    1df6:	0001      	movs	r1, r0
				status_code =
    1df8:	2310      	movs	r3, #16
    1dfa:	9300      	str	r3, [sp, #0]
    1dfc:	2300      	movs	r3, #0
    1dfe:	220e      	movs	r2, #14
    1e00:	a802      	add	r0, sp, #8
    1e02:	4684      	mov	ip, r0
    1e04:	4462      	add	r2, ip
    1e06:	0038      	movs	r0, r7
    1e08:	4f4c      	ldr	r7, [pc, #304]	; (1f3c <usart_init+0x238>)
    1e0a:	47b8      	blx	r7
    1e0c:	e000      	b.n	1e10 <usart_init+0x10c>
	enum status_code status_code = STATUS_OK;
    1e0e:	2000      	movs	r0, #0
	if (status_code != STATUS_OK) {
    1e10:	2800      	cmp	r0, #0
    1e12:	d000      	beq.n	1e16 <usart_init+0x112>
    1e14:	e789      	b.n	1d2a <usart_init+0x26>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e16:	682a      	ldr	r2, [r5, #0]
    1e18:	9f03      	ldr	r7, [sp, #12]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1e1a:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1e1c:	b21b      	sxth	r3, r3
    1e1e:	2b00      	cmp	r3, #0
    1e20:	dbfb      	blt.n	1e1a <usart_init+0x116>
	usart_hw->BAUD.reg = baud;
    1e22:	230e      	movs	r3, #14
    1e24:	aa02      	add	r2, sp, #8
    1e26:	4694      	mov	ip, r2
    1e28:	4463      	add	r3, ip
    1e2a:	881b      	ldrh	r3, [r3, #0]
    1e2c:	4642      	mov	r2, r8
    1e2e:	8153      	strh	r3, [r2, #10]
	ctrla |= transfer_mode;
    1e30:	4653      	mov	r3, sl
    1e32:	431f      	orrs	r7, r3
    1e34:	464b      	mov	r3, r9
    1e36:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    1e38:	465b      	mov	r3, fp
    1e3a:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    1e3c:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1e3e:	7df3      	ldrb	r3, [r6, #23]
    1e40:	2b00      	cmp	r3, #0
    1e42:	d101      	bne.n	1e48 <usart_init+0x144>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1e44:	3304      	adds	r3, #4
    1e46:	431f      	orrs	r7, r3
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1e48:	7d31      	ldrb	r1, [r6, #20]
    1e4a:	0449      	lsls	r1, r1, #17
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    1e4c:	7d73      	ldrb	r3, [r6, #21]
    1e4e:	041b      	lsls	r3, r3, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    1e50:	430b      	orrs	r3, r1
	ctrlb |= (uint32_t)config->character_size;
    1e52:	7ab1      	ldrb	r1, [r6, #10]
    1e54:	7af2      	ldrb	r2, [r6, #11]
    1e56:	4311      	orrs	r1, r2
    1e58:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    1e5a:	8933      	ldrh	r3, [r6, #8]
    1e5c:	2bff      	cmp	r3, #255	; 0xff
    1e5e:	d003      	beq.n	1e68 <usart_init+0x164>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    1e60:	2280      	movs	r2, #128	; 0x80
    1e62:	0452      	lsls	r2, r2, #17
    1e64:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    1e66:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    1e68:	7f33      	ldrb	r3, [r6, #28]
    1e6a:	2b00      	cmp	r3, #0
    1e6c:	d103      	bne.n	1e76 <usart_init+0x172>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1e6e:	4b34      	ldr	r3, [pc, #208]	; (1f40 <usart_init+0x23c>)
    1e70:	789b      	ldrb	r3, [r3, #2]
    1e72:	079b      	lsls	r3, r3, #30
    1e74:	d501      	bpl.n	1e7a <usart_init+0x176>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    1e76:	2380      	movs	r3, #128	; 0x80
    1e78:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e7a:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1e7c:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1e7e:	b21b      	sxth	r3, r3
    1e80:	2b00      	cmp	r3, #0
    1e82:	dbfb      	blt.n	1e7c <usart_init+0x178>
	usart_hw->CTRLB.reg = ctrlb;
    1e84:	4643      	mov	r3, r8
    1e86:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    1e88:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1e8a:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1e8c:	b21b      	sxth	r3, r3
    1e8e:	2b00      	cmp	r3, #0
    1e90:	dbfb      	blt.n	1e8a <usart_init+0x186>
	usart_hw->CTRLA.reg = ctrla;
    1e92:	4643      	mov	r3, r8
    1e94:	601f      	str	r7, [r3, #0]
    1e96:	ab0a      	add	r3, sp, #40	; 0x28
    1e98:	2280      	movs	r2, #128	; 0x80
    1e9a:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1e9c:	2200      	movs	r2, #0
    1e9e:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1ea0:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    1ea2:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    1ea4:	6a33      	ldr	r3, [r6, #32]
    1ea6:	9306      	str	r3, [sp, #24]
    1ea8:	6a73      	ldr	r3, [r6, #36]	; 0x24
    1eaa:	9307      	str	r3, [sp, #28]
    1eac:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    1eae:	9308      	str	r3, [sp, #32]
    1eb0:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    1eb2:	9303      	str	r3, [sp, #12]
    1eb4:	9309      	str	r3, [sp, #36]	; 0x24
    1eb6:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1eb8:	ae06      	add	r6, sp, #24
    1eba:	e006      	b.n	1eca <usart_init+0x1c6>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1ebc:	0020      	movs	r0, r4
    1ebe:	4b21      	ldr	r3, [pc, #132]	; (1f44 <usart_init+0x240>)
    1ec0:	4798      	blx	r3
    1ec2:	e007      	b.n	1ed4 <usart_init+0x1d0>
    1ec4:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    1ec6:	2f04      	cmp	r7, #4
    1ec8:	d00d      	beq.n	1ee6 <usart_init+0x1e2>
    1eca:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1ecc:	00bb      	lsls	r3, r7, #2
    1ece:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    1ed0:	2800      	cmp	r0, #0
    1ed2:	d0f3      	beq.n	1ebc <usart_init+0x1b8>
		if (current_pinmux != PINMUX_UNUSED) {
    1ed4:	1c43      	adds	r3, r0, #1
    1ed6:	d0f5      	beq.n	1ec4 <usart_init+0x1c0>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1ed8:	a90a      	add	r1, sp, #40	; 0x28
    1eda:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1edc:	0c00      	lsrs	r0, r0, #16
    1ede:	b2c0      	uxtb	r0, r0
    1ee0:	4b19      	ldr	r3, [pc, #100]	; (1f48 <usart_init+0x244>)
    1ee2:	4798      	blx	r3
    1ee4:	e7ee      	b.n	1ec4 <usart_init+0x1c0>
		module->callback[i]            = NULL;
    1ee6:	2300      	movs	r3, #0
    1ee8:	60ab      	str	r3, [r5, #8]
    1eea:	60eb      	str	r3, [r5, #12]
    1eec:	612b      	str	r3, [r5, #16]
	module->tx_buffer_ptr              = NULL;
    1eee:	61ab      	str	r3, [r5, #24]
	module->rx_buffer_ptr              = NULL;
    1ef0:	616b      	str	r3, [r5, #20]
	module->remaining_tx_buffer_length = 0x0000;
    1ef2:	2200      	movs	r2, #0
    1ef4:	83eb      	strh	r3, [r5, #30]
	module->remaining_rx_buffer_length = 0x0000;
    1ef6:	83ab      	strh	r3, [r5, #28]
	module->callback_reg_mask          = 0x00;
    1ef8:	3320      	adds	r3, #32
    1efa:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    1efc:	3301      	adds	r3, #1
    1efe:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    1f00:	3301      	adds	r3, #1
    1f02:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1f04:	3301      	adds	r3, #1
    1f06:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1f08:	6828      	ldr	r0, [r5, #0]
    1f0a:	4b05      	ldr	r3, [pc, #20]	; (1f20 <usart_init+0x21c>)
    1f0c:	4798      	blx	r3
    1f0e:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    1f10:	490e      	ldr	r1, [pc, #56]	; (1f4c <usart_init+0x248>)
    1f12:	4b0f      	ldr	r3, [pc, #60]	; (1f50 <usart_init+0x24c>)
    1f14:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1f16:	00a4      	lsls	r4, r4, #2
    1f18:	4b0e      	ldr	r3, [pc, #56]	; (1f54 <usart_init+0x250>)
    1f1a:	50e5      	str	r5, [r4, r3]
	return status_code;
    1f1c:	2000      	movs	r0, #0
    1f1e:	e704      	b.n	1d2a <usart_init+0x26>
    1f20:	00001bfd 	.word	0x00001bfd
    1f24:	40000400 	.word	0x40000400
    1f28:	0000261d 	.word	0x0000261d
    1f2c:	00002591 	.word	0x00002591
    1f30:	00001a39 	.word	0x00001a39
    1f34:	00002639 	.word	0x00002639
    1f38:	0000197b 	.word	0x0000197b
    1f3c:	000019a5 	.word	0x000019a5
    1f40:	41002000 	.word	0x41002000
    1f44:	00001a85 	.word	0x00001a85
    1f48:	00002715 	.word	0x00002715
    1f4c:	000020c1 	.word	0x000020c1
    1f50:	00001c39 	.word	0x00001c39
    1f54:	200042b8 	.word	0x200042b8

00001f58 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1f58:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1f5a:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1f5c:	2a00      	cmp	r2, #0
    1f5e:	d101      	bne.n	1f64 <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1f60:	0018      	movs	r0, r3
    1f62:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    1f64:	8bc2      	ldrh	r2, [r0, #30]
    1f66:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1f68:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1f6a:	2a00      	cmp	r2, #0
    1f6c:	d1f8      	bne.n	1f60 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1f6e:	6802      	ldr	r2, [r0, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1f70:	8a13      	ldrh	r3, [r2, #16]
	while (usart_is_syncing(module)) {
    1f72:	b21b      	sxth	r3, r3
    1f74:	2b00      	cmp	r3, #0
    1f76:	dbfb      	blt.n	1f70 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    1f78:	8311      	strh	r1, [r2, #24]
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    1f7a:	2102      	movs	r1, #2
    1f7c:	7b93      	ldrb	r3, [r2, #14]
    1f7e:	420b      	tst	r3, r1
    1f80:	d0fc      	beq.n	1f7c <usart_write_wait+0x24>
	return STATUS_OK;
    1f82:	2300      	movs	r3, #0
    1f84:	e7ec      	b.n	1f60 <usart_write_wait+0x8>
	...

00001f88 <usart_write_buffer_wait>:
 */
enum status_code usart_write_buffer_wait(
		struct usart_module *const module,
		const uint8_t *tx_data,
		uint16_t length)
{
    1f88:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f8a:	46ce      	mov	lr, r9
    1f8c:	4647      	mov	r7, r8
    1f8e:	b580      	push	{r7, lr}
    1f90:	b083      	sub	sp, #12
    1f92:	0005      	movs	r5, r0
    1f94:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1f96:	2017      	movs	r0, #23
	if (length == 0) {
    1f98:	2a00      	cmp	r2, #0
    1f9a:	d104      	bne.n	1fa6 <usart_write_buffer_wait+0x1e>
			return STATUS_ERR_TIMEOUT;
		}
	}

	return STATUS_OK;
}
    1f9c:	b003      	add	sp, #12
    1f9e:	bc0c      	pop	{r2, r3}
    1fa0:	4690      	mov	r8, r2
    1fa2:	4699      	mov	r9, r3
    1fa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->transmitter_enabled)) {
    1fa6:	79eb      	ldrb	r3, [r5, #7]
		return STATUS_ERR_DENIED;
    1fa8:	3005      	adds	r0, #5
	if (!(module->transmitter_enabled)) {
    1faa:	2b00      	cmp	r3, #0
    1fac:	d0f6      	beq.n	1f9c <usart_write_buffer_wait+0x14>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1fae:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    1fb0:	8a23      	ldrh	r3, [r4, #16]
	while (usart_is_syncing(module)) {
    1fb2:	b21b      	sxth	r3, r3
    1fb4:	2b00      	cmp	r3, #0
    1fb6:	dbfb      	blt.n	1fb0 <usart_write_buffer_wait+0x28>
	while (length--) {
    1fb8:	3a01      	subs	r2, #1
    1fba:	b293      	uxth	r3, r2
    1fbc:	4699      	mov	r9, r3
    1fbe:	2600      	movs	r6, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1fc0:	2701      	movs	r7, #1
	while (length--) {
    1fc2:	4b20      	ldr	r3, [pc, #128]	; (2044 <STACK_SIZE+0x44>)
    1fc4:	4698      	mov	r8, r3
    1fc6:	e011      	b.n	1fec <usart_write_buffer_wait+0x64>
		uint16_t data_to_send = tx_data[tx_pos++];
    1fc8:	1c73      	adds	r3, r6, #1
    1fca:	b29b      	uxth	r3, r3
    1fcc:	9a01      	ldr	r2, [sp, #4]
    1fce:	5d91      	ldrb	r1, [r2, r6]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1fd0:	796a      	ldrb	r2, [r5, #5]
    1fd2:	2a01      	cmp	r2, #1
    1fd4:	d017      	beq.n	2006 <STACK_SIZE+0x6>
		uint16_t data_to_send = tx_data[tx_pos++];
    1fd6:	b289      	uxth	r1, r1
    1fd8:	001e      	movs	r6, r3
		usart_write_wait(module, data_to_send);
    1fda:	0028      	movs	r0, r5
    1fdc:	4b1a      	ldr	r3, [pc, #104]	; (2048 <STACK_SIZE+0x48>)
    1fde:	4798      	blx	r3
	while (length--) {
    1fe0:	464b      	mov	r3, r9
    1fe2:	3b01      	subs	r3, #1
    1fe4:	b29b      	uxth	r3, r3
    1fe6:	4699      	mov	r9, r3
    1fe8:	4543      	cmp	r3, r8
    1fea:	d013      	beq.n	2014 <STACK_SIZE+0x14>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) {
    1fec:	7ba3      	ldrb	r3, [r4, #14]
    1fee:	423b      	tst	r3, r7
    1ff0:	d1ea      	bne.n	1fc8 <usart_write_buffer_wait+0x40>
    1ff2:	4b14      	ldr	r3, [pc, #80]	; (2044 <STACK_SIZE+0x44>)
    1ff4:	7ba2      	ldrb	r2, [r4, #14]
    1ff6:	423a      	tst	r2, r7
    1ff8:	d1e6      	bne.n	1fc8 <usart_write_buffer_wait+0x40>
			} else if (i == USART_TIMEOUT) {
    1ffa:	2b01      	cmp	r3, #1
    1ffc:	d019      	beq.n	2032 <STACK_SIZE+0x32>
    1ffe:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    2000:	2b00      	cmp	r3, #0
    2002:	d1f7      	bne.n	1ff4 <usart_write_buffer_wait+0x6c>
    2004:	e7e0      	b.n	1fc8 <usart_write_buffer_wait+0x40>
			data_to_send |= (tx_data[tx_pos++] << 8);
    2006:	3602      	adds	r6, #2
    2008:	b2b6      	uxth	r6, r6
    200a:	9a01      	ldr	r2, [sp, #4]
    200c:	5cd3      	ldrb	r3, [r2, r3]
    200e:	021b      	lsls	r3, r3, #8
    2010:	4319      	orrs	r1, r3
    2012:	e7e2      	b.n	1fda <usart_write_buffer_wait+0x52>
		if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) {
    2014:	7ba3      	ldrb	r3, [r4, #14]
    2016:	079b      	lsls	r3, r3, #30
    2018:	d40d      	bmi.n	2036 <STACK_SIZE+0x36>
    201a:	4b0a      	ldr	r3, [pc, #40]	; (2044 <STACK_SIZE+0x44>)
    201c:	2102      	movs	r1, #2
    201e:	7ba2      	ldrb	r2, [r4, #14]
    2020:	420a      	tst	r2, r1
    2022:	d10a      	bne.n	203a <STACK_SIZE+0x3a>
		} else if (i == USART_TIMEOUT) {
    2024:	2b01      	cmp	r3, #1
    2026:	d00a      	beq.n	203e <STACK_SIZE+0x3e>
    2028:	3b01      	subs	r3, #1
	for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    202a:	2b00      	cmp	r3, #0
    202c:	d1f7      	bne.n	201e <STACK_SIZE+0x1e>
	return STATUS_OK;
    202e:	2000      	movs	r0, #0
    2030:	e7b4      	b.n	1f9c <usart_write_buffer_wait+0x14>
				return STATUS_ERR_TIMEOUT;
    2032:	2012      	movs	r0, #18
    2034:	e7b2      	b.n	1f9c <usart_write_buffer_wait+0x14>
	return STATUS_OK;
    2036:	2000      	movs	r0, #0
    2038:	e7b0      	b.n	1f9c <usart_write_buffer_wait+0x14>
    203a:	2000      	movs	r0, #0
    203c:	e7ae      	b.n	1f9c <usart_write_buffer_wait+0x14>
			return STATUS_ERR_TIMEOUT;
    203e:	2012      	movs	r0, #18
    2040:	e7ac      	b.n	1f9c <usart_write_buffer_wait+0x14>
    2042:	46c0      	nop			; (mov r8, r8)
    2044:	0000ffff 	.word	0x0000ffff
    2048:	00001f59 	.word	0x00001f59

0000204c <_usart_read_buffer>:
 */
enum status_code _usart_read_buffer(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    204c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    204e:	0006      	movs	r6, r0
    2050:	000c      	movs	r4, r1
    2052:	0015      	movs	r5, r2
	Assert(module);
	Assert(module->hw);
	Assert(rx_data);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2054:	6807      	ldr	r7, [r0, #0]
	cpu_irq_enter_critical();
    2056:	4b0a      	ldr	r3, [pc, #40]	; (2080 <_usart_read_buffer+0x34>)
    2058:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Check if the USART receiver is busy */
	if (module->remaining_rx_buffer_length > 0) {
    205a:	8bb3      	ldrh	r3, [r6, #28]
    205c:	b29b      	uxth	r3, r3
    205e:	2b00      	cmp	r3, #0
    2060:	d003      	beq.n	206a <_usart_read_buffer+0x1e>
	cpu_irq_leave_critical();
    2062:	4b08      	ldr	r3, [pc, #32]	; (2084 <_usart_read_buffer+0x38>)
    2064:	4798      	blx	r3
		system_interrupt_leave_critical_section();
		return STATUS_BUSY;
    2066:	2005      	movs	r0, #5
		usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXS;
	}
#endif

	return STATUS_OK;
}
    2068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	module->remaining_rx_buffer_length = length;
    206a:	83b5      	strh	r5, [r6, #28]
    206c:	4b05      	ldr	r3, [pc, #20]	; (2084 <_usart_read_buffer+0x38>)
    206e:	4798      	blx	r3
	module->rx_buffer_ptr              = rx_data;
    2070:	6174      	str	r4, [r6, #20]
	module->rx_status                  = STATUS_BUSY;
    2072:	2205      	movs	r2, #5
    2074:	2322      	movs	r3, #34	; 0x22
    2076:	54f2      	strb	r2, [r6, r3]
	usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_RXC;
    2078:	3b1e      	subs	r3, #30
    207a:	737b      	strb	r3, [r7, #13]
	return STATUS_OK;
    207c:	2000      	movs	r0, #0
    207e:	e7f3      	b.n	2068 <_usart_read_buffer+0x1c>
    2080:	000017c5 	.word	0x000017c5
    2084:	00001805 	.word	0x00001805

00002088 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    2088:	1c93      	adds	r3, r2, #2
    208a:	009b      	lsls	r3, r3, #2
    208c:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    208e:	2120      	movs	r1, #32
    2090:	2301      	movs	r3, #1
    2092:	4093      	lsls	r3, r2
    2094:	001a      	movs	r2, r3
    2096:	5c43      	ldrb	r3, [r0, r1]
    2098:	4313      	orrs	r3, r2
    209a:	5443      	strb	r3, [r0, r1]
}
    209c:	4770      	bx	lr
	...

000020a0 <usart_read_buffer_job>:
 */
enum status_code usart_read_buffer_job(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    20a0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(rx_data);

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    20a2:	2317      	movs	r3, #23
	if (length == 0) {
    20a4:	2a00      	cmp	r2, #0
    20a6:	d101      	bne.n	20ac <usart_read_buffer_job+0xc>
		return STATUS_ERR_DENIED;
	}

	/* Issue internal asynchronous read */
	return _usart_read_buffer(module, rx_data, length);
}
    20a8:	0018      	movs	r0, r3
    20aa:	bd10      	pop	{r4, pc}
	if (!(module->receiver_enabled)) {
    20ac:	7984      	ldrb	r4, [r0, #6]
		return STATUS_ERR_DENIED;
    20ae:	3305      	adds	r3, #5
	if (!(module->receiver_enabled)) {
    20b0:	2c00      	cmp	r4, #0
    20b2:	d0f9      	beq.n	20a8 <usart_read_buffer_job+0x8>
	return _usart_read_buffer(module, rx_data, length);
    20b4:	4b01      	ldr	r3, [pc, #4]	; (20bc <usart_read_buffer_job+0x1c>)
    20b6:	4798      	blx	r3
    20b8:	0003      	movs	r3, r0
    20ba:	e7f5      	b.n	20a8 <usart_read_buffer_job+0x8>
    20bc:	0000204d 	.word	0x0000204d

000020c0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    20c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    20c2:	0080      	lsls	r0, r0, #2
    20c4:	4b46      	ldr	r3, [pc, #280]	; (21e0 <_usart_interrupt_handler+0x120>)
    20c6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    20c8:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->STATUS.reg & SERCOM_USART_STATUS_SYNCBUSY);
    20ca:	8a23      	ldrh	r3, [r4, #16]
	while (usart_is_syncing(module)) {
    20cc:	b21b      	sxth	r3, r3
    20ce:	2b00      	cmp	r3, #0
    20d0:	dbfb      	blt.n	20ca <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    20d2:	7ba3      	ldrb	r3, [r4, #14]
	interrupt_status &= usart_hw->INTENSET.reg;
    20d4:	7b66      	ldrb	r6, [r4, #13]
    20d6:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    20d8:	2320      	movs	r3, #32
    20da:	5ceb      	ldrb	r3, [r5, r3]
    20dc:	2221      	movs	r2, #33	; 0x21
    20de:	5caf      	ldrb	r7, [r5, r2]
    20e0:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    20e2:	07f3      	lsls	r3, r6, #31
    20e4:	d522      	bpl.n	212c <_usart_interrupt_handler+0x6c>
		if (module->remaining_tx_buffer_length) {
    20e6:	8beb      	ldrh	r3, [r5, #30]
    20e8:	b29b      	uxth	r3, r3
    20ea:	2b00      	cmp	r3, #0
    20ec:	d01c      	beq.n	2128 <_usart_interrupt_handler+0x68>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    20ee:	69aa      	ldr	r2, [r5, #24]
    20f0:	7813      	ldrb	r3, [r2, #0]
    20f2:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    20f4:	1c51      	adds	r1, r2, #1
    20f6:	61a9      	str	r1, [r5, #24]

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    20f8:	7969      	ldrb	r1, [r5, #5]
    20fa:	2901      	cmp	r1, #1
    20fc:	d00e      	beq.n	211c <_usart_interrupt_handler+0x5c>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    20fe:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    2100:	05db      	lsls	r3, r3, #23
    2102:	0ddb      	lsrs	r3, r3, #23
    2104:	8323      	strh	r3, [r4, #24]

			if (--(module->remaining_tx_buffer_length) == 0) {
    2106:	8beb      	ldrh	r3, [r5, #30]
    2108:	3b01      	subs	r3, #1
    210a:	b29b      	uxth	r3, r3
    210c:	83eb      	strh	r3, [r5, #30]
    210e:	2b00      	cmp	r3, #0
    2110:	d10c      	bne.n	212c <_usart_interrupt_handler+0x6c>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2112:	3301      	adds	r3, #1
    2114:	7323      	strb	r3, [r4, #12]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    2116:	3301      	adds	r3, #1
    2118:	7363      	strb	r3, [r4, #13]
    211a:	e007      	b.n	212c <_usart_interrupt_handler+0x6c>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    211c:	7851      	ldrb	r1, [r2, #1]
    211e:	0209      	lsls	r1, r1, #8
    2120:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    2122:	3202      	adds	r2, #2
    2124:	61aa      	str	r2, [r5, #24]
    2126:	e7eb      	b.n	2100 <_usart_interrupt_handler+0x40>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    2128:	2301      	movs	r3, #1
    212a:	7323      	strb	r3, [r4, #12]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    212c:	07b3      	lsls	r3, r6, #30
    212e:	d506      	bpl.n	213e <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    2130:	2302      	movs	r3, #2
    2132:	7323      	strb	r3, [r4, #12]
		module->tx_status = STATUS_OK;
    2134:	2200      	movs	r2, #0
    2136:	3321      	adds	r3, #33	; 0x21
    2138:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    213a:	07fb      	lsls	r3, r7, #31
    213c:	d416      	bmi.n	216c <_usart_interrupt_handler+0xac>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    213e:	0773      	lsls	r3, r6, #29
    2140:	d54d      	bpl.n	21de <_usart_interrupt_handler+0x11e>

		if (module->remaining_rx_buffer_length) {
    2142:	8bab      	ldrh	r3, [r5, #28]
    2144:	b29b      	uxth	r3, r3
    2146:	2b00      	cmp	r3, #0
    2148:	d047      	beq.n	21da <_usart_interrupt_handler+0x11a>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    214a:	8a23      	ldrh	r3, [r4, #16]
    214c:	b2db      	uxtb	r3, r3
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    214e:	075a      	lsls	r2, r3, #29
    2150:	d020      	beq.n	2194 <_usart_interrupt_handler+0xd4>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    2152:	079a      	lsls	r2, r3, #30
    2154:	d50e      	bpl.n	2174 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    2156:	221a      	movs	r2, #26
    2158:	2322      	movs	r3, #34	; 0x22
    215a:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    215c:	3b20      	subs	r3, #32
    215e:	8223      	strh	r3, [r4, #16]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    2160:	077b      	lsls	r3, r7, #29
    2162:	d53c      	bpl.n	21de <_usart_interrupt_handler+0x11e>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    2164:	692b      	ldr	r3, [r5, #16]
    2166:	0028      	movs	r0, r5
    2168:	4798      	blx	r3
    216a:	e038      	b.n	21de <_usart_interrupt_handler+0x11e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    216c:	0028      	movs	r0, r5
    216e:	68ab      	ldr	r3, [r5, #8]
    2170:	4798      	blx	r3
    2172:	e7e4      	b.n	213e <_usart_interrupt_handler+0x7e>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    2174:	075a      	lsls	r2, r3, #29
    2176:	d505      	bpl.n	2184 <_usart_interrupt_handler+0xc4>
					module->rx_status = STATUS_ERR_OVERFLOW;
    2178:	221e      	movs	r2, #30
    217a:	2322      	movs	r3, #34	; 0x22
    217c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    217e:	3b1e      	subs	r3, #30
    2180:	8223      	strh	r3, [r4, #16]
    2182:	e7ed      	b.n	2160 <_usart_interrupt_handler+0xa0>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    2184:	07db      	lsls	r3, r3, #31
    2186:	d5eb      	bpl.n	2160 <_usart_interrupt_handler+0xa0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    2188:	2213      	movs	r2, #19
    218a:	2322      	movs	r3, #34	; 0x22
    218c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    218e:	3b21      	subs	r3, #33	; 0x21
    2190:	8223      	strh	r3, [r4, #16]
    2192:	e7e5      	b.n	2160 <_usart_interrupt_handler+0xa0>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    2194:	8b23      	ldrh	r3, [r4, #24]
    2196:	05db      	lsls	r3, r3, #23
    2198:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    219a:	b2da      	uxtb	r2, r3
    219c:	6969      	ldr	r1, [r5, #20]
    219e:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    21a0:	696a      	ldr	r2, [r5, #20]
    21a2:	1c51      	adds	r1, r2, #1
    21a4:	6169      	str	r1, [r5, #20]

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    21a6:	7969      	ldrb	r1, [r5, #5]
    21a8:	2901      	cmp	r1, #1
    21aa:	d010      	beq.n	21ce <_usart_interrupt_handler+0x10e>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    21ac:	8bab      	ldrh	r3, [r5, #28]
    21ae:	3b01      	subs	r3, #1
    21b0:	b29b      	uxth	r3, r3
    21b2:	83ab      	strh	r3, [r5, #28]
    21b4:	2b00      	cmp	r3, #0
    21b6:	d112      	bne.n	21de <_usart_interrupt_handler+0x11e>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    21b8:	3304      	adds	r3, #4
    21ba:	7323      	strb	r3, [r4, #12]
					module->rx_status = STATUS_OK;
    21bc:	2200      	movs	r2, #0
    21be:	331e      	adds	r3, #30
    21c0:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    21c2:	07bb      	lsls	r3, r7, #30
    21c4:	d50b      	bpl.n	21de <_usart_interrupt_handler+0x11e>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    21c6:	68eb      	ldr	r3, [r5, #12]
    21c8:	0028      	movs	r0, r5
    21ca:	4798      	blx	r3
    21cc:	e007      	b.n	21de <_usart_interrupt_handler+0x11e>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    21ce:	0a1b      	lsrs	r3, r3, #8
    21d0:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    21d2:	696b      	ldr	r3, [r5, #20]
    21d4:	3301      	adds	r3, #1
    21d6:	616b      	str	r3, [r5, #20]
    21d8:	e7e8      	b.n	21ac <_usart_interrupt_handler+0xec>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    21da:	2304      	movs	r3, #4
    21dc:	7323      	strb	r3, [r4, #12]
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    21de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    21e0:	200042b8 	.word	0x200042b8

000021e4 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    21e4:	b510      	push	{r4, lr}
	switch (clock_source) {
    21e6:	2807      	cmp	r0, #7
    21e8:	d803      	bhi.n	21f2 <system_clock_source_get_hz+0xe>
    21ea:	0080      	lsls	r0, r0, #2
    21ec:	4b16      	ldr	r3, [pc, #88]	; (2248 <system_clock_source_get_hz+0x64>)
    21ee:	581b      	ldr	r3, [r3, r0]
    21f0:	469f      	mov	pc, r3
		}

		return 48000000UL;

	default:
		return 0;
    21f2:	2000      	movs	r0, #0
    21f4:	e027      	b.n	2246 <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc.frequency;
    21f6:	4b15      	ldr	r3, [pc, #84]	; (224c <system_clock_source_get_hz+0x68>)
    21f8:	68d8      	ldr	r0, [r3, #12]
    21fa:	e024      	b.n	2246 <system_clock_source_get_hz+0x62>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    21fc:	4b14      	ldr	r3, [pc, #80]	; (2250 <system_clock_source_get_hz+0x6c>)
    21fe:	6a1b      	ldr	r3, [r3, #32]
    2200:	059b      	lsls	r3, r3, #22
    2202:	0f9b      	lsrs	r3, r3, #30
    2204:	4813      	ldr	r0, [pc, #76]	; (2254 <system_clock_source_get_hz+0x70>)
    2206:	40d8      	lsrs	r0, r3
    2208:	e01d      	b.n	2246 <system_clock_source_get_hz+0x62>
		return _system_clock_inst.xosc32k.frequency;
    220a:	4b10      	ldr	r3, [pc, #64]	; (224c <system_clock_source_get_hz+0x68>)
    220c:	6918      	ldr	r0, [r3, #16]
    220e:	e01a      	b.n	2246 <system_clock_source_get_hz+0x62>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2210:	4b0e      	ldr	r3, [pc, #56]	; (224c <system_clock_source_get_hz+0x68>)
    2212:	681b      	ldr	r3, [r3, #0]
			return 0;
    2214:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    2216:	079b      	lsls	r3, r3, #30
    2218:	d515      	bpl.n	2246 <system_clock_source_get_hz+0x62>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    221a:	490d      	ldr	r1, [pc, #52]	; (2250 <system_clock_source_get_hz+0x6c>)
    221c:	2210      	movs	r2, #16
    221e:	68cb      	ldr	r3, [r1, #12]
    2220:	421a      	tst	r2, r3
    2222:	d0fc      	beq.n	221e <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    2224:	4b09      	ldr	r3, [pc, #36]	; (224c <system_clock_source_get_hz+0x68>)
    2226:	681b      	ldr	r3, [r3, #0]
    2228:	075b      	lsls	r3, r3, #29
    222a:	d401      	bmi.n	2230 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    222c:	480a      	ldr	r0, [pc, #40]	; (2258 <system_clock_source_get_hz+0x74>)
    222e:	e00a      	b.n	2246 <system_clock_source_get_hz+0x62>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    2230:	2000      	movs	r0, #0
    2232:	4b0a      	ldr	r3, [pc, #40]	; (225c <system_clock_source_get_hz+0x78>)
    2234:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    2236:	4b05      	ldr	r3, [pc, #20]	; (224c <system_clock_source_get_hz+0x68>)
    2238:	689b      	ldr	r3, [r3, #8]
    223a:	041b      	lsls	r3, r3, #16
    223c:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    223e:	4358      	muls	r0, r3
    2240:	e001      	b.n	2246 <system_clock_source_get_hz+0x62>
		return 32768UL;
    2242:	2080      	movs	r0, #128	; 0x80
    2244:	0200      	lsls	r0, r0, #8
	}
}
    2246:	bd10      	pop	{r4, pc}
    2248:	0000308c 	.word	0x0000308c
    224c:	2000019c 	.word	0x2000019c
    2250:	40000800 	.word	0x40000800
    2254:	007a1200 	.word	0x007a1200
    2258:	02dc6c00 	.word	0x02dc6c00
    225c:	00002639 	.word	0x00002639

00002260 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    2260:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    2262:	490c      	ldr	r1, [pc, #48]	; (2294 <system_clock_source_osc8m_set_config+0x34>)
    2264:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    2266:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    2268:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    226a:	7840      	ldrb	r0, [r0, #1]
    226c:	2201      	movs	r2, #1
    226e:	4010      	ands	r0, r2
    2270:	0180      	lsls	r0, r0, #6
    2272:	2640      	movs	r6, #64	; 0x40
    2274:	43b3      	bics	r3, r6
    2276:	4303      	orrs	r3, r0
    2278:	402a      	ands	r2, r5
    227a:	01d2      	lsls	r2, r2, #7
    227c:	2080      	movs	r0, #128	; 0x80
    227e:	4383      	bics	r3, r0
    2280:	4313      	orrs	r3, r2
    2282:	2203      	movs	r2, #3
    2284:	4022      	ands	r2, r4
    2286:	0212      	lsls	r2, r2, #8
    2288:	4803      	ldr	r0, [pc, #12]	; (2298 <system_clock_source_osc8m_set_config+0x38>)
    228a:	4003      	ands	r3, r0
    228c:	4313      	orrs	r3, r2
    228e:	620b      	str	r3, [r1, #32]
}
    2290:	bd70      	pop	{r4, r5, r6, pc}
    2292:	46c0      	nop			; (mov r8, r8)
    2294:	40000800 	.word	0x40000800
    2298:	fffffcff 	.word	0xfffffcff

0000229c <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    229c:	2807      	cmp	r0, #7
    229e:	d803      	bhi.n	22a8 <system_clock_source_enable+0xc>
    22a0:	0080      	lsls	r0, r0, #2
    22a2:	4b1e      	ldr	r3, [pc, #120]	; (231c <system_clock_source_enable+0x80>)
    22a4:	581b      	ldr	r3, [r3, r0]
    22a6:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    22a8:	2017      	movs	r0, #23
    22aa:	e036      	b.n	231a <system_clock_source_enable+0x7e>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    22ac:	4a1c      	ldr	r2, [pc, #112]	; (2320 <system_clock_source_enable+0x84>)
    22ae:	6a13      	ldr	r3, [r2, #32]
    22b0:	2102      	movs	r1, #2
    22b2:	430b      	orrs	r3, r1
    22b4:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    22b6:	2000      	movs	r0, #0
    22b8:	e02f      	b.n	231a <system_clock_source_enable+0x7e>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    22ba:	4a19      	ldr	r2, [pc, #100]	; (2320 <system_clock_source_enable+0x84>)
    22bc:	6993      	ldr	r3, [r2, #24]
    22be:	2102      	movs	r1, #2
    22c0:	430b      	orrs	r3, r1
    22c2:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    22c4:	2000      	movs	r0, #0
		break;
    22c6:	e028      	b.n	231a <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    22c8:	4a15      	ldr	r2, [pc, #84]	; (2320 <system_clock_source_enable+0x84>)
    22ca:	8a13      	ldrh	r3, [r2, #16]
    22cc:	2102      	movs	r1, #2
    22ce:	430b      	orrs	r3, r1
    22d0:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    22d2:	2000      	movs	r0, #0
		break;
    22d4:	e021      	b.n	231a <system_clock_source_enable+0x7e>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    22d6:	4a12      	ldr	r2, [pc, #72]	; (2320 <system_clock_source_enable+0x84>)
    22d8:	8a93      	ldrh	r3, [r2, #20]
    22da:	2102      	movs	r1, #2
    22dc:	430b      	orrs	r3, r1
    22de:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    22e0:	2000      	movs	r0, #0
		break;
    22e2:	e01a      	b.n	231a <system_clock_source_enable+0x7e>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    22e4:	4b0f      	ldr	r3, [pc, #60]	; (2324 <system_clock_source_enable+0x88>)
    22e6:	681a      	ldr	r2, [r3, #0]
    22e8:	2102      	movs	r1, #2
    22ea:	430a      	orrs	r2, r1
    22ec:	601a      	str	r2, [r3, #0]
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    22ee:	681b      	ldr	r3, [r3, #0]
    22f0:	4a0d      	ldr	r2, [pc, #52]	; (2328 <system_clock_source_enable+0x8c>)
    22f2:	4013      	ands	r3, r2
    22f4:	4a0a      	ldr	r2, [pc, #40]	; (2320 <system_clock_source_enable+0x84>)
    22f6:	8493      	strh	r3, [r2, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    22f8:	0011      	movs	r1, r2
    22fa:	2210      	movs	r2, #16
    22fc:	68cb      	ldr	r3, [r1, #12]
    22fe:	421a      	tst	r2, r3
    2300:	d0fc      	beq.n	22fc <system_clock_source_enable+0x60>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2302:	4a08      	ldr	r2, [pc, #32]	; (2324 <system_clock_source_enable+0x88>)
    2304:	6891      	ldr	r1, [r2, #8]
    2306:	4b06      	ldr	r3, [pc, #24]	; (2320 <system_clock_source_enable+0x84>)
    2308:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    230a:	6851      	ldr	r1, [r2, #4]
    230c:	6299      	str	r1, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    230e:	6812      	ldr	r2, [r2, #0]
    2310:	b292      	uxth	r2, r2
    2312:	849a      	strh	r2, [r3, #36]	; 0x24
	return STATUS_OK;
    2314:	2000      	movs	r0, #0
    2316:	e000      	b.n	231a <system_clock_source_enable+0x7e>
		return STATUS_OK;
    2318:	2000      	movs	r0, #0
}
    231a:	4770      	bx	lr
    231c:	000030ac 	.word	0x000030ac
    2320:	40000800 	.word	0x40000800
    2324:	2000019c 	.word	0x2000019c
    2328:	0000ff7f 	.word	0x0000ff7f

0000232c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    232c:	b5f0      	push	{r4, r5, r6, r7, lr}
    232e:	46c6      	mov	lr, r8
    2330:	b500      	push	{lr}
    2332:	b084      	sub	sp, #16
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2334:	22c2      	movs	r2, #194	; 0xc2
    2336:	00d2      	lsls	r2, r2, #3
    2338:	4b21      	ldr	r3, [pc, #132]	; (23c0 <system_clock_init+0x94>)
    233a:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    233c:	4a21      	ldr	r2, [pc, #132]	; (23c4 <system_clock_init+0x98>)
    233e:	6853      	ldr	r3, [r2, #4]
    2340:	211e      	movs	r1, #30
    2342:	438b      	bics	r3, r1
    2344:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    2346:	2302      	movs	r3, #2
    2348:	466a      	mov	r2, sp
    234a:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    234c:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    234e:	4d1e      	ldr	r5, [pc, #120]	; (23c8 <system_clock_init+0x9c>)
    2350:	b2e0      	uxtb	r0, r4
    2352:	4669      	mov	r1, sp
    2354:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2356:	3401      	adds	r4, #1
    2358:	2c1c      	cmp	r4, #28
    235a:	d1f9      	bne.n	2350 <system_clock_init+0x24>
	config->run_in_standby  = false;
    235c:	a803      	add	r0, sp, #12
    235e:	2400      	movs	r4, #0
    2360:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    2362:	2301      	movs	r3, #1
    2364:	4698      	mov	r8, r3
    2366:	7083      	strb	r3, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    2368:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    236a:	4b18      	ldr	r3, [pc, #96]	; (23cc <system_clock_init+0xa0>)
    236c:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    236e:	2006      	movs	r0, #6
    2370:	4b17      	ldr	r3, [pc, #92]	; (23d0 <system_clock_init+0xa4>)
    2372:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    2374:	4b17      	ldr	r3, [pc, #92]	; (23d4 <system_clock_init+0xa8>)
    2376:	4798      	blx	r3
	config->high_when_disabled = false;
    2378:	466b      	mov	r3, sp
    237a:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    237c:	2706      	movs	r7, #6
    237e:	701f      	strb	r7, [r3, #0]
	config->run_in_standby     = false;
    2380:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    2382:	725c      	strb	r4, [r3, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    2384:	2308      	movs	r3, #8
    2386:	9301      	str	r3, [sp, #4]
    2388:	4669      	mov	r1, sp
    238a:	2001      	movs	r0, #1
    238c:	4e12      	ldr	r6, [pc, #72]	; (23d8 <system_clock_init+0xac>)
    238e:	47b0      	blx	r6
    2390:	2001      	movs	r0, #1
    2392:	4d12      	ldr	r5, [pc, #72]	; (23dc <system_clock_init+0xb0>)
    2394:	47a8      	blx	r5
	PM->CPUSEL.reg = (uint32_t)divider;
    2396:	4b12      	ldr	r3, [pc, #72]	; (23e0 <system_clock_init+0xb4>)
    2398:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    239a:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    239c:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    239e:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    23a0:	4643      	mov	r3, r8
    23a2:	9301      	str	r3, [sp, #4]
	config->high_when_disabled = false;
    23a4:	466b      	mov	r3, sp
    23a6:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    23a8:	701f      	strb	r7, [r3, #0]
	config->run_in_standby     = false;
    23aa:	721c      	strb	r4, [r3, #8]
	config->output_enable      = false;
    23ac:	725c      	strb	r4, [r3, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    23ae:	4669      	mov	r1, sp
    23b0:	2000      	movs	r0, #0
    23b2:	47b0      	blx	r6
    23b4:	2000      	movs	r0, #0
    23b6:	47a8      	blx	r5
#endif
}
    23b8:	b004      	add	sp, #16
    23ba:	bc04      	pop	{r2}
    23bc:	4690      	mov	r8, r2
    23be:	bdf0      	pop	{r4, r5, r6, r7, pc}
    23c0:	40000800 	.word	0x40000800
    23c4:	41004000 	.word	0x41004000
    23c8:	0000261d 	.word	0x0000261d
    23cc:	00002261 	.word	0x00002261
    23d0:	0000229d 	.word	0x0000229d
    23d4:	000023e5 	.word	0x000023e5
    23d8:	00002409 	.word	0x00002409
    23dc:	000024c1 	.word	0x000024c1
    23e0:	40000400 	.word	0x40000400

000023e4 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    23e4:	4a06      	ldr	r2, [pc, #24]	; (2400 <system_gclk_init+0x1c>)
    23e6:	6993      	ldr	r3, [r2, #24]
    23e8:	2108      	movs	r1, #8
    23ea:	430b      	orrs	r3, r1
    23ec:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    23ee:	2201      	movs	r2, #1
    23f0:	4b04      	ldr	r3, [pc, #16]	; (2404 <system_gclk_init+0x20>)
    23f2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    23f4:	0019      	movs	r1, r3
    23f6:	780b      	ldrb	r3, [r1, #0]
    23f8:	4213      	tst	r3, r2
    23fa:	d1fc      	bne.n	23f6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    23fc:	4770      	bx	lr
    23fe:	46c0      	nop			; (mov r8, r8)
    2400:	40000400 	.word	0x40000400
    2404:	40000c00 	.word	0x40000c00

00002408 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2408:	b570      	push	{r4, r5, r6, lr}
    240a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    240c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    240e:	780d      	ldrb	r5, [r1, #0]
    2410:	022d      	lsls	r5, r5, #8
    2412:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2414:	784b      	ldrb	r3, [r1, #1]
    2416:	2b00      	cmp	r3, #0
    2418:	d002      	beq.n	2420 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    241a:	2380      	movs	r3, #128	; 0x80
    241c:	02db      	lsls	r3, r3, #11
    241e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2420:	7a4b      	ldrb	r3, [r1, #9]
    2422:	2b00      	cmp	r3, #0
    2424:	d002      	beq.n	242c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2426:	2380      	movs	r3, #128	; 0x80
    2428:	031b      	lsls	r3, r3, #12
    242a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    242c:	6848      	ldr	r0, [r1, #4]
    242e:	2801      	cmp	r0, #1
    2430:	d910      	bls.n	2454 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2432:	1e43      	subs	r3, r0, #1
    2434:	4218      	tst	r0, r3
    2436:	d134      	bne.n	24a2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2438:	2802      	cmp	r0, #2
    243a:	d930      	bls.n	249e <system_gclk_gen_set_config+0x96>
    243c:	2302      	movs	r3, #2
    243e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2440:	3201      	adds	r2, #1
						mask <<= 1) {
    2442:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2444:	4298      	cmp	r0, r3
    2446:	d8fb      	bhi.n	2440 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2448:	0212      	lsls	r2, r2, #8
    244a:	4332      	orrs	r2, r6
    244c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    244e:	2380      	movs	r3, #128	; 0x80
    2450:	035b      	lsls	r3, r3, #13
    2452:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2454:	7a0b      	ldrb	r3, [r1, #8]
    2456:	2b00      	cmp	r3, #0
    2458:	d002      	beq.n	2460 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    245a:	2380      	movs	r3, #128	; 0x80
    245c:	039b      	lsls	r3, r3, #14
    245e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2460:	4a13      	ldr	r2, [pc, #76]	; (24b0 <system_gclk_gen_set_config+0xa8>)
    2462:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2464:	b25b      	sxtb	r3, r3
    2466:	2b00      	cmp	r3, #0
    2468:	dbfb      	blt.n	2462 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    246a:	4b12      	ldr	r3, [pc, #72]	; (24b4 <system_gclk_gen_set_config+0xac>)
    246c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    246e:	4b12      	ldr	r3, [pc, #72]	; (24b8 <system_gclk_gen_set_config+0xb0>)
    2470:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2472:	4a0f      	ldr	r2, [pc, #60]	; (24b0 <system_gclk_gen_set_config+0xa8>)
    2474:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    2476:	b25b      	sxtb	r3, r3
    2478:	2b00      	cmp	r3, #0
    247a:	dbfb      	blt.n	2474 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    247c:	4b0c      	ldr	r3, [pc, #48]	; (24b0 <system_gclk_gen_set_config+0xa8>)
    247e:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2480:	001a      	movs	r2, r3
    2482:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    2484:	b25b      	sxtb	r3, r3
    2486:	2b00      	cmp	r3, #0
    2488:	dbfb      	blt.n	2482 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    248a:	4a09      	ldr	r2, [pc, #36]	; (24b0 <system_gclk_gen_set_config+0xa8>)
    248c:	6853      	ldr	r3, [r2, #4]
    248e:	2180      	movs	r1, #128	; 0x80
    2490:	0249      	lsls	r1, r1, #9
    2492:	400b      	ands	r3, r1
    2494:	431d      	orrs	r5, r3
    2496:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    2498:	4b08      	ldr	r3, [pc, #32]	; (24bc <system_gclk_gen_set_config+0xb4>)
    249a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    249c:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    249e:	2200      	movs	r2, #0
    24a0:	e7d2      	b.n	2448 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    24a2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    24a4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    24a6:	2380      	movs	r3, #128	; 0x80
    24a8:	029b      	lsls	r3, r3, #10
    24aa:	431d      	orrs	r5, r3
    24ac:	e7d2      	b.n	2454 <system_gclk_gen_set_config+0x4c>
    24ae:	46c0      	nop			; (mov r8, r8)
    24b0:	40000c00 	.word	0x40000c00
    24b4:	000017c5 	.word	0x000017c5
    24b8:	40000c08 	.word	0x40000c08
    24bc:	00001805 	.word	0x00001805

000024c0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    24c0:	b510      	push	{r4, lr}
    24c2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    24c4:	4a0b      	ldr	r2, [pc, #44]	; (24f4 <system_gclk_gen_enable+0x34>)
    24c6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    24c8:	b25b      	sxtb	r3, r3
    24ca:	2b00      	cmp	r3, #0
    24cc:	dbfb      	blt.n	24c6 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    24ce:	4b0a      	ldr	r3, [pc, #40]	; (24f8 <system_gclk_gen_enable+0x38>)
    24d0:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    24d2:	4b0a      	ldr	r3, [pc, #40]	; (24fc <system_gclk_gen_enable+0x3c>)
    24d4:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    24d6:	4a07      	ldr	r2, [pc, #28]	; (24f4 <system_gclk_gen_enable+0x34>)
    24d8:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    24da:	b25b      	sxtb	r3, r3
    24dc:	2b00      	cmp	r3, #0
    24de:	dbfb      	blt.n	24d8 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    24e0:	4a04      	ldr	r2, [pc, #16]	; (24f4 <system_gclk_gen_enable+0x34>)
    24e2:	6851      	ldr	r1, [r2, #4]
    24e4:	2380      	movs	r3, #128	; 0x80
    24e6:	025b      	lsls	r3, r3, #9
    24e8:	430b      	orrs	r3, r1
    24ea:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    24ec:	4b04      	ldr	r3, [pc, #16]	; (2500 <system_gclk_gen_enable+0x40>)
    24ee:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    24f0:	bd10      	pop	{r4, pc}
    24f2:	46c0      	nop			; (mov r8, r8)
    24f4:	40000c00 	.word	0x40000c00
    24f8:	000017c5 	.word	0x000017c5
    24fc:	40000c04 	.word	0x40000c04
    2500:	00001805 	.word	0x00001805

00002504 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2504:	b570      	push	{r4, r5, r6, lr}
    2506:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2508:	4a1a      	ldr	r2, [pc, #104]	; (2574 <system_gclk_gen_get_hz+0x70>)
    250a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    250c:	b25b      	sxtb	r3, r3
    250e:	2b00      	cmp	r3, #0
    2510:	dbfb      	blt.n	250a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2512:	4b19      	ldr	r3, [pc, #100]	; (2578 <system_gclk_gen_get_hz+0x74>)
    2514:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2516:	4b19      	ldr	r3, [pc, #100]	; (257c <system_gclk_gen_get_hz+0x78>)
    2518:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    251a:	4a16      	ldr	r2, [pc, #88]	; (2574 <system_gclk_gen_get_hz+0x70>)
    251c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    251e:	b25b      	sxtb	r3, r3
    2520:	2b00      	cmp	r3, #0
    2522:	dbfb      	blt.n	251c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2524:	4e13      	ldr	r6, [pc, #76]	; (2574 <system_gclk_gen_get_hz+0x70>)
    2526:	6870      	ldr	r0, [r6, #4]
    2528:	04c0      	lsls	r0, r0, #19
    252a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    252c:	4b14      	ldr	r3, [pc, #80]	; (2580 <system_gclk_gen_get_hz+0x7c>)
    252e:	4798      	blx	r3
    2530:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2532:	4b12      	ldr	r3, [pc, #72]	; (257c <system_gclk_gen_get_hz+0x78>)
    2534:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2536:	6876      	ldr	r6, [r6, #4]
    2538:	02f6      	lsls	r6, r6, #11
    253a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    253c:	4b11      	ldr	r3, [pc, #68]	; (2584 <system_gclk_gen_get_hz+0x80>)
    253e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2540:	4a0c      	ldr	r2, [pc, #48]	; (2574 <system_gclk_gen_get_hz+0x70>)
    2542:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2544:	b25b      	sxtb	r3, r3
    2546:	2b00      	cmp	r3, #0
    2548:	dbfb      	blt.n	2542 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    254a:	4b0a      	ldr	r3, [pc, #40]	; (2574 <system_gclk_gen_get_hz+0x70>)
    254c:	689c      	ldr	r4, [r3, #8]
    254e:	0224      	lsls	r4, r4, #8
    2550:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2552:	4b0d      	ldr	r3, [pc, #52]	; (2588 <system_gclk_gen_get_hz+0x84>)
    2554:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2556:	2e00      	cmp	r6, #0
    2558:	d107      	bne.n	256a <system_gclk_gen_get_hz+0x66>
    255a:	2c01      	cmp	r4, #1
    255c:	d907      	bls.n	256e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    255e:	0021      	movs	r1, r4
    2560:	0028      	movs	r0, r5
    2562:	4b0a      	ldr	r3, [pc, #40]	; (258c <system_gclk_gen_get_hz+0x88>)
    2564:	4798      	blx	r3
    2566:	0005      	movs	r5, r0
    2568:	e001      	b.n	256e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    256a:	3401      	adds	r4, #1
    256c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    256e:	0028      	movs	r0, r5
    2570:	bd70      	pop	{r4, r5, r6, pc}
    2572:	46c0      	nop			; (mov r8, r8)
    2574:	40000c00 	.word	0x40000c00
    2578:	000017c5 	.word	0x000017c5
    257c:	40000c04 	.word	0x40000c04
    2580:	000021e5 	.word	0x000021e5
    2584:	40000c08 	.word	0x40000c08
    2588:	00001805 	.word	0x00001805
    258c:	00002a01 	.word	0x00002a01

00002590 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2590:	b510      	push	{r4, lr}
    2592:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2594:	4b06      	ldr	r3, [pc, #24]	; (25b0 <system_gclk_chan_enable+0x20>)
    2596:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2598:	4b06      	ldr	r3, [pc, #24]	; (25b4 <system_gclk_chan_enable+0x24>)
    259a:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    259c:	4a06      	ldr	r2, [pc, #24]	; (25b8 <system_gclk_chan_enable+0x28>)
    259e:	8853      	ldrh	r3, [r2, #2]
    25a0:	2180      	movs	r1, #128	; 0x80
    25a2:	01c9      	lsls	r1, r1, #7
    25a4:	430b      	orrs	r3, r1
    25a6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    25a8:	4b04      	ldr	r3, [pc, #16]	; (25bc <system_gclk_chan_enable+0x2c>)
    25aa:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    25ac:	bd10      	pop	{r4, pc}
    25ae:	46c0      	nop			; (mov r8, r8)
    25b0:	000017c5 	.word	0x000017c5
    25b4:	40000c02 	.word	0x40000c02
    25b8:	40000c00 	.word	0x40000c00
    25bc:	00001805 	.word	0x00001805

000025c0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    25c0:	b510      	push	{r4, lr}
    25c2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    25c4:	4b0f      	ldr	r3, [pc, #60]	; (2604 <system_gclk_chan_disable+0x44>)
    25c6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    25c8:	4b0f      	ldr	r3, [pc, #60]	; (2608 <system_gclk_chan_disable+0x48>)
    25ca:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    25cc:	4a0f      	ldr	r2, [pc, #60]	; (260c <system_gclk_chan_disable+0x4c>)
    25ce:	8853      	ldrh	r3, [r2, #2]
    25d0:	051b      	lsls	r3, r3, #20
    25d2:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    25d4:	8853      	ldrh	r3, [r2, #2]
    25d6:	490e      	ldr	r1, [pc, #56]	; (2610 <system_gclk_chan_disable+0x50>)
    25d8:	400b      	ands	r3, r1
    25da:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    25dc:	8853      	ldrh	r3, [r2, #2]
    25de:	490d      	ldr	r1, [pc, #52]	; (2614 <system_gclk_chan_disable+0x54>)
    25e0:	400b      	ands	r3, r1
    25e2:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    25e4:	0011      	movs	r1, r2
    25e6:	2280      	movs	r2, #128	; 0x80
    25e8:	01d2      	lsls	r2, r2, #7
    25ea:	884b      	ldrh	r3, [r1, #2]
    25ec:	4213      	tst	r3, r2
    25ee:	d1fc      	bne.n	25ea <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    25f0:	4906      	ldr	r1, [pc, #24]	; (260c <system_gclk_chan_disable+0x4c>)
    25f2:	884a      	ldrh	r2, [r1, #2]
    25f4:	0203      	lsls	r3, r0, #8
    25f6:	4806      	ldr	r0, [pc, #24]	; (2610 <system_gclk_chan_disable+0x50>)
    25f8:	4002      	ands	r2, r0
    25fa:	4313      	orrs	r3, r2
    25fc:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    25fe:	4b06      	ldr	r3, [pc, #24]	; (2618 <system_gclk_chan_disable+0x58>)
    2600:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2602:	bd10      	pop	{r4, pc}
    2604:	000017c5 	.word	0x000017c5
    2608:	40000c02 	.word	0x40000c02
    260c:	40000c00 	.word	0x40000c00
    2610:	fffff0ff 	.word	0xfffff0ff
    2614:	ffffbfff 	.word	0xffffbfff
    2618:	00001805 	.word	0x00001805

0000261c <system_gclk_chan_set_config>:
{
    261c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    261e:	780c      	ldrb	r4, [r1, #0]
    2620:	0224      	lsls	r4, r4, #8
    2622:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2624:	4b02      	ldr	r3, [pc, #8]	; (2630 <system_gclk_chan_set_config+0x14>)
    2626:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2628:	b2a4      	uxth	r4, r4
    262a:	4b02      	ldr	r3, [pc, #8]	; (2634 <system_gclk_chan_set_config+0x18>)
    262c:	805c      	strh	r4, [r3, #2]
}
    262e:	bd10      	pop	{r4, pc}
    2630:	000025c1 	.word	0x000025c1
    2634:	40000c00 	.word	0x40000c00

00002638 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2638:	b510      	push	{r4, lr}
    263a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    263c:	4b06      	ldr	r3, [pc, #24]	; (2658 <system_gclk_chan_get_hz+0x20>)
    263e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2640:	4b06      	ldr	r3, [pc, #24]	; (265c <system_gclk_chan_get_hz+0x24>)
    2642:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2644:	4b06      	ldr	r3, [pc, #24]	; (2660 <system_gclk_chan_get_hz+0x28>)
    2646:	885c      	ldrh	r4, [r3, #2]
    2648:	0524      	lsls	r4, r4, #20
    264a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    264c:	4b05      	ldr	r3, [pc, #20]	; (2664 <system_gclk_chan_get_hz+0x2c>)
    264e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2650:	0020      	movs	r0, r4
    2652:	4b05      	ldr	r3, [pc, #20]	; (2668 <system_gclk_chan_get_hz+0x30>)
    2654:	4798      	blx	r3
}
    2656:	bd10      	pop	{r4, pc}
    2658:	000017c5 	.word	0x000017c5
    265c:	40000c02 	.word	0x40000c02
    2660:	40000c00 	.word	0x40000c00
    2664:	00001805 	.word	0x00001805
    2668:	00002505 	.word	0x00002505

0000266c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    266c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    266e:	78d3      	ldrb	r3, [r2, #3]
    2670:	2b00      	cmp	r3, #0
    2672:	d135      	bne.n	26e0 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    2674:	7813      	ldrb	r3, [r2, #0]
    2676:	2b80      	cmp	r3, #128	; 0x80
    2678:	d029      	beq.n	26ce <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    267a:	061b      	lsls	r3, r3, #24
    267c:	2480      	movs	r4, #128	; 0x80
    267e:	0264      	lsls	r4, r4, #9
    2680:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    2682:	7854      	ldrb	r4, [r2, #1]
    2684:	2502      	movs	r5, #2
    2686:	43ac      	bics	r4, r5
    2688:	d106      	bne.n	2698 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    268a:	7894      	ldrb	r4, [r2, #2]
    268c:	2c00      	cmp	r4, #0
    268e:	d120      	bne.n	26d2 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2690:	2480      	movs	r4, #128	; 0x80
    2692:	02a4      	lsls	r4, r4, #10
    2694:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    2696:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2698:	7854      	ldrb	r4, [r2, #1]
    269a:	3c01      	subs	r4, #1
    269c:	2c01      	cmp	r4, #1
    269e:	d91c      	bls.n	26da <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    26a0:	040d      	lsls	r5, r1, #16
    26a2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    26a4:	24a0      	movs	r4, #160	; 0xa0
    26a6:	05e4      	lsls	r4, r4, #23
    26a8:	432c      	orrs	r4, r5
    26aa:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    26ac:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    26ae:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    26b0:	24d0      	movs	r4, #208	; 0xd0
    26b2:	0624      	lsls	r4, r4, #24
    26b4:	432c      	orrs	r4, r5
    26b6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    26b8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    26ba:	78d4      	ldrb	r4, [r2, #3]
    26bc:	2c00      	cmp	r4, #0
    26be:	d122      	bne.n	2706 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    26c0:	035b      	lsls	r3, r3, #13
    26c2:	d51c      	bpl.n	26fe <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    26c4:	7893      	ldrb	r3, [r2, #2]
    26c6:	2b01      	cmp	r3, #1
    26c8:	d01e      	beq.n	2708 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    26ca:	6141      	str	r1, [r0, #20]
    26cc:	e017      	b.n	26fe <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    26ce:	2300      	movs	r3, #0
    26d0:	e7d7      	b.n	2682 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    26d2:	24c0      	movs	r4, #192	; 0xc0
    26d4:	02e4      	lsls	r4, r4, #11
    26d6:	4323      	orrs	r3, r4
    26d8:	e7dd      	b.n	2696 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    26da:	4c0d      	ldr	r4, [pc, #52]	; (2710 <_system_pinmux_config+0xa4>)
    26dc:	4023      	ands	r3, r4
    26de:	e7df      	b.n	26a0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    26e0:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    26e2:	040c      	lsls	r4, r1, #16
    26e4:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    26e6:	23a0      	movs	r3, #160	; 0xa0
    26e8:	05db      	lsls	r3, r3, #23
    26ea:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    26ec:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    26ee:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    26f0:	23d0      	movs	r3, #208	; 0xd0
    26f2:	061b      	lsls	r3, r3, #24
    26f4:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    26f6:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    26f8:	78d3      	ldrb	r3, [r2, #3]
    26fa:	2b00      	cmp	r3, #0
    26fc:	d103      	bne.n	2706 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    26fe:	7853      	ldrb	r3, [r2, #1]
    2700:	3b01      	subs	r3, #1
    2702:	2b01      	cmp	r3, #1
    2704:	d902      	bls.n	270c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2706:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2708:	6181      	str	r1, [r0, #24]
    270a:	e7f8      	b.n	26fe <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    270c:	6081      	str	r1, [r0, #8]
}
    270e:	e7fa      	b.n	2706 <_system_pinmux_config+0x9a>
    2710:	fffbffff 	.word	0xfffbffff

00002714 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2714:	b510      	push	{r4, lr}
    2716:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2718:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    271a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    271c:	2900      	cmp	r1, #0
    271e:	d104      	bne.n	272a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2720:	0943      	lsrs	r3, r0, #5
    2722:	01db      	lsls	r3, r3, #7
    2724:	4905      	ldr	r1, [pc, #20]	; (273c <system_pinmux_pin_set_config+0x28>)
    2726:	468c      	mov	ip, r1
    2728:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    272a:	241f      	movs	r4, #31
    272c:	4020      	ands	r0, r4
    272e:	2101      	movs	r1, #1
    2730:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2732:	0018      	movs	r0, r3
    2734:	4b02      	ldr	r3, [pc, #8]	; (2740 <system_pinmux_pin_set_config+0x2c>)
    2736:	4798      	blx	r3
}
    2738:	bd10      	pop	{r4, pc}
    273a:	46c0      	nop			; (mov r8, r8)
    273c:	41004400 	.word	0x41004400
    2740:	0000266d 	.word	0x0000266d

00002744 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2744:	4770      	bx	lr
	...

00002748 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2748:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    274a:	4b05      	ldr	r3, [pc, #20]	; (2760 <system_init+0x18>)
    274c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    274e:	4b05      	ldr	r3, [pc, #20]	; (2764 <system_init+0x1c>)
    2750:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2752:	4b05      	ldr	r3, [pc, #20]	; (2768 <system_init+0x20>)
    2754:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2756:	4b05      	ldr	r3, [pc, #20]	; (276c <system_init+0x24>)
    2758:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    275a:	4b05      	ldr	r3, [pc, #20]	; (2770 <system_init+0x28>)
    275c:	4798      	blx	r3
}
    275e:	bd10      	pop	{r4, pc}
    2760:	0000232d 	.word	0x0000232d
    2764:	00001835 	.word	0x00001835
    2768:	00002745 	.word	0x00002745
    276c:	0000068d 	.word	0x0000068d
    2770:	00002745 	.word	0x00002745

00002774 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    2774:	e7fe      	b.n	2774 <Dummy_Handler>
	...

00002778 <Reset_Handler>:
{
    2778:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    277a:	4a1a      	ldr	r2, [pc, #104]	; (27e4 <Reset_Handler+0x6c>)
    277c:	4b1a      	ldr	r3, [pc, #104]	; (27e8 <Reset_Handler+0x70>)
    277e:	429a      	cmp	r2, r3
    2780:	d011      	beq.n	27a6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    2782:	001a      	movs	r2, r3
    2784:	4b19      	ldr	r3, [pc, #100]	; (27ec <Reset_Handler+0x74>)
    2786:	429a      	cmp	r2, r3
    2788:	d20d      	bcs.n	27a6 <Reset_Handler+0x2e>
    278a:	4a19      	ldr	r2, [pc, #100]	; (27f0 <Reset_Handler+0x78>)
    278c:	3303      	adds	r3, #3
    278e:	1a9b      	subs	r3, r3, r2
    2790:	089b      	lsrs	r3, r3, #2
    2792:	3301      	adds	r3, #1
    2794:	009b      	lsls	r3, r3, #2
    2796:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    2798:	4813      	ldr	r0, [pc, #76]	; (27e8 <Reset_Handler+0x70>)
    279a:	4912      	ldr	r1, [pc, #72]	; (27e4 <Reset_Handler+0x6c>)
    279c:	588c      	ldr	r4, [r1, r2]
    279e:	5084      	str	r4, [r0, r2]
    27a0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    27a2:	429a      	cmp	r2, r3
    27a4:	d1fa      	bne.n	279c <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    27a6:	4a13      	ldr	r2, [pc, #76]	; (27f4 <Reset_Handler+0x7c>)
    27a8:	4b13      	ldr	r3, [pc, #76]	; (27f8 <Reset_Handler+0x80>)
    27aa:	429a      	cmp	r2, r3
    27ac:	d20a      	bcs.n	27c4 <Reset_Handler+0x4c>
    27ae:	43d3      	mvns	r3, r2
    27b0:	4911      	ldr	r1, [pc, #68]	; (27f8 <Reset_Handler+0x80>)
    27b2:	185b      	adds	r3, r3, r1
    27b4:	2103      	movs	r1, #3
    27b6:	438b      	bics	r3, r1
    27b8:	3304      	adds	r3, #4
    27ba:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    27bc:	2100      	movs	r1, #0
    27be:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    27c0:	4293      	cmp	r3, r2
    27c2:	d1fc      	bne.n	27be <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    27c4:	4a0d      	ldr	r2, [pc, #52]	; (27fc <Reset_Handler+0x84>)
    27c6:	21ff      	movs	r1, #255	; 0xff
    27c8:	4b0d      	ldr	r3, [pc, #52]	; (2800 <Reset_Handler+0x88>)
    27ca:	438b      	bics	r3, r1
    27cc:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    27ce:	4a0d      	ldr	r2, [pc, #52]	; (2804 <Reset_Handler+0x8c>)
    27d0:	6853      	ldr	r3, [r2, #4]
    27d2:	397f      	subs	r1, #127	; 0x7f
    27d4:	430b      	orrs	r3, r1
    27d6:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    27d8:	4b0b      	ldr	r3, [pc, #44]	; (2808 <Reset_Handler+0x90>)
    27da:	4798      	blx	r3
        main();
    27dc:	4b0b      	ldr	r3, [pc, #44]	; (280c <Reset_Handler+0x94>)
    27de:	4798      	blx	r3
    27e0:	e7fe      	b.n	27e0 <Reset_Handler+0x68>
    27e2:	46c0      	nop			; (mov r8, r8)
    27e4:	000030fc 	.word	0x000030fc
    27e8:	20000000 	.word	0x20000000
    27ec:	2000015c 	.word	0x2000015c
    27f0:	20000004 	.word	0x20000004
    27f4:	2000015c 	.word	0x2000015c
    27f8:	200042d4 	.word	0x200042d4
    27fc:	e000ed00 	.word	0xe000ed00
    2800:	00000000 	.word	0x00000000
    2804:	41004000 	.word	0x41004000
    2808:	00002b6d 	.word	0x00002b6d
    280c:	00002831 	.word	0x00002831

00002810 <Display_Rssi>:

void Display_Rssi(void)
{
	UINT16u_t	tmp16;
	
	tmp16.byte[1] = MyBuffer[19];
    2810:	4b05      	ldr	r3, [pc, #20]	; (2828 <Display_Rssi+0x18>)
    2812:	7cda      	ldrb	r2, [r3, #19]
	tmp16.byte[0] = MyBuffer[20];
    2814:	7d1b      	ldrb	r3, [r3, #20]
    2816:	0212      	lsls	r2, r2, #8
	RSSIValue = tmp16.word;
    2818:	431a      	orrs	r2, r3
	
	RSSIValue = 65536 - RSSIValue;
    281a:	2380      	movs	r3, #128	; 0x80
    281c:	025b      	lsls	r3, r3, #9
    281e:	1a9b      	subs	r3, r3, r2
    2820:	4a02      	ldr	r2, [pc, #8]	; (282c <Display_Rssi+0x1c>)
    2822:	6013      	str	r3, [r2, #0]
		uTXByte(&MyUart01, ' ');
		uTXByte(&MyUart01, 'O');
		uTXByte(&MyUart01, 'K');
		uTXByte(&MyUart01, 0x0d);
	#endif
}
    2824:	4770      	bx	lr
    2826:	46c0      	nop			; (mov r8, r8)
    2828:	200041dc 	.word	0x200041dc
    282c:	200042d0 	.word	0x200042d0

00002830 <main>:

int main(void)
{
    2830:	b5f0      	push	{r4, r5, r6, r7, lr}
    2832:	46de      	mov	lr, fp
    2834:	4657      	mov	r7, sl
    2836:	464e      	mov	r6, r9
    2838:	4645      	mov	r5, r8
    283a:	b5e0      	push	{r5, r6, r7, lr}
    283c:	b085      	sub	sp, #20
	//uint16_t result;
	//uint8_t XORtmp;
	unsigned int i, j;
	//UINT16u_t	tmp16;
	
	system_init();
    283e:	4b57      	ldr	r3, [pc, #348]	; (299c <main+0x16c>)
    2840:	4798      	blx	r3
	configure_usart();
    2842:	4b57      	ldr	r3, [pc, #348]	; (29a0 <main+0x170>)
    2844:	4798      	blx	r3
	configure_usart_callbacks();
    2846:	4b57      	ldr	r3, [pc, #348]	; (29a4 <main+0x174>)
    2848:	4798      	blx	r3
	configure_adc();
    284a:	4b57      	ldr	r3, [pc, #348]	; (29a8 <main+0x178>)
    284c:	4798      	blx	r3
	timer_configure();
    284e:	4b57      	ldr	r3, [pc, #348]	; (29ac <main+0x17c>)
    2850:	4798      	blx	r3
	configure_extint_channel();
    2852:	4b57      	ldr	r3, [pc, #348]	; (29b0 <main+0x180>)
    2854:	4798      	blx	r3
	configure_extint_callbacks();
    2856:	4b57      	ldr	r3, [pc, #348]	; (29b4 <main+0x184>)
    2858:	4798      	blx	r3
	delay_init();
    285a:	4b57      	ldr	r3, [pc, #348]	; (29b8 <main+0x188>)
    285c:	4798      	blx	r3
	cpu_irq_enable();
    285e:	2201      	movs	r2, #1
    2860:	4b56      	ldr	r3, [pc, #344]	; (29bc <main+0x18c>)
    2862:	701a      	strb	r2, [r3, #0]
    2864:	f3bf 8f5f 	dmb	sy
    2868:	b662      	cpsie	i
	
	system_interrupt_enable_global();
	uTXByte(&MyUart01, 0x0d);
    286a:	4c55      	ldr	r4, [pc, #340]	; (29c0 <main+0x190>)
    286c:	210d      	movs	r1, #13
    286e:	0020      	movs	r0, r4
    2870:	4d54      	ldr	r5, [pc, #336]	; (29c4 <main+0x194>)
    2872:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    2874:	210d      	movs	r1, #13
    2876:	0020      	movs	r0, r4
    2878:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    287a:	210d      	movs	r1, #13
    287c:	0020      	movs	r0, r4
    287e:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    2880:	210d      	movs	r1, #13
    2882:	0020      	movs	r0, r4
    2884:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    2886:	210d      	movs	r1, #13
    2888:	0020      	movs	r0, r4
    288a:	47a8      	blx	r5
	uTXByte(&MyUart01, 0x0d);
    288c:	210d      	movs	r1, #13
    288e:	0020      	movs	r0, r4
    2890:	47a8      	blx	r5
	uint8_t string[] = "Hello World!\n";
    2892:	4669      	mov	r1, sp
    2894:	4b4c      	ldr	r3, [pc, #304]	; (29c8 <main+0x198>)
    2896:	466a      	mov	r2, sp
    2898:	cb61      	ldmia	r3!, {r0, r5, r6}
    289a:	c261      	stmia	r2!, {r0, r5, r6}
    289c:	881b      	ldrh	r3, [r3, #0]
    289e:	8013      	strh	r3, [r2, #0]
	usart_write_buffer_wait(&MyUart01, string, sizeof(string));
    28a0:	220e      	movs	r2, #14
    28a2:	0020      	movs	r0, r4
    28a4:	4b49      	ldr	r3, [pc, #292]	; (29cc <main+0x19c>)
    28a6:	4798      	blx	r3
	
	NowStatus = Read_LoRa_ID_Index;
    28a8:	2200      	movs	r2, #0
    28aa:	4b49      	ldr	r3, [pc, #292]	; (29d0 <main+0x1a0>)
    28ac:	701a      	strb	r2, [r3, #0]
	LoRa_TxRx_Mode_Flag = SetRx;
    28ae:	3203      	adds	r2, #3
    28b0:	4b48      	ldr	r3, [pc, #288]	; (29d4 <main+0x1a4>)
    28b2:	701a      	strb	r2, [r3, #0]
    28b4:	4a48      	ldr	r2, [pc, #288]	; (29d8 <main+0x1a8>)
    28b6:	23fa      	movs	r3, #250	; 0xfa
    28b8:	019b      	lsls	r3, r3, #6
    28ba:	18d0      	adds	r0, r2, r3
	
	for(i = 0; i < 1000; i++)
	{
		for(j = 0; j < 16; j++)
		{
			dev[i][j] = '0';
    28bc:	2130      	movs	r1, #48	; 0x30
    28be:	e002      	b.n	28c6 <main+0x96>
    28c0:	3210      	adds	r2, #16
	for(i = 0; i < 1000; i++)
    28c2:	4290      	cmp	r0, r2
    28c4:	d005      	beq.n	28d2 <main+0xa2>
{
    28c6:	2300      	movs	r3, #0
			dev[i][j] = '0';
    28c8:	54d1      	strb	r1, [r2, r3]
		for(j = 0; j < 16; j++)
    28ca:	3301      	adds	r3, #1
    28cc:	2b10      	cmp	r3, #16
    28ce:	d1fb      	bne.n	28c8 <main+0x98>
    28d0:	e7f6      	b.n	28c0 <main+0x90>
		}
	}

	for(i = 0; i < 6; i++)
	{
		Sensor_Data[i][0] = (i * 2) + 0xA0;
    28d2:	4b42      	ldr	r3, [pc, #264]	; (29dc <main+0x1ac>)
    28d4:	22a0      	movs	r2, #160	; 0xa0
    28d6:	4692      	mov	sl, r2
    28d8:	701a      	strb	r2, [r3, #0]
		Sensor_Data[i][1] = (i * 2) + 0xA1;
    28da:	22a1      	movs	r2, #161	; 0xa1
    28dc:	4691      	mov	r9, r2
    28de:	705a      	strb	r2, [r3, #1]
		Sensor_Data[i][0] = (i * 2) + 0xA0;
    28e0:	22a2      	movs	r2, #162	; 0xa2
    28e2:	4690      	mov	r8, r2
    28e4:	709a      	strb	r2, [r3, #2]
		Sensor_Data[i][1] = (i * 2) + 0xA1;
    28e6:	22a3      	movs	r2, #163	; 0xa3
    28e8:	4694      	mov	ip, r2
    28ea:	70da      	strb	r2, [r3, #3]
		Sensor_Data[i][0] = (i * 2) + 0xA0;
    28ec:	27a4      	movs	r7, #164	; 0xa4
    28ee:	711f      	strb	r7, [r3, #4]
		Sensor_Data[i][1] = (i * 2) + 0xA1;
    28f0:	26a5      	movs	r6, #165	; 0xa5
    28f2:	715e      	strb	r6, [r3, #5]
		Sensor_Data[i][0] = (i * 2) + 0xA0;
    28f4:	25a6      	movs	r5, #166	; 0xa6
    28f6:	719d      	strb	r5, [r3, #6]
		Sensor_Data[i][1] = (i * 2) + 0xA1;
    28f8:	24a7      	movs	r4, #167	; 0xa7
    28fa:	71dc      	strb	r4, [r3, #7]
		Sensor_Data[i][0] = (i * 2) + 0xA0;
    28fc:	20a8      	movs	r0, #168	; 0xa8
    28fe:	7218      	strb	r0, [r3, #8]
		Sensor_Data[i][1] = (i * 2) + 0xA1;
    2900:	22a9      	movs	r2, #169	; 0xa9
    2902:	725a      	strb	r2, [r3, #9]
		Sensor_Data[i][0] = (i * 2) + 0xA0;
    2904:	22aa      	movs	r2, #170	; 0xaa
    2906:	729a      	strb	r2, [r3, #10]
		Sensor_Data[i][1] = (i * 2) + 0xA1;
    2908:	22ab      	movs	r2, #171	; 0xab
    290a:	4693      	mov	fp, r2
    290c:	72da      	strb	r2, [r3, #11]
		uTXByte(&MyUart01, 0x0d);
		delay_ms(500);
	}
*/
	//
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][7] = Sensor_Data[0][0];
    290e:	4b34      	ldr	r3, [pc, #208]	; (29e0 <main+0x1b0>)
    2910:	226b      	movs	r2, #107	; 0x6b
    2912:	4651      	mov	r1, sl
    2914:	5499      	strb	r1, [r3, r2]
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][8] = Sensor_Data[0][1];
    2916:	3201      	adds	r2, #1
    2918:	4649      	mov	r1, r9
    291a:	5499      	strb	r1, [r3, r2]
	//
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][9] = Sensor_Data[1][0];
    291c:	3201      	adds	r2, #1
    291e:	4641      	mov	r1, r8
    2920:	5499      	strb	r1, [r3, r2]
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][10] = Sensor_Data[1][1];
    2922:	3201      	adds	r2, #1
    2924:	4661      	mov	r1, ip
    2926:	5499      	strb	r1, [r3, r2]
	//
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][11] = Sensor_Data[2][0];
    2928:	3201      	adds	r2, #1
    292a:	549f      	strb	r7, [r3, r2]
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][12] = Sensor_Data[2][1];
    292c:	3f34      	subs	r7, #52	; 0x34
    292e:	55de      	strb	r6, [r3, r7]
	//AI-0
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][13] = Sensor_Data[3][0];
    2930:	3e34      	subs	r6, #52	; 0x34
    2932:	559d      	strb	r5, [r3, r6]
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][14] = Sensor_Data[3][1];
    2934:	3d34      	subs	r5, #52	; 0x34
    2936:	555c      	strb	r4, [r3, r5]
	//AI-1
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][15] = Sensor_Data[4][0];
    2938:	3c34      	subs	r4, #52	; 0x34
    293a:	5518      	strb	r0, [r3, r4]
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][16] = Sensor_Data[4][1];
    293c:	3834      	subs	r0, #52	; 0x34
    293e:	323a      	adds	r2, #58	; 0x3a
    2940:	541a      	strb	r2, [r3, r0]
	//AI-2
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][17] = Sensor_Data[5][0];
    2942:	2175      	movs	r1, #117	; 0x75
    2944:	22aa      	movs	r2, #170	; 0xaa
    2946:	545a      	strb	r2, [r3, r1]
	MyLoRaTmp[Write_LoRa_TxBuffer_Index][18] = Sensor_Data[5][1];
    2948:	2276      	movs	r2, #118	; 0x76
    294a:	4659      	mov	r1, fp
    294c:	5499      	strb	r1, [r3, r2]

	while (true) 
	{
		usart_read_buffer_job(&MyUart03, (uint8_t *)rx_buffer, MAX_RX_BUFFER_LENGTH);
    294e:	4d25      	ldr	r5, [pc, #148]	; (29e4 <main+0x1b4>)
    2950:	4c25      	ldr	r4, [pc, #148]	; (29e8 <main+0x1b8>)
    2952:	4e26      	ldr	r6, [pc, #152]	; (29ec <main+0x1bc>)
    2954:	2201      	movs	r2, #1
    2956:	0029      	movs	r1, r5
    2958:	0020      	movs	r0, r4
    295a:	47b0      	blx	r6
		Lora_CMD_Func();
    295c:	4b24      	ldr	r3, [pc, #144]	; (29f0 <main+0x1c0>)
    295e:	4798      	blx	r3
		
		MyLoRaTmp[Write_LoRa_TxBuffer_Index][3] = MyLoRaID[0];
    2960:	4b1f      	ldr	r3, [pc, #124]	; (29e0 <main+0x1b0>)
    2962:	4a24      	ldr	r2, [pc, #144]	; (29f4 <main+0x1c4>)
    2964:	7810      	ldrb	r0, [r2, #0]
    2966:	2167      	movs	r1, #103	; 0x67
    2968:	5458      	strb	r0, [r3, r1]
		MyLoRaTmp[Write_LoRa_TxBuffer_Index][4] = MyLoRaID[1];
    296a:	7850      	ldrb	r0, [r2, #1]
    296c:	3101      	adds	r1, #1
    296e:	5458      	strb	r0, [r3, r1]
		MyLoRaTmp[Write_LoRa_TxBuffer_Index][5] = MyLoRaID[2];
    2970:	7890      	ldrb	r0, [r2, #2]
    2972:	3101      	adds	r1, #1
    2974:	5458      	strb	r0, [r3, r1]
		MyLoRaTmp[Write_LoRa_TxBuffer_Index][6] = MyLoRaID[3];
    2976:	78d1      	ldrb	r1, [r2, #3]
    2978:	226a      	movs	r2, #106	; 0x6a
    297a:	5499      	strb	r1, [r3, r2]
	
		if(LoRa_Rx_Flag == LoraRxDataReady)		
    297c:	4b1e      	ldr	r3, [pc, #120]	; (29f8 <main+0x1c8>)
    297e:	781b      	ldrb	r3, [r3, #0]
    2980:	2b04      	cmp	r3, #4
    2982:	d1e7      	bne.n	2954 <main+0x124>
		{
			Display_Rssi();
    2984:	4b1d      	ldr	r3, [pc, #116]	; (29fc <main+0x1cc>)
    2986:	4798      	blx	r3
			NowStatus = Write_LoRa_Mode_FQ_Index;
    2988:	2203      	movs	r2, #3
    298a:	4b11      	ldr	r3, [pc, #68]	; (29d0 <main+0x1a0>)
    298c:	701a      	strb	r2, [r3, #0]
			LoRa_TxRx_Mode_Flag = SetTx;
    298e:	3a01      	subs	r2, #1
    2990:	4b10      	ldr	r3, [pc, #64]	; (29d4 <main+0x1a4>)
    2992:	701a      	strb	r2, [r3, #0]
			LoRa_Rx_Flag = LoraRxNoData;
    2994:	3203      	adds	r2, #3
    2996:	4b18      	ldr	r3, [pc, #96]	; (29f8 <main+0x1c8>)
    2998:	701a      	strb	r2, [r3, #0]
    299a:	e7db      	b.n	2954 <main+0x124>
    299c:	00002749 	.word	0x00002749
    29a0:	0000151d 	.word	0x0000151d
    29a4:	000016e5 	.word	0x000016e5
    29a8:	00000105 	.word	0x00000105
    29ac:	000014dd 	.word	0x000014dd
    29b0:	00000b39 	.word	0x00000b39
    29b4:	00000b69 	.word	0x00000b69
    29b8:	00001759 	.word	0x00001759
    29bc:	20000158 	.word	0x20000158
    29c0:	20004084 	.word	0x20004084
    29c4:	0000170d 	.word	0x0000170d
    29c8:	000030cc 	.word	0x000030cc
    29cc:	00001f89 	.word	0x00001f89
    29d0:	2000403c 	.word	0x2000403c
    29d4:	200041d9 	.word	0x200041d9
    29d8:	200001bc 	.word	0x200001bc
    29dc:	200001b0 	.word	0x200001b0
    29e0:	20000000 	.word	0x20000000
    29e4:	200040b8 	.word	0x200040b8
    29e8:	20004200 	.word	0x20004200
    29ec:	000020a1 	.word	0x000020a1
    29f0:	0000103d 	.word	0x0000103d
    29f4:	200040a8 	.word	0x200040a8
    29f8:	20004080 	.word	0x20004080
    29fc:	00002811 	.word	0x00002811

00002a00 <__udivsi3>:
    2a00:	2200      	movs	r2, #0
    2a02:	0843      	lsrs	r3, r0, #1
    2a04:	428b      	cmp	r3, r1
    2a06:	d374      	bcc.n	2af2 <__udivsi3+0xf2>
    2a08:	0903      	lsrs	r3, r0, #4
    2a0a:	428b      	cmp	r3, r1
    2a0c:	d35f      	bcc.n	2ace <__udivsi3+0xce>
    2a0e:	0a03      	lsrs	r3, r0, #8
    2a10:	428b      	cmp	r3, r1
    2a12:	d344      	bcc.n	2a9e <__udivsi3+0x9e>
    2a14:	0b03      	lsrs	r3, r0, #12
    2a16:	428b      	cmp	r3, r1
    2a18:	d328      	bcc.n	2a6c <__udivsi3+0x6c>
    2a1a:	0c03      	lsrs	r3, r0, #16
    2a1c:	428b      	cmp	r3, r1
    2a1e:	d30d      	bcc.n	2a3c <__udivsi3+0x3c>
    2a20:	22ff      	movs	r2, #255	; 0xff
    2a22:	0209      	lsls	r1, r1, #8
    2a24:	ba12      	rev	r2, r2
    2a26:	0c03      	lsrs	r3, r0, #16
    2a28:	428b      	cmp	r3, r1
    2a2a:	d302      	bcc.n	2a32 <__udivsi3+0x32>
    2a2c:	1212      	asrs	r2, r2, #8
    2a2e:	0209      	lsls	r1, r1, #8
    2a30:	d065      	beq.n	2afe <__udivsi3+0xfe>
    2a32:	0b03      	lsrs	r3, r0, #12
    2a34:	428b      	cmp	r3, r1
    2a36:	d319      	bcc.n	2a6c <__udivsi3+0x6c>
    2a38:	e000      	b.n	2a3c <__udivsi3+0x3c>
    2a3a:	0a09      	lsrs	r1, r1, #8
    2a3c:	0bc3      	lsrs	r3, r0, #15
    2a3e:	428b      	cmp	r3, r1
    2a40:	d301      	bcc.n	2a46 <__udivsi3+0x46>
    2a42:	03cb      	lsls	r3, r1, #15
    2a44:	1ac0      	subs	r0, r0, r3
    2a46:	4152      	adcs	r2, r2
    2a48:	0b83      	lsrs	r3, r0, #14
    2a4a:	428b      	cmp	r3, r1
    2a4c:	d301      	bcc.n	2a52 <__udivsi3+0x52>
    2a4e:	038b      	lsls	r3, r1, #14
    2a50:	1ac0      	subs	r0, r0, r3
    2a52:	4152      	adcs	r2, r2
    2a54:	0b43      	lsrs	r3, r0, #13
    2a56:	428b      	cmp	r3, r1
    2a58:	d301      	bcc.n	2a5e <__udivsi3+0x5e>
    2a5a:	034b      	lsls	r3, r1, #13
    2a5c:	1ac0      	subs	r0, r0, r3
    2a5e:	4152      	adcs	r2, r2
    2a60:	0b03      	lsrs	r3, r0, #12
    2a62:	428b      	cmp	r3, r1
    2a64:	d301      	bcc.n	2a6a <__udivsi3+0x6a>
    2a66:	030b      	lsls	r3, r1, #12
    2a68:	1ac0      	subs	r0, r0, r3
    2a6a:	4152      	adcs	r2, r2
    2a6c:	0ac3      	lsrs	r3, r0, #11
    2a6e:	428b      	cmp	r3, r1
    2a70:	d301      	bcc.n	2a76 <__udivsi3+0x76>
    2a72:	02cb      	lsls	r3, r1, #11
    2a74:	1ac0      	subs	r0, r0, r3
    2a76:	4152      	adcs	r2, r2
    2a78:	0a83      	lsrs	r3, r0, #10
    2a7a:	428b      	cmp	r3, r1
    2a7c:	d301      	bcc.n	2a82 <__udivsi3+0x82>
    2a7e:	028b      	lsls	r3, r1, #10
    2a80:	1ac0      	subs	r0, r0, r3
    2a82:	4152      	adcs	r2, r2
    2a84:	0a43      	lsrs	r3, r0, #9
    2a86:	428b      	cmp	r3, r1
    2a88:	d301      	bcc.n	2a8e <__udivsi3+0x8e>
    2a8a:	024b      	lsls	r3, r1, #9
    2a8c:	1ac0      	subs	r0, r0, r3
    2a8e:	4152      	adcs	r2, r2
    2a90:	0a03      	lsrs	r3, r0, #8
    2a92:	428b      	cmp	r3, r1
    2a94:	d301      	bcc.n	2a9a <__udivsi3+0x9a>
    2a96:	020b      	lsls	r3, r1, #8
    2a98:	1ac0      	subs	r0, r0, r3
    2a9a:	4152      	adcs	r2, r2
    2a9c:	d2cd      	bcs.n	2a3a <__udivsi3+0x3a>
    2a9e:	09c3      	lsrs	r3, r0, #7
    2aa0:	428b      	cmp	r3, r1
    2aa2:	d301      	bcc.n	2aa8 <__udivsi3+0xa8>
    2aa4:	01cb      	lsls	r3, r1, #7
    2aa6:	1ac0      	subs	r0, r0, r3
    2aa8:	4152      	adcs	r2, r2
    2aaa:	0983      	lsrs	r3, r0, #6
    2aac:	428b      	cmp	r3, r1
    2aae:	d301      	bcc.n	2ab4 <__udivsi3+0xb4>
    2ab0:	018b      	lsls	r3, r1, #6
    2ab2:	1ac0      	subs	r0, r0, r3
    2ab4:	4152      	adcs	r2, r2
    2ab6:	0943      	lsrs	r3, r0, #5
    2ab8:	428b      	cmp	r3, r1
    2aba:	d301      	bcc.n	2ac0 <__udivsi3+0xc0>
    2abc:	014b      	lsls	r3, r1, #5
    2abe:	1ac0      	subs	r0, r0, r3
    2ac0:	4152      	adcs	r2, r2
    2ac2:	0903      	lsrs	r3, r0, #4
    2ac4:	428b      	cmp	r3, r1
    2ac6:	d301      	bcc.n	2acc <__udivsi3+0xcc>
    2ac8:	010b      	lsls	r3, r1, #4
    2aca:	1ac0      	subs	r0, r0, r3
    2acc:	4152      	adcs	r2, r2
    2ace:	08c3      	lsrs	r3, r0, #3
    2ad0:	428b      	cmp	r3, r1
    2ad2:	d301      	bcc.n	2ad8 <__udivsi3+0xd8>
    2ad4:	00cb      	lsls	r3, r1, #3
    2ad6:	1ac0      	subs	r0, r0, r3
    2ad8:	4152      	adcs	r2, r2
    2ada:	0883      	lsrs	r3, r0, #2
    2adc:	428b      	cmp	r3, r1
    2ade:	d301      	bcc.n	2ae4 <__udivsi3+0xe4>
    2ae0:	008b      	lsls	r3, r1, #2
    2ae2:	1ac0      	subs	r0, r0, r3
    2ae4:	4152      	adcs	r2, r2
    2ae6:	0843      	lsrs	r3, r0, #1
    2ae8:	428b      	cmp	r3, r1
    2aea:	d301      	bcc.n	2af0 <__udivsi3+0xf0>
    2aec:	004b      	lsls	r3, r1, #1
    2aee:	1ac0      	subs	r0, r0, r3
    2af0:	4152      	adcs	r2, r2
    2af2:	1a41      	subs	r1, r0, r1
    2af4:	d200      	bcs.n	2af8 <__udivsi3+0xf8>
    2af6:	4601      	mov	r1, r0
    2af8:	4152      	adcs	r2, r2
    2afa:	4610      	mov	r0, r2
    2afc:	4770      	bx	lr
    2afe:	e7ff      	b.n	2b00 <__udivsi3+0x100>
    2b00:	b501      	push	{r0, lr}
    2b02:	2000      	movs	r0, #0
    2b04:	f000 f806 	bl	2b14 <__aeabi_idiv0>
    2b08:	bd02      	pop	{r1, pc}
    2b0a:	46c0      	nop			; (mov r8, r8)

00002b0c <__aeabi_uidivmod>:
    2b0c:	2900      	cmp	r1, #0
    2b0e:	d0f7      	beq.n	2b00 <__udivsi3+0x100>
    2b10:	e776      	b.n	2a00 <__udivsi3>
    2b12:	4770      	bx	lr

00002b14 <__aeabi_idiv0>:
    2b14:	4770      	bx	lr
    2b16:	46c0      	nop			; (mov r8, r8)

00002b18 <__aeabi_lmul>:
    2b18:	b5f0      	push	{r4, r5, r6, r7, lr}
    2b1a:	46ce      	mov	lr, r9
    2b1c:	4647      	mov	r7, r8
    2b1e:	0415      	lsls	r5, r2, #16
    2b20:	0c2d      	lsrs	r5, r5, #16
    2b22:	002e      	movs	r6, r5
    2b24:	b580      	push	{r7, lr}
    2b26:	0407      	lsls	r7, r0, #16
    2b28:	0c14      	lsrs	r4, r2, #16
    2b2a:	0c3f      	lsrs	r7, r7, #16
    2b2c:	4699      	mov	r9, r3
    2b2e:	0c03      	lsrs	r3, r0, #16
    2b30:	437e      	muls	r6, r7
    2b32:	435d      	muls	r5, r3
    2b34:	4367      	muls	r7, r4
    2b36:	4363      	muls	r3, r4
    2b38:	197f      	adds	r7, r7, r5
    2b3a:	0c34      	lsrs	r4, r6, #16
    2b3c:	19e4      	adds	r4, r4, r7
    2b3e:	469c      	mov	ip, r3
    2b40:	42a5      	cmp	r5, r4
    2b42:	d903      	bls.n	2b4c <__aeabi_lmul+0x34>
    2b44:	2380      	movs	r3, #128	; 0x80
    2b46:	025b      	lsls	r3, r3, #9
    2b48:	4698      	mov	r8, r3
    2b4a:	44c4      	add	ip, r8
    2b4c:	464b      	mov	r3, r9
    2b4e:	4351      	muls	r1, r2
    2b50:	4343      	muls	r3, r0
    2b52:	0436      	lsls	r6, r6, #16
    2b54:	0c36      	lsrs	r6, r6, #16
    2b56:	0c25      	lsrs	r5, r4, #16
    2b58:	0424      	lsls	r4, r4, #16
    2b5a:	4465      	add	r5, ip
    2b5c:	19a4      	adds	r4, r4, r6
    2b5e:	1859      	adds	r1, r3, r1
    2b60:	1949      	adds	r1, r1, r5
    2b62:	0020      	movs	r0, r4
    2b64:	bc0c      	pop	{r2, r3}
    2b66:	4690      	mov	r8, r2
    2b68:	4699      	mov	r9, r3
    2b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00002b6c <__libc_init_array>:
    2b6c:	b570      	push	{r4, r5, r6, lr}
    2b6e:	2600      	movs	r6, #0
    2b70:	4d0c      	ldr	r5, [pc, #48]	; (2ba4 <__libc_init_array+0x38>)
    2b72:	4c0d      	ldr	r4, [pc, #52]	; (2ba8 <__libc_init_array+0x3c>)
    2b74:	1b64      	subs	r4, r4, r5
    2b76:	10a4      	asrs	r4, r4, #2
    2b78:	42a6      	cmp	r6, r4
    2b7a:	d109      	bne.n	2b90 <__libc_init_array+0x24>
    2b7c:	2600      	movs	r6, #0
    2b7e:	f000 faad 	bl	30dc <_init>
    2b82:	4d0a      	ldr	r5, [pc, #40]	; (2bac <__libc_init_array+0x40>)
    2b84:	4c0a      	ldr	r4, [pc, #40]	; (2bb0 <__libc_init_array+0x44>)
    2b86:	1b64      	subs	r4, r4, r5
    2b88:	10a4      	asrs	r4, r4, #2
    2b8a:	42a6      	cmp	r6, r4
    2b8c:	d105      	bne.n	2b9a <__libc_init_array+0x2e>
    2b8e:	bd70      	pop	{r4, r5, r6, pc}
    2b90:	00b3      	lsls	r3, r6, #2
    2b92:	58eb      	ldr	r3, [r5, r3]
    2b94:	4798      	blx	r3
    2b96:	3601      	adds	r6, #1
    2b98:	e7ee      	b.n	2b78 <__libc_init_array+0xc>
    2b9a:	00b3      	lsls	r3, r6, #2
    2b9c:	58eb      	ldr	r3, [r5, r3]
    2b9e:	4798      	blx	r3
    2ba0:	3601      	adds	r6, #1
    2ba2:	e7f2      	b.n	2b8a <__libc_init_array+0x1e>
    2ba4:	000030e8 	.word	0x000030e8
    2ba8:	000030e8 	.word	0x000030e8
    2bac:	000030e8 	.word	0x000030e8
    2bb0:	000030ec 	.word	0x000030ec

00002bb4 <memcpy>:
    2bb4:	2300      	movs	r3, #0
    2bb6:	b510      	push	{r4, lr}
    2bb8:	429a      	cmp	r2, r3
    2bba:	d100      	bne.n	2bbe <memcpy+0xa>
    2bbc:	bd10      	pop	{r4, pc}
    2bbe:	5ccc      	ldrb	r4, [r1, r3]
    2bc0:	54c4      	strb	r4, [r0, r3]
    2bc2:	3301      	adds	r3, #1
    2bc4:	e7f8      	b.n	2bb8 <memcpy+0x4>
    2bc6:	0000      	movs	r0, r0
    2bc8:	00000364 	.word	0x00000364
    2bcc:	000005c2 	.word	0x000005c2
    2bd0:	000005c2 	.word	0x000005c2
    2bd4:	000005c2 	.word	0x000005c2
    2bd8:	000005c2 	.word	0x000005c2
    2bdc:	000005c2 	.word	0x000005c2
    2be0:	000005c2 	.word	0x000005c2
    2be4:	000005c2 	.word	0x000005c2
    2be8:	000005c2 	.word	0x000005c2
    2bec:	000005c2 	.word	0x000005c2
    2bf0:	000005c2 	.word	0x000005c2
    2bf4:	000005c2 	.word	0x000005c2
    2bf8:	000005c2 	.word	0x000005c2
    2bfc:	000005c2 	.word	0x000005c2
    2c00:	000005c2 	.word	0x000005c2
    2c04:	000005c2 	.word	0x000005c2
    2c08:	00000344 	.word	0x00000344
    2c0c:	000005c2 	.word	0x000005c2
    2c10:	000005c2 	.word	0x000005c2
    2c14:	000005c2 	.word	0x000005c2
    2c18:	000005c2 	.word	0x000005c2
    2c1c:	000005c2 	.word	0x000005c2
    2c20:	000005c2 	.word	0x000005c2
    2c24:	000005c2 	.word	0x000005c2
    2c28:	000005c2 	.word	0x000005c2
    2c2c:	000005c2 	.word	0x000005c2
    2c30:	000005c2 	.word	0x000005c2
    2c34:	000005c2 	.word	0x000005c2
    2c38:	000005c2 	.word	0x000005c2
    2c3c:	000005c2 	.word	0x000005c2
    2c40:	000005c2 	.word	0x000005c2
    2c44:	000005c2 	.word	0x000005c2
    2c48:	0000035c 	.word	0x0000035c
    2c4c:	000005c2 	.word	0x000005c2
    2c50:	000005c2 	.word	0x000005c2
    2c54:	000005c2 	.word	0x000005c2
    2c58:	000005c2 	.word	0x000005c2
    2c5c:	000005c2 	.word	0x000005c2
    2c60:	000005c2 	.word	0x000005c2
    2c64:	000005c2 	.word	0x000005c2
    2c68:	000005c2 	.word	0x000005c2
    2c6c:	000005c2 	.word	0x000005c2
    2c70:	000005c2 	.word	0x000005c2
    2c74:	000005c2 	.word	0x000005c2
    2c78:	000005c2 	.word	0x000005c2
    2c7c:	000005c2 	.word	0x000005c2
    2c80:	000005c2 	.word	0x000005c2
    2c84:	000005c2 	.word	0x000005c2
    2c88:	00000354 	.word	0x00000354
    2c8c:	0000036c 	.word	0x0000036c
    2c90:	00000324 	.word	0x00000324
    2c94:	00000334 	.word	0x00000334
    2c98:	0000032c 	.word	0x0000032c
    2c9c:	00000002 	.word	0x00000002
    2ca0:	00000003 	.word	0x00000003
    2ca4:	00000028 	.word	0x00000028
    2ca8:	00000029 	.word	0x00000029
    2cac:	00000004 	.word	0x00000004
    2cb0:	00000005 	.word	0x00000005
    2cb4:	00000006 	.word	0x00000006
    2cb8:	00000007 	.word	0x00000007
    2cbc:	00000020 	.word	0x00000020
    2cc0:	00000021 	.word	0x00000021
    2cc4:	00000022 	.word	0x00000022
    2cc8:	00000023 	.word	0x00000023
    2ccc:	00000024 	.word	0x00000024
    2cd0:	00000025 	.word	0x00000025
    2cd4:	00000026 	.word	0x00000026
    2cd8:	00000027 	.word	0x00000027
    2cdc:	00000008 	.word	0x00000008
    2ce0:	00000009 	.word	0x00000009
    2ce4:	0000000a 	.word	0x0000000a
    2ce8:	0000000b 	.word	0x0000000b
    2cec:	42002000 	.word	0x42002000
    2cf0:	42002400 	.word	0x42002400
    2cf4:	42002800 	.word	0x42002800
    2cf8:	42002c00 	.word	0x42002c00
    2cfc:	42003000 	.word	0x42003000
    2d00:	42003400 	.word	0x42003400
    2d04:	42003800 	.word	0x42003800
    2d08:	42003c00 	.word	0x42003c00
    2d0c:	02000100 	.word	0x02000100
    2d10:	08000400 	.word	0x08000400
    2d14:	20001000 	.word	0x20001000
    2d18:	80004000 	.word	0x80004000
    2d1c:	00000b9e 	.word	0x00000b9e
    2d20:	00000c70 	.word	0x00000c70
    2d24:	00000c8e 	.word	0x00000c8e
    2d28:	00000cb8 	.word	0x00000cb8
    2d2c:	00000ce2 	.word	0x00000ce2
    2d30:	00000d96 	.word	0x00000d96
    2d34:	00000d36 	.word	0x00000d36
    2d38:	00000d0c 	.word	0x00000d0c
    2d3c:	00000bc6 	.word	0x00000bc6
    2d40:	00000bc6 	.word	0x00000bc6
    2d44:	00000bc6 	.word	0x00000bc6
    2d48:	00000bc6 	.word	0x00000bc6
    2d4c:	00000bc6 	.word	0x00000bc6
    2d50:	00000bc6 	.word	0x00000bc6
    2d54:	00000bc6 	.word	0x00000bc6
    2d58:	00000bc6 	.word	0x00000bc6
    2d5c:	00000bc6 	.word	0x00000bc6
    2d60:	00000bc6 	.word	0x00000bc6
    2d64:	00000bc6 	.word	0x00000bc6
    2d68:	00000bc6 	.word	0x00000bc6
    2d6c:	00000bc6 	.word	0x00000bc6
    2d70:	00000bc6 	.word	0x00000bc6
    2d74:	00000bc6 	.word	0x00000bc6
    2d78:	00000bc6 	.word	0x00000bc6
    2d7c:	00000bc6 	.word	0x00000bc6
    2d80:	00000bc6 	.word	0x00000bc6
    2d84:	00000bc6 	.word	0x00000bc6
    2d88:	00000bc6 	.word	0x00000bc6
    2d8c:	00000bc6 	.word	0x00000bc6
    2d90:	00000bc6 	.word	0x00000bc6
    2d94:	00000bc6 	.word	0x00000bc6
    2d98:	00000bc6 	.word	0x00000bc6
    2d9c:	00000bc6 	.word	0x00000bc6
    2da0:	00000bc6 	.word	0x00000bc6
    2da4:	00000bc6 	.word	0x00000bc6
    2da8:	00000bc6 	.word	0x00000bc6
    2dac:	00000bc6 	.word	0x00000bc6
    2db0:	00000bc6 	.word	0x00000bc6
    2db4:	00000bc6 	.word	0x00000bc6
    2db8:	00000bc6 	.word	0x00000bc6
    2dbc:	00000bc6 	.word	0x00000bc6
    2dc0:	00000bc6 	.word	0x00000bc6
    2dc4:	00000bc6 	.word	0x00000bc6
    2dc8:	00000bc6 	.word	0x00000bc6
    2dcc:	00000bc6 	.word	0x00000bc6
    2dd0:	00000bc6 	.word	0x00000bc6
    2dd4:	00000bc6 	.word	0x00000bc6
    2dd8:	00000bc6 	.word	0x00000bc6
    2ddc:	00000bc6 	.word	0x00000bc6
    2de0:	00000bc6 	.word	0x00000bc6
    2de4:	00000bc6 	.word	0x00000bc6
    2de8:	00000bc6 	.word	0x00000bc6
    2dec:	00000bc6 	.word	0x00000bc6
    2df0:	00000bc6 	.word	0x00000bc6
    2df4:	00000bc6 	.word	0x00000bc6
    2df8:	00000bc6 	.word	0x00000bc6
    2dfc:	00000bc6 	.word	0x00000bc6
    2e00:	00000bc6 	.word	0x00000bc6
    2e04:	00000bc6 	.word	0x00000bc6
    2e08:	00000bc6 	.word	0x00000bc6
    2e0c:	00000bc6 	.word	0x00000bc6
    2e10:	00000bc6 	.word	0x00000bc6
    2e14:	00000bc6 	.word	0x00000bc6
    2e18:	00000bc6 	.word	0x00000bc6
    2e1c:	00000bc6 	.word	0x00000bc6
    2e20:	00000bc6 	.word	0x00000bc6
    2e24:	00000bc6 	.word	0x00000bc6
    2e28:	00000bc6 	.word	0x00000bc6
    2e2c:	00000bc6 	.word	0x00000bc6
    2e30:	00000bc6 	.word	0x00000bc6
    2e34:	00000bc6 	.word	0x00000bc6
    2e38:	00000bc6 	.word	0x00000bc6
    2e3c:	00000bc6 	.word	0x00000bc6
    2e40:	00000bc6 	.word	0x00000bc6
    2e44:	00000bc6 	.word	0x00000bc6
    2e48:	00000bc6 	.word	0x00000bc6
    2e4c:	00000bc6 	.word	0x00000bc6
    2e50:	00000bc6 	.word	0x00000bc6
    2e54:	00000bc6 	.word	0x00000bc6
    2e58:	00000bc6 	.word	0x00000bc6
    2e5c:	00000bc6 	.word	0x00000bc6
    2e60:	00000bc6 	.word	0x00000bc6
    2e64:	00000bc6 	.word	0x00000bc6
    2e68:	00000bc6 	.word	0x00000bc6
    2e6c:	00000bc6 	.word	0x00000bc6
    2e70:	00000bc6 	.word	0x00000bc6
    2e74:	00000bc6 	.word	0x00000bc6
    2e78:	00000bc6 	.word	0x00000bc6
    2e7c:	00000bc6 	.word	0x00000bc6
    2e80:	00000bc6 	.word	0x00000bc6
    2e84:	00000bc6 	.word	0x00000bc6
    2e88:	00000bc6 	.word	0x00000bc6
    2e8c:	00000bc6 	.word	0x00000bc6
    2e90:	00000bc6 	.word	0x00000bc6
    2e94:	00000bc6 	.word	0x00000bc6
    2e98:	00000bc6 	.word	0x00000bc6
    2e9c:	00000bc6 	.word	0x00000bc6
    2ea0:	00000bc6 	.word	0x00000bc6
    2ea4:	00000bc6 	.word	0x00000bc6
    2ea8:	00000bc6 	.word	0x00000bc6
    2eac:	00000d60 	.word	0x00000d60
    2eb0:	00000dc0 	.word	0x00000dc0
    2eb4:	00000df0 	.word	0x00000df0
    2eb8:	00000bc6 	.word	0x00000bc6
    2ebc:	00000bc6 	.word	0x00000bc6
    2ec0:	00000bc8 	.word	0x00000bc8
    2ec4:	000011e2 	.word	0x000011e2
    2ec8:	0000122c 	.word	0x0000122c
    2ecc:	0000124a 	.word	0x0000124a
    2ed0:	00001286 	.word	0x00001286
    2ed4:	00001268 	.word	0x00001268
    2ed8:	0000131a 	.word	0x0000131a
    2edc:	000012e4 	.word	0x000012e4
    2ee0:	000012be 	.word	0x000012be
    2ee4:	000011fc 	.word	0x000011fc
    2ee8:	000011fc 	.word	0x000011fc
    2eec:	000011fc 	.word	0x000011fc
    2ef0:	000011fc 	.word	0x000011fc
    2ef4:	000011fc 	.word	0x000011fc
    2ef8:	000011fc 	.word	0x000011fc
    2efc:	000011fc 	.word	0x000011fc
    2f00:	000011fc 	.word	0x000011fc
    2f04:	000011fc 	.word	0x000011fc
    2f08:	000011fc 	.word	0x000011fc
    2f0c:	000011fc 	.word	0x000011fc
    2f10:	000011fc 	.word	0x000011fc
    2f14:	000011fc 	.word	0x000011fc
    2f18:	000011fc 	.word	0x000011fc
    2f1c:	000011fc 	.word	0x000011fc
    2f20:	000011fc 	.word	0x000011fc
    2f24:	000011fc 	.word	0x000011fc
    2f28:	000011fc 	.word	0x000011fc
    2f2c:	000011fc 	.word	0x000011fc
    2f30:	000011fc 	.word	0x000011fc
    2f34:	000011fc 	.word	0x000011fc
    2f38:	000011fc 	.word	0x000011fc
    2f3c:	000011fc 	.word	0x000011fc
    2f40:	000011fc 	.word	0x000011fc
    2f44:	000011fc 	.word	0x000011fc
    2f48:	000011fc 	.word	0x000011fc
    2f4c:	000011fc 	.word	0x000011fc
    2f50:	000011fc 	.word	0x000011fc
    2f54:	000011fc 	.word	0x000011fc
    2f58:	000011fc 	.word	0x000011fc
    2f5c:	000011fc 	.word	0x000011fc
    2f60:	000011fc 	.word	0x000011fc
    2f64:	000011fc 	.word	0x000011fc
    2f68:	000011fc 	.word	0x000011fc
    2f6c:	000011fc 	.word	0x000011fc
    2f70:	000011fc 	.word	0x000011fc
    2f74:	000011fc 	.word	0x000011fc
    2f78:	000011fc 	.word	0x000011fc
    2f7c:	000011fc 	.word	0x000011fc
    2f80:	000011fc 	.word	0x000011fc
    2f84:	000011fc 	.word	0x000011fc
    2f88:	000011fc 	.word	0x000011fc
    2f8c:	000011fc 	.word	0x000011fc
    2f90:	000011fc 	.word	0x000011fc
    2f94:	000011fc 	.word	0x000011fc
    2f98:	000011fc 	.word	0x000011fc
    2f9c:	000011fc 	.word	0x000011fc
    2fa0:	000011fc 	.word	0x000011fc
    2fa4:	000011fc 	.word	0x000011fc
    2fa8:	000011fc 	.word	0x000011fc
    2fac:	000011fc 	.word	0x000011fc
    2fb0:	000011fc 	.word	0x000011fc
    2fb4:	000011fc 	.word	0x000011fc
    2fb8:	000011fc 	.word	0x000011fc
    2fbc:	000011fc 	.word	0x000011fc
    2fc0:	000011fc 	.word	0x000011fc
    2fc4:	000011fc 	.word	0x000011fc
    2fc8:	000011fc 	.word	0x000011fc
    2fcc:	000011fc 	.word	0x000011fc
    2fd0:	000011fc 	.word	0x000011fc
    2fd4:	000011fc 	.word	0x000011fc
    2fd8:	000011fc 	.word	0x000011fc
    2fdc:	000011fc 	.word	0x000011fc
    2fe0:	000011fc 	.word	0x000011fc
    2fe4:	000011fc 	.word	0x000011fc
    2fe8:	000011fc 	.word	0x000011fc
    2fec:	000011fc 	.word	0x000011fc
    2ff0:	000011fc 	.word	0x000011fc
    2ff4:	000011fc 	.word	0x000011fc
    2ff8:	000011fc 	.word	0x000011fc
    2ffc:	000011fc 	.word	0x000011fc
    3000:	000011fc 	.word	0x000011fc
    3004:	000011fc 	.word	0x000011fc
    3008:	000011fc 	.word	0x000011fc
    300c:	000011fc 	.word	0x000011fc
    3010:	000011fc 	.word	0x000011fc
    3014:	000011fc 	.word	0x000011fc
    3018:	000011fc 	.word	0x000011fc
    301c:	000011fc 	.word	0x000011fc
    3020:	000011fc 	.word	0x000011fc
    3024:	000011fc 	.word	0x000011fc
    3028:	000011fc 	.word	0x000011fc
    302c:	000011fc 	.word	0x000011fc
    3030:	000011fc 	.word	0x000011fc
    3034:	000011fc 	.word	0x000011fc
    3038:	000011fc 	.word	0x000011fc
    303c:	000011fc 	.word	0x000011fc
    3040:	000011fc 	.word	0x000011fc
    3044:	000011fc 	.word	0x000011fc
    3048:	000011fc 	.word	0x000011fc
    304c:	000011fc 	.word	0x000011fc
    3050:	000011fc 	.word	0x000011fc
    3054:	00001302 	.word	0x00001302
    3058:	00001338 	.word	0x00001338
    305c:	000011fc 	.word	0x000011fc
    3060:	00001058 	.word	0x00001058
    3064:	000010be 	.word	0x000010be
    3068:	00001206 	.word	0x00001206

0000306c <tc_interrupt_vectors.10500>:
    306c:	100f0e0d 14131211 42000800 42000c00     ...........B...B
    307c:	42001000 42001400 42001800 42001c00     ...B...B...B...B
    308c:	000021f6 000021f2 000021f2 00002242     .!...!...!..B"..
    309c:	00002242 0000220a 000021fc 00002210     B"..."...!..."..
    30ac:	000022c8 000022a8 000022a8 00002318     ."..."..."...#..
    30bc:	000022ba 000022d6 000022ac 000022e4     ."..."..."..."..
    30cc:	6c6c6548 6f57206f 21646c72 0000000a     Hello World!....

000030dc <_init>:
    30dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    30de:	46c0      	nop			; (mov r8, r8)
    30e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    30e2:	bc08      	pop	{r3}
    30e4:	469e      	mov	lr, r3
    30e6:	4770      	bx	lr

000030e8 <__init_array_start>:
    30e8:	000000cd 	.word	0x000000cd

000030ec <_fini>:
    30ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    30ee:	46c0      	nop			; (mov r8, r8)
    30f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
    30f2:	bc08      	pop	{r3}
    30f4:	469e      	mov	lr, r3
    30f6:	4770      	bx	lr

000030f8 <__fini_array_start>:
    30f8:	000000a5 	.word	0x000000a5
