{"position": "Staff Product Development Engineer", "company": "Intel Corporation", "profiles": ["Summary Experienced product and nanoscale process development engineer. Developing test methodology, pre- and post-silicon validation platform for nanoscale device, circuit and system characterization at full chip environment deploying innovative tools and techniques utilizing hardware-software interaction and co-design. \nHolds more than 30 technical journal and conference publications including IEEE, JAP, APS, IEDM, etc. Summary Experienced product and nanoscale process development engineer. Developing test methodology, pre- and post-silicon validation platform for nanoscale device, circuit and system characterization at full chip environment deploying innovative tools and techniques utilizing hardware-software interaction and co-design. \nHolds more than 30 technical journal and conference publications including IEEE, JAP, APS, IEDM, etc. Experienced product and nanoscale process development engineer. Developing test methodology, pre- and post-silicon validation platform for nanoscale device, circuit and system characterization at full chip environment deploying innovative tools and techniques utilizing hardware-software interaction and co-design. \nHolds more than 30 technical journal and conference publications including IEEE, JAP, APS, IEDM, etc. Experienced product and nanoscale process development engineer. Developing test methodology, pre- and post-silicon validation platform for nanoscale device, circuit and system characterization at full chip environment deploying innovative tools and techniques utilizing hardware-software interaction and co-design. \nHolds more than 30 technical journal and conference publications including IEEE, JAP, APS, IEDM, etc. Experience Staff Product Development Engineer Intel Corporation April 2015  \u2013 Present (5 months) Portland, Oregon Area 1. Lead test method and test program development for circuit/system characterization and validation  \n2. Pre- and post-si fullchip validation and DFT/DFM  \n3. Coordinate si debug, development and HVM data collection for 10nm processes \n4. Define DFT requirement, planning, hardware/software requirements, development and validation for beyond 10nm processes Sr. Product Development Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Portland, Oregon Area 1. Process technology development for next-generation processes for 10nm node and beyond.  \n2. Test methodology development for next generation via processes for 3D SoCs.  \n3. Define, implement DFT/MFT requirement in pre- and post-silicon for nano-scale processes.  \n4. Develop test methodology, test hardware and software, hardware-software co-design, design for manufacturability for full process life cycle from tape-in to TVC to support Intel's next generation Core and SoC products. PTD R&D Engineer Intel Corporation February 2011  \u2013  March 2014  (3 years 2 months) Portland, Oregon 1. Worked on Intel's 22nm and 14nm process technology development.  \n2. Developed test methodology, test hardware and software for nanoscale process characterization. \n3. Hardware-software co-design to save test time and increased TPT \n4. Worked on the full process life cycle from tape-in to TVC to support Intel's Core and SoC products. Graduate Researcher UC Riverside September 2006  \u2013  January 2011  (4 years 5 months) Riverside, california 1. Research and development in the area of theory, modeling, and simulation of nanoscale electronic and photonic devices and circuits. \n2. Experience in developing custom (10K lines of codes) solid-state device modeling tool. Software projects/applications predicted device performance, provided validation/characterization of advanced nano-electronic devices (carbon/Si 1D/III-V, II-VI nanowire (NW)/Hybrid systems). \n3. Developed several models based on semiclassical and quantum mechanical formalism to investigate performance and performance limits of semiconductor electronic and optoelectronic devices in nanometer scale. Models able to calculate electronic structures, charge density, spin density and investigate effects of scattering due to surface roughness, phonons, edge states, surface states, impurities, etc on the performance of devices based on Carbon, III-V and II-VI, Si materials \u2013 for both MOSFETs and tunneling FETs (TFETs). \n4. Three years R&D experience in theory, modeling, simulating, and analyzing semiconductor electronic and optoelectronic devices in nanometer scale. \n5. Published one book chapter and more than 20 peer reviewed journal and conference papers. \n6. Presented research results in more than 20 peer reviewed conferences and seminars. Device Engineer, Internship Intel September 2009  \u2013  January 2010  (5 months) Sep 8, 2009 \u00ad Jan 1, 2010 \n\u00b7 Worked extensively with device test equipments such as Semiconductor parameter analyzer, \nLogic analyzer, switching matrix, Pulser, Scopes, probe station equipments. Defined \ncharacterization strategy, test flows, and implemented them by coding to understand specific \ndevice issues, which will be implemented through electrical device testing, fed back into process \ndevelopment. \n\u00b7 Invented a novel technique for ultra-low power operation of PCM devices. Assistant Professor Bangladesh University of Engineering and Technology April 2006  \u2013  August 2006  (5 months) Lecturer Bangladesh University of Engineering and Technology January 2004  \u2013  April 2006  (2 years 4 months) Lecturer Ahsanullah University of Science and Technology April 2003  \u2013  January 2004  (10 months) Staff Product Development Engineer Intel Corporation April 2015  \u2013 Present (5 months) Portland, Oregon Area 1. Lead test method and test program development for circuit/system characterization and validation  \n2. Pre- and post-si fullchip validation and DFT/DFM  \n3. Coordinate si debug, development and HVM data collection for 10nm processes \n4. Define DFT requirement, planning, hardware/software requirements, development and validation for beyond 10nm processes Staff Product Development Engineer Intel Corporation April 2015  \u2013 Present (5 months) Portland, Oregon Area 1. Lead test method and test program development for circuit/system characterization and validation  \n2. Pre- and post-si fullchip validation and DFT/DFM  \n3. Coordinate si debug, development and HVM data collection for 10nm processes \n4. Define DFT requirement, planning, hardware/software requirements, development and validation for beyond 10nm processes Sr. Product Development Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Portland, Oregon Area 1. Process technology development for next-generation processes for 10nm node and beyond.  \n2. Test methodology development for next generation via processes for 3D SoCs.  \n3. Define, implement DFT/MFT requirement in pre- and post-silicon for nano-scale processes.  \n4. Develop test methodology, test hardware and software, hardware-software co-design, design for manufacturability for full process life cycle from tape-in to TVC to support Intel's next generation Core and SoC products. Sr. Product Development Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Portland, Oregon Area 1. Process technology development for next-generation processes for 10nm node and beyond.  \n2. Test methodology development for next generation via processes for 3D SoCs.  \n3. Define, implement DFT/MFT requirement in pre- and post-silicon for nano-scale processes.  \n4. Develop test methodology, test hardware and software, hardware-software co-design, design for manufacturability for full process life cycle from tape-in to TVC to support Intel's next generation Core and SoC products. PTD R&D Engineer Intel Corporation February 2011  \u2013  March 2014  (3 years 2 months) Portland, Oregon 1. Worked on Intel's 22nm and 14nm process technology development.  \n2. Developed test methodology, test hardware and software for nanoscale process characterization. \n3. Hardware-software co-design to save test time and increased TPT \n4. Worked on the full process life cycle from tape-in to TVC to support Intel's Core and SoC products. PTD R&D Engineer Intel Corporation February 2011  \u2013  March 2014  (3 years 2 months) Portland, Oregon 1. Worked on Intel's 22nm and 14nm process technology development.  \n2. Developed test methodology, test hardware and software for nanoscale process characterization. \n3. Hardware-software co-design to save test time and increased TPT \n4. Worked on the full process life cycle from tape-in to TVC to support Intel's Core and SoC products. Graduate Researcher UC Riverside September 2006  \u2013  January 2011  (4 years 5 months) Riverside, california 1. Research and development in the area of theory, modeling, and simulation of nanoscale electronic and photonic devices and circuits. \n2. Experience in developing custom (10K lines of codes) solid-state device modeling tool. Software projects/applications predicted device performance, provided validation/characterization of advanced nano-electronic devices (carbon/Si 1D/III-V, II-VI nanowire (NW)/Hybrid systems). \n3. Developed several models based on semiclassical and quantum mechanical formalism to investigate performance and performance limits of semiconductor electronic and optoelectronic devices in nanometer scale. Models able to calculate electronic structures, charge density, spin density and investigate effects of scattering due to surface roughness, phonons, edge states, surface states, impurities, etc on the performance of devices based on Carbon, III-V and II-VI, Si materials \u2013 for both MOSFETs and tunneling FETs (TFETs). \n4. Three years R&D experience in theory, modeling, simulating, and analyzing semiconductor electronic and optoelectronic devices in nanometer scale. \n5. Published one book chapter and more than 20 peer reviewed journal and conference papers. \n6. Presented research results in more than 20 peer reviewed conferences and seminars. Graduate Researcher UC Riverside September 2006  \u2013  January 2011  (4 years 5 months) Riverside, california 1. Research and development in the area of theory, modeling, and simulation of nanoscale electronic and photonic devices and circuits. \n2. Experience in developing custom (10K lines of codes) solid-state device modeling tool. Software projects/applications predicted device performance, provided validation/characterization of advanced nano-electronic devices (carbon/Si 1D/III-V, II-VI nanowire (NW)/Hybrid systems). \n3. Developed several models based on semiclassical and quantum mechanical formalism to investigate performance and performance limits of semiconductor electronic and optoelectronic devices in nanometer scale. Models able to calculate electronic structures, charge density, spin density and investigate effects of scattering due to surface roughness, phonons, edge states, surface states, impurities, etc on the performance of devices based on Carbon, III-V and II-VI, Si materials \u2013 for both MOSFETs and tunneling FETs (TFETs). \n4. Three years R&D experience in theory, modeling, simulating, and analyzing semiconductor electronic and optoelectronic devices in nanometer scale. \n5. Published one book chapter and more than 20 peer reviewed journal and conference papers. \n6. Presented research results in more than 20 peer reviewed conferences and seminars. Device Engineer, Internship Intel September 2009  \u2013  January 2010  (5 months) Sep 8, 2009 \u00ad Jan 1, 2010 \n\u00b7 Worked extensively with device test equipments such as Semiconductor parameter analyzer, \nLogic analyzer, switching matrix, Pulser, Scopes, probe station equipments. Defined \ncharacterization strategy, test flows, and implemented them by coding to understand specific \ndevice issues, which will be implemented through electrical device testing, fed back into process \ndevelopment. \n\u00b7 Invented a novel technique for ultra-low power operation of PCM devices. Device Engineer, Internship Intel September 2009  \u2013  January 2010  (5 months) Sep 8, 2009 \u00ad Jan 1, 2010 \n\u00b7 Worked extensively with device test equipments such as Semiconductor parameter analyzer, \nLogic analyzer, switching matrix, Pulser, Scopes, probe station equipments. Defined \ncharacterization strategy, test flows, and implemented them by coding to understand specific \ndevice issues, which will be implemented through electrical device testing, fed back into process \ndevelopment. \n\u00b7 Invented a novel technique for ultra-low power operation of PCM devices. Assistant Professor Bangladesh University of Engineering and Technology April 2006  \u2013  August 2006  (5 months) Assistant Professor Bangladesh University of Engineering and Technology April 2006  \u2013  August 2006  (5 months) Lecturer Bangladesh University of Engineering and Technology January 2004  \u2013  April 2006  (2 years 4 months) Lecturer Bangladesh University of Engineering and Technology January 2004  \u2013  April 2006  (2 years 4 months) Lecturer Ahsanullah University of Science and Technology April 2003  \u2013  January 2004  (10 months) Lecturer Ahsanullah University of Science and Technology April 2003  \u2013  January 2004  (10 months) Languages English English English Skills Pspice Simulations Matlab COMSOL SPICE Verilog Cadence Python Perl TCL Programming Orcad MPI Bash Multimeter CMOS Semiconductors Characterization Physics Nanotechnology C Electronics Electrical Engineering LaTeX Fortran Algorithms Circuit Design Signal Processing Materials Science VLSI High Performance... IC Nanomaterials Device Characterization C++ Photonics Design of Experiments JMP Numerical Simulation Labview AFM See 26+ \u00a0 \u00a0 See less Skills  Pspice Simulations Matlab COMSOL SPICE Verilog Cadence Python Perl TCL Programming Orcad MPI Bash Multimeter CMOS Semiconductors Characterization Physics Nanotechnology C Electronics Electrical Engineering LaTeX Fortran Algorithms Circuit Design Signal Processing Materials Science VLSI High Performance... IC Nanomaterials Device Characterization C++ Photonics Design of Experiments JMP Numerical Simulation Labview AFM See 26+ \u00a0 \u00a0 See less Pspice Simulations Matlab COMSOL SPICE Verilog Cadence Python Perl TCL Programming Orcad MPI Bash Multimeter CMOS Semiconductors Characterization Physics Nanotechnology C Electronics Electrical Engineering LaTeX Fortran Algorithms Circuit Design Signal Processing Materials Science VLSI High Performance... IC Nanomaterials Device Characterization C++ Photonics Design of Experiments JMP Numerical Simulation Labview AFM See 26+ \u00a0 \u00a0 See less Pspice Simulations Matlab COMSOL SPICE Verilog Cadence Python Perl TCL Programming Orcad MPI Bash Multimeter CMOS Semiconductors Characterization Physics Nanotechnology C Electronics Electrical Engineering LaTeX Fortran Algorithms Circuit Design Signal Processing Materials Science VLSI High Performance... IC Nanomaterials Device Characterization C++ Photonics Design of Experiments JMP Numerical Simulation Labview AFM See 26+ \u00a0 \u00a0 See less Education University of California, Riverside PhD,  Electrical Engineering 2006  \u2013 2010 Purdue University Certificate,  Nanotechnology 2009  \u2013 2009 Summer School University of California, Riverside MS,  Electrical Engineering 2006  \u2013 2009 Bangladesh University of Engineering and Technology MSc,  Nanoelectronics and optoelectronics 2003  \u2013 2005 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1997  \u2013 2003 University of California, Riverside PhD,  Electrical Engineering 2006  \u2013 2010 University of California, Riverside PhD,  Electrical Engineering 2006  \u2013 2010 University of California, Riverside PhD,  Electrical Engineering 2006  \u2013 2010 Purdue University Certificate,  Nanotechnology 2009  \u2013 2009 Summer School Purdue University Certificate,  Nanotechnology 2009  \u2013 2009 Summer School Purdue University Certificate,  Nanotechnology 2009  \u2013 2009 Summer School University of California, Riverside MS,  Electrical Engineering 2006  \u2013 2009 University of California, Riverside MS,  Electrical Engineering 2006  \u2013 2009 University of California, Riverside MS,  Electrical Engineering 2006  \u2013 2009 Bangladesh University of Engineering and Technology MSc,  Nanoelectronics and optoelectronics 2003  \u2013 2005 Bangladesh University of Engineering and Technology MSc,  Nanoelectronics and optoelectronics 2003  \u2013 2005 Bangladesh University of Engineering and Technology MSc,  Nanoelectronics and optoelectronics 2003  \u2013 2005 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1997  \u2013 2003 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1997  \u2013 2003 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1997  \u2013 2003 ", "Experience Sr Staff Product Development Engineer Intel Corporation August 1988  \u2013 Present (27 years 1 month) Sr Staff Product Development Engineer Intel Corporation August 1988  \u2013 Present (27 years 1 month) Sr Staff Product Development Engineer Intel Corporation August 1988  \u2013 Present (27 years 1 month) Skills Memory Operation Memory Test... Advantest/Verigy Testers Computer Programming... Skills  Memory Operation Memory Test... Advantest/Verigy Testers Computer Programming... Memory Operation Memory Test... Advantest/Verigy Testers Computer Programming... Memory Operation Memory Test... Advantest/Verigy Testers Computer Programming... Education University of California, Davis Bachelor of Science (BS),  Physical Electronics and Theoretical Physics 1985  \u2013 1998 University of California, Davis Bachelor of Science (BS),  Physical Electronics and Theoretical Physics 1985  \u2013 1998 University of California, Davis Bachelor of Science (BS),  Physical Electronics and Theoretical Physics 1985  \u2013 1998 University of California, Davis Bachelor of Science (BS),  Physical Electronics and Theoretical Physics 1985  \u2013 1998 ", "Experience Staff Product Development Engineer Intel Corporation July 2000  \u2013 Present (15 years 2 months) Staff Product Development Engineer Intel Corporation July 2000  \u2013 Present (15 years 2 months) Staff Product Development Engineer Intel Corporation July 2000  \u2013 Present (15 years 2 months) Skills Engineering Management Perl Semiconductors IC Design of Experiments Processors R&D Manufacturing Product Development Skills  Engineering Management Perl Semiconductors IC Design of Experiments Processors R&D Manufacturing Product Development Engineering Management Perl Semiconductors IC Design of Experiments Processors R&D Manufacturing Product Development Engineering Management Perl Semiconductors IC Design of Experiments Processors R&D Manufacturing Product Development Education MIT Bachelor of Science (BS),  Electrical and Electronics Engineering 1996  \u2013 2000 MIT Bachelor of Science (BS),  Electrical and Electronics Engineering 1996  \u2013 2000 MIT Bachelor of Science (BS),  Electrical and Electronics Engineering 1996  \u2013 2000 MIT Bachelor of Science (BS),  Electrical and Electronics Engineering 1996  \u2013 2000 ", "Experience Sr Staff Product Development Engineer Intel Corporation Senior Engineer IBM Corporation August 1974  \u2013  March 1996  (21 years 8 months) Sr Staff Product Development Engineer Intel Corporation Sr Staff Product Development Engineer Intel Corporation Senior Engineer IBM Corporation August 1974  \u2013  March 1996  (21 years 8 months) Senior Engineer IBM Corporation August 1974  \u2013  March 1996  (21 years 8 months) Education University of Missouri-Rolla 1971  \u2013 1974 Ohio University MSEE,  Circuit Theory 1967  \u2013 1971 University of Missouri-Rolla 1971  \u2013 1974 University of Missouri-Rolla 1971  \u2013 1974 University of Missouri-Rolla 1971  \u2013 1974 Ohio University MSEE,  Circuit Theory 1967  \u2013 1971 Ohio University MSEE,  Circuit Theory 1967  \u2013 1971 Ohio University MSEE,  Circuit Theory 1967  \u2013 1971 ", "Experience Principal FA Engineer Microchip 2007  \u2013 Present (8 years) Staff Product Development Engineer Intel Corporation January 2000  \u2013  December 2006  (7 years) Staff Failure Analysis Engineer Level One Communications 1995  \u2013  2000  (5 years) Senior Failure Analysis Engineer Sharp Micro-electronics March 1990  \u2013  December 1994  (4 years 10 months) FA Engineer Western Digital Corporation 1989  \u2013  1993  (4 years) Principal FA Engineer Microchip 2007  \u2013 Present (8 years) Principal FA Engineer Microchip 2007  \u2013 Present (8 years) Staff Product Development Engineer Intel Corporation January 2000  \u2013  December 2006  (7 years) Staff Product Development Engineer Intel Corporation January 2000  \u2013  December 2006  (7 years) Staff Failure Analysis Engineer Level One Communications 1995  \u2013  2000  (5 years) Staff Failure Analysis Engineer Level One Communications 1995  \u2013  2000  (5 years) Senior Failure Analysis Engineer Sharp Micro-electronics March 1990  \u2013  December 1994  (4 years 10 months) Senior Failure Analysis Engineer Sharp Micro-electronics March 1990  \u2013  December 1994  (4 years 10 months) FA Engineer Western Digital Corporation 1989  \u2013  1993  (4 years) FA Engineer Western Digital Corporation 1989  \u2013  1993  (4 years) Skills Semiconductors Skills  Semiconductors Semiconductors Semiconductors Education Panjab University 1976  \u2013 1979 Panjab University 1976  \u2013 1979 Panjab University 1976  \u2013 1979 Panjab University 1976  \u2013 1979 ", "Summary \u2022\t2 years\u2019 engineering experience in DFM, quality and reliability enabling for 3D depth camera hardware manufacturing at contract manufacturers.  \n\u2022\t8 years of management and engineering experience in semiconductor package assembly process, equipment and material development. Adept at leading local/ offshore technical teams  \n\u2022\tOut of the box thinker with solid technical and problem solving skills. Six-sigma green belt with multi-year experience in Lean, DFx, SPC, FMEA. Effective presentation, communication and influencing skills.  \n\u2022\tPhD in EE/ MEMS Packaging with 4.0 GPA and author of 5 filed US patents and >30 publications. Consistently exceeded job expectations resulting in fast track growth within the organization. \n Summary \u2022\t2 years\u2019 engineering experience in DFM, quality and reliability enabling for 3D depth camera hardware manufacturing at contract manufacturers.  \n\u2022\t8 years of management and engineering experience in semiconductor package assembly process, equipment and material development. Adept at leading local/ offshore technical teams  \n\u2022\tOut of the box thinker with solid technical and problem solving skills. Six-sigma green belt with multi-year experience in Lean, DFx, SPC, FMEA. Effective presentation, communication and influencing skills.  \n\u2022\tPhD in EE/ MEMS Packaging with 4.0 GPA and author of 5 filed US patents and >30 publications. Consistently exceeded job expectations resulting in fast track growth within the organization. \n \u2022\t2 years\u2019 engineering experience in DFM, quality and reliability enabling for 3D depth camera hardware manufacturing at contract manufacturers.  \n\u2022\t8 years of management and engineering experience in semiconductor package assembly process, equipment and material development. Adept at leading local/ offshore technical teams  \n\u2022\tOut of the box thinker with solid technical and problem solving skills. Six-sigma green belt with multi-year experience in Lean, DFx, SPC, FMEA. Effective presentation, communication and influencing skills.  \n\u2022\tPhD in EE/ MEMS Packaging with 4.0 GPA and author of 5 filed US patents and >30 publications. Consistently exceeded job expectations resulting in fast track growth within the organization. \n \u2022\t2 years\u2019 engineering experience in DFM, quality and reliability enabling for 3D depth camera hardware manufacturing at contract manufacturers.  \n\u2022\t8 years of management and engineering experience in semiconductor package assembly process, equipment and material development. Adept at leading local/ offshore technical teams  \n\u2022\tOut of the box thinker with solid technical and problem solving skills. Six-sigma green belt with multi-year experience in Lean, DFx, SPC, FMEA. Effective presentation, communication and influencing skills.  \n\u2022\tPhD in EE/ MEMS Packaging with 4.0 GPA and author of 5 filed US patents and >30 publications. Consistently exceeded job expectations resulting in fast track growth within the organization. \n Experience Sr. Staff Product Development Engineer Intel Corporation Perceptual Computing Group September 2013  \u2013 Present (2 years) San Francisco Bay Area \u2022\tHardware DFM, quality and reliability lead for Intel RealSenseTM R200 3D depth camera. \n\u2022\tWorked with product design engineers to enable DFM for all optical and thermo-mechanical elements.  \n\u2022\tEnabled contract manufacturers\u2019 quality systems to exceed product yield/DPM goals from pilot builds thru final product ramp. Eg: FMEA based SPC/ QA metrics, Control Plan, Guage R&R, ECO, Data Integrity systems etc.  \n\u2022\tConstructed standards/knowledge based hybrid reliability models leading to early product reliability weakness detection/resolution and 1-shot final reliability certification completion.  \n Technology Development Engineering Manager Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) June 2009  \u2013  September 2013  (4 years 4 months) Chandler, AZ \u2022\tManaged team of 25 senior engineers owning semiconductor assembly technology development and deployment for 22nm and 14nm Intel products. Specific areas include BGA ball attach, Die attach and SMT attach. \n\u2022\tSuccessful in formulating and delivering strategic goals like 5-gen roadmap, workforce development etc. while focusing on day-day tactical aspects such as process certification/transfer, development line division build yield/ throughput etc.  \n\u2022\tAchieved module engineering dept. record OHS (organization health survey) scores (2012, 80.4%) with consistently high manager feedback tool (MFT) scores (>4.75/5.00).  \n Staff Process Technology Development Engineer Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) April 2008  \u2013  August 2009  (1 year 5 months) Chandler, AZ \u2022\tLed off-shore supplier manufacturing process development to meet 32nm client product program requirements. \n\u2022\tAddressed multiple technology and timeline challenges in enabling industry first high density (9/12\u00b5m line/space) substrate technology by collaborating with supplier, Intel assembly, yield and reliability engineering  \n \n Senior Process Technology Development Engineer Intel Corporation August 2005  \u2013  March 2008  (2 years 8 months) Phoenix, Arizona Area \u2022\tTeam lead for developing and implementing next generation solder paste and flux print passive/ball attach process/equipment for all classes/generations of Intel products. Invented breakthrough \u201cPaste Fiducial Alignment Technique\u201d that reduced package rework rates from 1% to <0.01% and saved $43M capital avoidance. \n\u2022\tLed the assembly lead-free, halogen-free transition by bringing in several process/equipment innovations with no yield and reliability margin loss. \n\u2022\tIngrained fundamental and advanced statistical concepts of HVM manufacturing DFx, SPC, FMEA, Guage R&R, DOE, etc. \n Graduate Research Assistant The University of Texas at Dallas, School of Engineering August 2000  \u2013  July 2005  (5 years) Richardson, Texas \uf0a7 Developed 5:1 aspect ratio \u201cMetalMEMS\u201d process at UTD cleanroom to provide foundry services to Zyvex corporation, Richardson, TX. The project involved all aspects from making optical masks to delivering released parts. Research Intern Microfab Technologies May 2003  \u2013  July 2004  (1 year 3 months) Plano, Texas \uf0a7 Implemented a micro-optical subassembly consisting of an inkjet printed microlens on top of a SU8 pedestal for wafer-level optical coupling of VCSEL/PD array to improve VCSEL to fiber optical coupling efficiency. Sr. Staff Product Development Engineer Intel Corporation Perceptual Computing Group September 2013  \u2013 Present (2 years) San Francisco Bay Area \u2022\tHardware DFM, quality and reliability lead for Intel RealSenseTM R200 3D depth camera. \n\u2022\tWorked with product design engineers to enable DFM for all optical and thermo-mechanical elements.  \n\u2022\tEnabled contract manufacturers\u2019 quality systems to exceed product yield/DPM goals from pilot builds thru final product ramp. Eg: FMEA based SPC/ QA metrics, Control Plan, Guage R&R, ECO, Data Integrity systems etc.  \n\u2022\tConstructed standards/knowledge based hybrid reliability models leading to early product reliability weakness detection/resolution and 1-shot final reliability certification completion.  \n Sr. Staff Product Development Engineer Intel Corporation Perceptual Computing Group September 2013  \u2013 Present (2 years) San Francisco Bay Area \u2022\tHardware DFM, quality and reliability lead for Intel RealSenseTM R200 3D depth camera. \n\u2022\tWorked with product design engineers to enable DFM for all optical and thermo-mechanical elements.  \n\u2022\tEnabled contract manufacturers\u2019 quality systems to exceed product yield/DPM goals from pilot builds thru final product ramp. Eg: FMEA based SPC/ QA metrics, Control Plan, Guage R&R, ECO, Data Integrity systems etc.  \n\u2022\tConstructed standards/knowledge based hybrid reliability models leading to early product reliability weakness detection/resolution and 1-shot final reliability certification completion.  \n Technology Development Engineering Manager Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) June 2009  \u2013  September 2013  (4 years 4 months) Chandler, AZ \u2022\tManaged team of 25 senior engineers owning semiconductor assembly technology development and deployment for 22nm and 14nm Intel products. Specific areas include BGA ball attach, Die attach and SMT attach. \n\u2022\tSuccessful in formulating and delivering strategic goals like 5-gen roadmap, workforce development etc. while focusing on day-day tactical aspects such as process certification/transfer, development line division build yield/ throughput etc.  \n\u2022\tAchieved module engineering dept. record OHS (organization health survey) scores (2012, 80.4%) with consistently high manager feedback tool (MFT) scores (>4.75/5.00).  \n Technology Development Engineering Manager Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) June 2009  \u2013  September 2013  (4 years 4 months) Chandler, AZ \u2022\tManaged team of 25 senior engineers owning semiconductor assembly technology development and deployment for 22nm and 14nm Intel products. Specific areas include BGA ball attach, Die attach and SMT attach. \n\u2022\tSuccessful in formulating and delivering strategic goals like 5-gen roadmap, workforce development etc. while focusing on day-day tactical aspects such as process certification/transfer, development line division build yield/ throughput etc.  \n\u2022\tAchieved module engineering dept. record OHS (organization health survey) scores (2012, 80.4%) with consistently high manager feedback tool (MFT) scores (>4.75/5.00).  \n Staff Process Technology Development Engineer Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) April 2008  \u2013  August 2009  (1 year 5 months) Chandler, AZ \u2022\tLed off-shore supplier manufacturing process development to meet 32nm client product program requirements. \n\u2022\tAddressed multiple technology and timeline challenges in enabling industry first high density (9/12\u00b5m line/space) substrate technology by collaborating with supplier, Intel assembly, yield and reliability engineering  \n \n Staff Process Technology Development Engineer Intel Corporation, Assembly and Test Technology Development (ATTD), Technology Manf Group (TMG) April 2008  \u2013  August 2009  (1 year 5 months) Chandler, AZ \u2022\tLed off-shore supplier manufacturing process development to meet 32nm client product program requirements. \n\u2022\tAddressed multiple technology and timeline challenges in enabling industry first high density (9/12\u00b5m line/space) substrate technology by collaborating with supplier, Intel assembly, yield and reliability engineering  \n \n Senior Process Technology Development Engineer Intel Corporation August 2005  \u2013  March 2008  (2 years 8 months) Phoenix, Arizona Area \u2022\tTeam lead for developing and implementing next generation solder paste and flux print passive/ball attach process/equipment for all classes/generations of Intel products. Invented breakthrough \u201cPaste Fiducial Alignment Technique\u201d that reduced package rework rates from 1% to <0.01% and saved $43M capital avoidance. \n\u2022\tLed the assembly lead-free, halogen-free transition by bringing in several process/equipment innovations with no yield and reliability margin loss. \n\u2022\tIngrained fundamental and advanced statistical concepts of HVM manufacturing DFx, SPC, FMEA, Guage R&R, DOE, etc. \n Senior Process Technology Development Engineer Intel Corporation August 2005  \u2013  March 2008  (2 years 8 months) Phoenix, Arizona Area \u2022\tTeam lead for developing and implementing next generation solder paste and flux print passive/ball attach process/equipment for all classes/generations of Intel products. Invented breakthrough \u201cPaste Fiducial Alignment Technique\u201d that reduced package rework rates from 1% to <0.01% and saved $43M capital avoidance. \n\u2022\tLed the assembly lead-free, halogen-free transition by bringing in several process/equipment innovations with no yield and reliability margin loss. \n\u2022\tIngrained fundamental and advanced statistical concepts of HVM manufacturing DFx, SPC, FMEA, Guage R&R, DOE, etc. \n Graduate Research Assistant The University of Texas at Dallas, School of Engineering August 2000  \u2013  July 2005  (5 years) Richardson, Texas \uf0a7 Developed 5:1 aspect ratio \u201cMetalMEMS\u201d process at UTD cleanroom to provide foundry services to Zyvex corporation, Richardson, TX. The project involved all aspects from making optical masks to delivering released parts. Graduate Research Assistant The University of Texas at Dallas, School of Engineering August 2000  \u2013  July 2005  (5 years) Richardson, Texas \uf0a7 Developed 5:1 aspect ratio \u201cMetalMEMS\u201d process at UTD cleanroom to provide foundry services to Zyvex corporation, Richardson, TX. The project involved all aspects from making optical masks to delivering released parts. Research Intern Microfab Technologies May 2003  \u2013  July 2004  (1 year 3 months) Plano, Texas \uf0a7 Implemented a micro-optical subassembly consisting of an inkjet printed microlens on top of a SU8 pedestal for wafer-level optical coupling of VCSEL/PD array to improve VCSEL to fiber optical coupling efficiency. Research Intern Microfab Technologies May 2003  \u2013  July 2004  (1 year 3 months) Plano, Texas \uf0a7 Implemented a micro-optical subassembly consisting of an inkjet printed microlens on top of a SU8 pedestal for wafer-level optical coupling of VCSEL/PD array to improve VCSEL to fiber optical coupling efficiency. Languages Telugu Hindi Telugu Hindi Telugu Hindi Skills Semiconductors Six Sigma Manufacturing Engineering MEMS Strategy Process Simulation Metrology Management Automation Yield Reliability Failure Analysis Process Engineering Thin Films Design of Experiments JMP IC Product Development Product Engineering See 5+ \u00a0 \u00a0 See less Skills  Semiconductors Six Sigma Manufacturing Engineering MEMS Strategy Process Simulation Metrology Management Automation Yield Reliability Failure Analysis Process Engineering Thin Films Design of Experiments JMP IC Product Development Product Engineering See 5+ \u00a0 \u00a0 See less Semiconductors Six Sigma Manufacturing Engineering MEMS Strategy Process Simulation Metrology Management Automation Yield Reliability Failure Analysis Process Engineering Thin Films Design of Experiments JMP IC Product Development Product Engineering See 5+ \u00a0 \u00a0 See less Semiconductors Six Sigma Manufacturing Engineering MEMS Strategy Process Simulation Metrology Management Automation Yield Reliability Failure Analysis Process Engineering Thin Films Design of Experiments JMP IC Product Development Product Engineering See 5+ \u00a0 \u00a0 See less Education The University of Texas at Dallas PhD,  Electrical Engineering , 4.00 2002  \u2013 2005 Heterogeneous MEMS Packaging Activities and Societies:\u00a0 PhD thesis titled \u201cMEMS for heterogeneous integration of micro-systems- optical ,  RF and microfluidic\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas Master of Science (MS),  Electrical Engineering , 4.00 2000  \u2013 2002 Activities and Societies:\u00a0 Thesis titled \u201cRealization of metallic clamped-clamped beam nano/micro scale resonators\u201d Advisor Dr. Jeong Bong Lee Osmania University BE,  ECE , 3.75 1996  \u2013 2000 Bachelor of Technology in Electronics and Communication Activities and Societies:\u00a0 Final year project titled \u201cDesign and realization of precision X-Y plotter implemented using Atmel 89C51 micro controller\u201d The University of Texas at Dallas PhD,  Electrical Engineering , 4.00 2002  \u2013 2005 Heterogeneous MEMS Packaging Activities and Societies:\u00a0 PhD thesis titled \u201cMEMS for heterogeneous integration of micro-systems- optical ,  RF and microfluidic\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas PhD,  Electrical Engineering , 4.00 2002  \u2013 2005 Heterogeneous MEMS Packaging Activities and Societies:\u00a0 PhD thesis titled \u201cMEMS for heterogeneous integration of micro-systems- optical ,  RF and microfluidic\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas PhD,  Electrical Engineering , 4.00 2002  \u2013 2005 Heterogeneous MEMS Packaging Activities and Societies:\u00a0 PhD thesis titled \u201cMEMS for heterogeneous integration of micro-systems- optical ,  RF and microfluidic\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas Master of Science (MS),  Electrical Engineering , 4.00 2000  \u2013 2002 Activities and Societies:\u00a0 Thesis titled \u201cRealization of metallic clamped-clamped beam nano/micro scale resonators\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas Master of Science (MS),  Electrical Engineering , 4.00 2000  \u2013 2002 Activities and Societies:\u00a0 Thesis titled \u201cRealization of metallic clamped-clamped beam nano/micro scale resonators\u201d Advisor Dr. Jeong Bong Lee The University of Texas at Dallas Master of Science (MS),  Electrical Engineering , 4.00 2000  \u2013 2002 Activities and Societies:\u00a0 Thesis titled \u201cRealization of metallic clamped-clamped beam nano/micro scale resonators\u201d Advisor Dr. Jeong Bong Lee Osmania University BE,  ECE , 3.75 1996  \u2013 2000 Bachelor of Technology in Electronics and Communication Activities and Societies:\u00a0 Final year project titled \u201cDesign and realization of precision X-Y plotter implemented using Atmel 89C51 micro controller\u201d Osmania University BE,  ECE , 3.75 1996  \u2013 2000 Bachelor of Technology in Electronics and Communication Activities and Societies:\u00a0 Final year project titled \u201cDesign and realization of precision X-Y plotter implemented using Atmel 89C51 micro controller\u201d Osmania University BE,  ECE , 3.75 1996  \u2013 2000 Bachelor of Technology in Electronics and Communication Activities and Societies:\u00a0 Final year project titled \u201cDesign and realization of precision X-Y plotter implemented using Atmel 89C51 micro controller\u201d Honors & Awards ", "Experience Sr. Principal Engineer Western Digital May 2009  \u2013 Present (6 years 4 months) Development of next generation magnetic head for Heat Assisted Magnetic Recording (HAMR). Focus on wafer level optical test methods for early feedback on head performance. Staff Scientist Emcore March 2008  \u2013  April 2009  (1 year 2 months) Design of a tunable TOSA (transmit optical sub-assembly) for DWDM networks. Sr. Staff Product Development Engineer Intel Corporation May 2002  \u2013  March 2008  (5 years 11 months) \u2022\tDevelopment of a tunable external cavity laser for telecom long-haul and metro applications. Manufacturing support during high volume production phase. \n\u2022\tPrototyping a tunable transmitter for small form factor 300 pin transponder comprising an external cavity laser co-packaged with InP Mach-Zehender modulator. \n\u2022\tResearch work on integration of InP Mach-Zehender modulator with the gain chip of a tunable external cavity laser. Senior Design Engineer New Focus July 2000  \u2013  May 2002  (1 year 11 months) \u2022\tPrototyping a tunable external cavity laser for telecom long-haul and metro applications. Several design solutions were explored and the best solution was selected. The program was acquired by Intel Corporation in 2002. Senior Scientist Siros Technologies June 1997  \u2013  June 2000  (3 years 1 month) \u2022\tRecording media optimization and test for multiple-layer optical data storage using phase change materials.  \n\u2022\tDevelopment of a concept and experimental implementation of an optical data storage by selective localized alteration of a format hologram recorded in a photopolymer. \n\u2022\tExperimental implementation of an apparatus for multiple layer reflection micro-hologram storage. \n\u2022\tSystem optimization for holographic data storage in LiNbO3 crystals. Post-doctoral Fellow Stanford University October 1995  \u2013  May 1997  (1 year 8 months) \u2022\tInvestigation of holographic properties of photochromic organic films sensitized for red light. Research Fellow A. F. Ioffe Physical Technical Institute (St.-Petersburg, Russia) March 1992  \u2013  October 1995  (3 years 8 months) \u2022\tExperimental investigation of non-stationary holographic recording techniques (\u201cMoving Gratings\u201d, \u201cAC Field\u201d) for photorefractive crystals of the BSO type. \n\u2022\tFirst realization of the majority of photorefractive phase conjugators using holographic recording in sillenites in the presence of an external AC electric field. \n\u2022\tDevelopment of a new technique for photoexcited charge carrier Hall mobility measurement in photoconductive crystals. Sr. Principal Engineer Western Digital May 2009  \u2013 Present (6 years 4 months) Development of next generation magnetic head for Heat Assisted Magnetic Recording (HAMR). Focus on wafer level optical test methods for early feedback on head performance. Sr. Principal Engineer Western Digital May 2009  \u2013 Present (6 years 4 months) Development of next generation magnetic head for Heat Assisted Magnetic Recording (HAMR). Focus on wafer level optical test methods for early feedback on head performance. Staff Scientist Emcore March 2008  \u2013  April 2009  (1 year 2 months) Design of a tunable TOSA (transmit optical sub-assembly) for DWDM networks. Staff Scientist Emcore March 2008  \u2013  April 2009  (1 year 2 months) Design of a tunable TOSA (transmit optical sub-assembly) for DWDM networks. Sr. Staff Product Development Engineer Intel Corporation May 2002  \u2013  March 2008  (5 years 11 months) \u2022\tDevelopment of a tunable external cavity laser for telecom long-haul and metro applications. Manufacturing support during high volume production phase. \n\u2022\tPrototyping a tunable transmitter for small form factor 300 pin transponder comprising an external cavity laser co-packaged with InP Mach-Zehender modulator. \n\u2022\tResearch work on integration of InP Mach-Zehender modulator with the gain chip of a tunable external cavity laser. Sr. Staff Product Development Engineer Intel Corporation May 2002  \u2013  March 2008  (5 years 11 months) \u2022\tDevelopment of a tunable external cavity laser for telecom long-haul and metro applications. Manufacturing support during high volume production phase. \n\u2022\tPrototyping a tunable transmitter for small form factor 300 pin transponder comprising an external cavity laser co-packaged with InP Mach-Zehender modulator. \n\u2022\tResearch work on integration of InP Mach-Zehender modulator with the gain chip of a tunable external cavity laser. Senior Design Engineer New Focus July 2000  \u2013  May 2002  (1 year 11 months) \u2022\tPrototyping a tunable external cavity laser for telecom long-haul and metro applications. Several design solutions were explored and the best solution was selected. The program was acquired by Intel Corporation in 2002. Senior Design Engineer New Focus July 2000  \u2013  May 2002  (1 year 11 months) \u2022\tPrototyping a tunable external cavity laser for telecom long-haul and metro applications. Several design solutions were explored and the best solution was selected. The program was acquired by Intel Corporation in 2002. Senior Scientist Siros Technologies June 1997  \u2013  June 2000  (3 years 1 month) \u2022\tRecording media optimization and test for multiple-layer optical data storage using phase change materials.  \n\u2022\tDevelopment of a concept and experimental implementation of an optical data storage by selective localized alteration of a format hologram recorded in a photopolymer. \n\u2022\tExperimental implementation of an apparatus for multiple layer reflection micro-hologram storage. \n\u2022\tSystem optimization for holographic data storage in LiNbO3 crystals. Senior Scientist Siros Technologies June 1997  \u2013  June 2000  (3 years 1 month) \u2022\tRecording media optimization and test for multiple-layer optical data storage using phase change materials.  \n\u2022\tDevelopment of a concept and experimental implementation of an optical data storage by selective localized alteration of a format hologram recorded in a photopolymer. \n\u2022\tExperimental implementation of an apparatus for multiple layer reflection micro-hologram storage. \n\u2022\tSystem optimization for holographic data storage in LiNbO3 crystals. Post-doctoral Fellow Stanford University October 1995  \u2013  May 1997  (1 year 8 months) \u2022\tInvestigation of holographic properties of photochromic organic films sensitized for red light. Post-doctoral Fellow Stanford University October 1995  \u2013  May 1997  (1 year 8 months) \u2022\tInvestigation of holographic properties of photochromic organic films sensitized for red light. Research Fellow A. F. Ioffe Physical Technical Institute (St.-Petersburg, Russia) March 1992  \u2013  October 1995  (3 years 8 months) \u2022\tExperimental investigation of non-stationary holographic recording techniques (\u201cMoving Gratings\u201d, \u201cAC Field\u201d) for photorefractive crystals of the BSO type. \n\u2022\tFirst realization of the majority of photorefractive phase conjugators using holographic recording in sillenites in the presence of an external AC electric field. \n\u2022\tDevelopment of a new technique for photoexcited charge carrier Hall mobility measurement in photoconductive crystals. Research Fellow A. F. Ioffe Physical Technical Institute (St.-Petersburg, Russia) March 1992  \u2013  October 1995  (3 years 8 months) \u2022\tExperimental investigation of non-stationary holographic recording techniques (\u201cMoving Gratings\u201d, \u201cAC Field\u201d) for photorefractive crystals of the BSO type. \n\u2022\tFirst realization of the majority of photorefractive phase conjugators using holographic recording in sillenites in the presence of an external AC electric field. \n\u2022\tDevelopment of a new technique for photoexcited charge carrier Hall mobility measurement in photoconductive crystals. Languages English Full professional proficiency Russian Native or bilingual proficiency English Full professional proficiency Russian Native or bilingual proficiency English Full professional proficiency Russian Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Skills Semiconductors Optics Laser Physics Laser R&D Product Development Testing Manufacturing Integration Failure Analysis Embedded Systems Design of Experiments Thin Films Simulations Sensors MEMS See 1+ \u00a0 \u00a0 See less Skills  Semiconductors Optics Laser Physics Laser R&D Product Development Testing Manufacturing Integration Failure Analysis Embedded Systems Design of Experiments Thin Films Simulations Sensors MEMS See 1+ \u00a0 \u00a0 See less Semiconductors Optics Laser Physics Laser R&D Product Development Testing Manufacturing Integration Failure Analysis Embedded Systems Design of Experiments Thin Films Simulations Sensors MEMS See 1+ \u00a0 \u00a0 See less Semiconductors Optics Laser Physics Laser R&D Product Development Testing Manufacturing Integration Failure Analysis Embedded Systems Design of Experiments Thin Films Simulations Sensors MEMS See 1+ \u00a0 \u00a0 See less Education Stanford University Post Doctoral research,  Holography 1995  \u2013 1997 A. F. Ioffe Physical Technical Institute (St.-Petersburg, Russia) Ph.D.,  Solid States Physics 1988  \u2013 1992 Thesis title: \u201cInvestigation of two- and four-wave mixing in cubic photorefractive crystals\u201d. Thesis Advisor: Prof. Sergei I. Stepanov. Peter the Great St.Petersburg Polytechnic University Ms,  Radiophysics and Electronics with emphasis on Quantum Electronics 1982  \u2013 1988 Thesis title: \u201cPassive phase-conjugators based on photorefractive Bi12TiO20 crystal\u201d. Thesis Advisor: Prof. Sergei I. Stepanov. Stanford University Post Doctoral research,  Holography 1995  \u2013 1997 Stanford University Post Doctoral research,  Holography 1995  \u2013 1997 Stanford University Post Doctoral research,  Holography 1995  \u2013 1997 A. F. Ioffe Physical Technical Institute (St.-Petersburg, Russia) Ph.D.,  Solid States Physics 1988  \u2013 1992 Thesis title: \u201cInvestigation of two- and four-wave mixing in cubic photorefractive crystals\u201d. Thesis Advisor: Prof. Sergei I. Stepanov. A. F. Ioffe Physical Technical Institute (St.-Petersburg, Russia) Ph.D.,  Solid States Physics 1988  \u2013 1992 Thesis title: \u201cInvestigation of two- and four-wave mixing in cubic photorefractive crystals\u201d. Thesis Advisor: Prof. Sergei I. Stepanov. A. F. Ioffe Physical Technical Institute (St.-Petersburg, Russia) Ph.D.,  Solid States Physics 1988  \u2013 1992 Thesis title: \u201cInvestigation of two- and four-wave mixing in cubic photorefractive crystals\u201d. Thesis Advisor: Prof. Sergei I. Stepanov. Peter the Great St.Petersburg Polytechnic University Ms,  Radiophysics and Electronics with emphasis on Quantum Electronics 1982  \u2013 1988 Thesis title: \u201cPassive phase-conjugators based on photorefractive Bi12TiO20 crystal\u201d. Thesis Advisor: Prof. Sergei I. Stepanov. Peter the Great St.Petersburg Polytechnic University Ms,  Radiophysics and Electronics with emphasis on Quantum Electronics 1982  \u2013 1988 Thesis title: \u201cPassive phase-conjugators based on photorefractive Bi12TiO20 crystal\u201d. Thesis Advisor: Prof. Sergei I. Stepanov. Peter the Great St.Petersburg Polytechnic University Ms,  Radiophysics and Electronics with emphasis on Quantum Electronics 1982  \u2013 1988 Thesis title: \u201cPassive phase-conjugators based on photorefractive Bi12TiO20 crystal\u201d. Thesis Advisor: Prof. Sergei I. Stepanov. Honors & Awards Additional Honors & Awards - 2005\u2019 Intel Achievement Award (for development of a tunable laser with industry-leading performance). \n- Photonics Spectra 2001 Circle of Excellence Award (Network Tunable Laser) \n- DAAD (German Academic Exchange Service, Bonn) 1994 Scholarship. \n- International Science Foundation (New York, USA) 1994 Long Term Research Grant. \n- A.F.Ioffe Institute 1994' Division Award. \n- A.F.Ioffe Institute 1989' Division Award. Additional Honors & Awards - 2005\u2019 Intel Achievement Award (for development of a tunable laser with industry-leading performance). \n- Photonics Spectra 2001 Circle of Excellence Award (Network Tunable Laser) \n- DAAD (German Academic Exchange Service, Bonn) 1994 Scholarship. \n- International Science Foundation (New York, USA) 1994 Long Term Research Grant. \n- A.F.Ioffe Institute 1994' Division Award. \n- A.F.Ioffe Institute 1989' Division Award. Additional Honors & Awards - 2005\u2019 Intel Achievement Award (for development of a tunable laser with industry-leading performance). \n- Photonics Spectra 2001 Circle of Excellence Award (Network Tunable Laser) \n- DAAD (German Academic Exchange Service, Bonn) 1994 Scholarship. \n- International Science Foundation (New York, USA) 1994 Long Term Research Grant. \n- A.F.Ioffe Institute 1994' Division Award. \n- A.F.Ioffe Institute 1989' Division Award. Additional Honors & Awards - 2005\u2019 Intel Achievement Award (for development of a tunable laser with industry-leading performance). \n- Photonics Spectra 2001 Circle of Excellence Award (Network Tunable Laser) \n- DAAD (German Academic Exchange Service, Bonn) 1994 Scholarship. \n- International Science Foundation (New York, USA) 1994 Long Term Research Grant. \n- A.F.Ioffe Institute 1994' Division Award. \n- A.F.Ioffe Institute 1989' Division Award. ", "Summary Lyman has prosecuted approximately 42 patents as a patent attorney and holds 5 patents himself as an electrical engineer(5,640,526 IBM, 6,845,432 Intel . . ). Some of his published works can be found at http://patft.uspto.gov/ US 20080197197, 20080265257, 20080266048. Specialties:Lyman\u2019s nearly two decades of experience covers semiconductor circuits and devices, microprocessor architecture design and validation, computer systems and software, and wireless communications and networking. Additionally, Lyman\u2019s legal practice includes internet technology, business methods, medical devices, MEMS and electronics in general. Summary Lyman has prosecuted approximately 42 patents as a patent attorney and holds 5 patents himself as an electrical engineer(5,640,526 IBM, 6,845,432 Intel . . ). Some of his published works can be found at http://patft.uspto.gov/ US 20080197197, 20080265257, 20080266048. Specialties:Lyman\u2019s nearly two decades of experience covers semiconductor circuits and devices, microprocessor architecture design and validation, computer systems and software, and wireless communications and networking. Additionally, Lyman\u2019s legal practice includes internet technology, business methods, medical devices, MEMS and electronics in general. Lyman has prosecuted approximately 42 patents as a patent attorney and holds 5 patents himself as an electrical engineer(5,640,526 IBM, 6,845,432 Intel . . ). Some of his published works can be found at http://patft.uspto.gov/ US 20080197197, 20080265257, 20080266048. Specialties:Lyman\u2019s nearly two decades of experience covers semiconductor circuits and devices, microprocessor architecture design and validation, computer systems and software, and wireless communications and networking. Additionally, Lyman\u2019s legal practice includes internet technology, business methods, medical devices, MEMS and electronics in general. Lyman has prosecuted approximately 42 patents as a patent attorney and holds 5 patents himself as an electrical engineer(5,640,526 IBM, 6,845,432 Intel . . ). Some of his published works can be found at http://patft.uspto.gov/ US 20080197197, 20080265257, 20080266048. Specialties:Lyman\u2019s nearly two decades of experience covers semiconductor circuits and devices, microprocessor architecture design and validation, computer systems and software, and wireless communications and networking. Additionally, Lyman\u2019s legal practice includes internet technology, business methods, medical devices, MEMS and electronics in general. Experience Registered Patent Attorney Moulton IP Law January 2009  \u2013 Present (6 years 8 months) Write and prosecute applications and office action responses for utility patents, accelerated examination, design patents and trademarks. Also perform international and NPL (non-patent literature) searches for Accelerated Examination. Patent Attorney Holman Intellectual Property Law June 2008  \u2013  September 2008  (4 months) Write and prosecute patent applications and office action amendments for semiconductor, electronic components and systems, & software clients. Gather data from case files, prepare case chronologies and research file wrapper history. Patent Agent Thorpe North & Western, LLP January 2007  \u2013  November 2007  (11 months) Conduct client interviews, write opinion/advisory letters, gather data from case files and conduct prior art searches in Lexis Nexis and at www.uspto.gov. Write and prosecute patent applications, office action amendments, and petitions for semiconductor, electronic components and systems, and software clients. Senior Staff Product Development Engineer Intel Corporation July 1995  \u2013  July 2004  (9 years 1 month) Division Award for Advanced Circuit Design on Pentium processor. Developed Dual In-line Memory Modules, Caches, ROM and RAM memories, Register Files, & PLA. Represented Intel industry wide for standards development and licensing of DIMM. Wrote and taught corporate Memory Design training course, authoring a third of the final content. Senior member of the Circuits and Architecture Intellectual Property Committees. Technical leader for the Pentium III and Pentium 4 Memory Array Circuits and integrated Caches, managing up to 12 engineers. Senior Electrical Engineer ST Microelectronics July 1994  \u2013  July 1995  (1 year 1 month) STMicroelectronics is the world\u2019s 5th largest semiconductor company with net revenues of US$10.0 billion in 2007 and over 45,000 employees world wide. \nLead Cache Designer for Cyrix DX4 Microprocessor \nEngineered and Validated all cache & memory circuits for the ST DX4 Microprocessor to the next fabrication process technology. Characterized & modeled new process devices. Electrical Engineer IBM Microelectronics July 1992  \u2013  July 1994  (2 years 1 month) Designed dual-ended ucode ROM with fully associative SRAM patch. Parasitic Extraction expert developing new software constructs with Cadence Design Systems. Electrical Engineer National Semiconductor May 1988  \u2013  July 1992  (4 years 3 months) World wide leader of analog semiconductors since 1959 with over 7,000 employees.  \nNon-volatile (Flash) Memory Circuit Designer \nDesigned CMOS 4M, 1M, 512k & 256k discrete non-volatile memories. Simulated all data-sheet & test logic. Ownership from chip plan to silicon debug & failure analysis. Registered Patent Attorney Moulton IP Law January 2009  \u2013 Present (6 years 8 months) Write and prosecute applications and office action responses for utility patents, accelerated examination, design patents and trademarks. Also perform international and NPL (non-patent literature) searches for Accelerated Examination. Registered Patent Attorney Moulton IP Law January 2009  \u2013 Present (6 years 8 months) Write and prosecute applications and office action responses for utility patents, accelerated examination, design patents and trademarks. Also perform international and NPL (non-patent literature) searches for Accelerated Examination. Patent Attorney Holman Intellectual Property Law June 2008  \u2013  September 2008  (4 months) Write and prosecute patent applications and office action amendments for semiconductor, electronic components and systems, & software clients. Gather data from case files, prepare case chronologies and research file wrapper history. Patent Attorney Holman Intellectual Property Law June 2008  \u2013  September 2008  (4 months) Write and prosecute patent applications and office action amendments for semiconductor, electronic components and systems, & software clients. Gather data from case files, prepare case chronologies and research file wrapper history. Patent Agent Thorpe North & Western, LLP January 2007  \u2013  November 2007  (11 months) Conduct client interviews, write opinion/advisory letters, gather data from case files and conduct prior art searches in Lexis Nexis and at www.uspto.gov. Write and prosecute patent applications, office action amendments, and petitions for semiconductor, electronic components and systems, and software clients. Patent Agent Thorpe North & Western, LLP January 2007  \u2013  November 2007  (11 months) Conduct client interviews, write opinion/advisory letters, gather data from case files and conduct prior art searches in Lexis Nexis and at www.uspto.gov. Write and prosecute patent applications, office action amendments, and petitions for semiconductor, electronic components and systems, and software clients. Senior Staff Product Development Engineer Intel Corporation July 1995  \u2013  July 2004  (9 years 1 month) Division Award for Advanced Circuit Design on Pentium processor. Developed Dual In-line Memory Modules, Caches, ROM and RAM memories, Register Files, & PLA. Represented Intel industry wide for standards development and licensing of DIMM. Wrote and taught corporate Memory Design training course, authoring a third of the final content. Senior member of the Circuits and Architecture Intellectual Property Committees. Technical leader for the Pentium III and Pentium 4 Memory Array Circuits and integrated Caches, managing up to 12 engineers. Senior Staff Product Development Engineer Intel Corporation July 1995  \u2013  July 2004  (9 years 1 month) Division Award for Advanced Circuit Design on Pentium processor. Developed Dual In-line Memory Modules, Caches, ROM and RAM memories, Register Files, & PLA. Represented Intel industry wide for standards development and licensing of DIMM. Wrote and taught corporate Memory Design training course, authoring a third of the final content. Senior member of the Circuits and Architecture Intellectual Property Committees. Technical leader for the Pentium III and Pentium 4 Memory Array Circuits and integrated Caches, managing up to 12 engineers. Senior Electrical Engineer ST Microelectronics July 1994  \u2013  July 1995  (1 year 1 month) STMicroelectronics is the world\u2019s 5th largest semiconductor company with net revenues of US$10.0 billion in 2007 and over 45,000 employees world wide. \nLead Cache Designer for Cyrix DX4 Microprocessor \nEngineered and Validated all cache & memory circuits for the ST DX4 Microprocessor to the next fabrication process technology. Characterized & modeled new process devices. Senior Electrical Engineer ST Microelectronics July 1994  \u2013  July 1995  (1 year 1 month) STMicroelectronics is the world\u2019s 5th largest semiconductor company with net revenues of US$10.0 billion in 2007 and over 45,000 employees world wide. \nLead Cache Designer for Cyrix DX4 Microprocessor \nEngineered and Validated all cache & memory circuits for the ST DX4 Microprocessor to the next fabrication process technology. Characterized & modeled new process devices. Electrical Engineer IBM Microelectronics July 1992  \u2013  July 1994  (2 years 1 month) Designed dual-ended ucode ROM with fully associative SRAM patch. Parasitic Extraction expert developing new software constructs with Cadence Design Systems. Electrical Engineer IBM Microelectronics July 1992  \u2013  July 1994  (2 years 1 month) Designed dual-ended ucode ROM with fully associative SRAM patch. Parasitic Extraction expert developing new software constructs with Cadence Design Systems. Electrical Engineer National Semiconductor May 1988  \u2013  July 1992  (4 years 3 months) World wide leader of analog semiconductors since 1959 with over 7,000 employees.  \nNon-volatile (Flash) Memory Circuit Designer \nDesigned CMOS 4M, 1M, 512k & 256k discrete non-volatile memories. Simulated all data-sheet & test logic. Ownership from chip plan to silicon debug & failure analysis. Electrical Engineer National Semiconductor May 1988  \u2013  July 1992  (4 years 3 months) World wide leader of analog semiconductors since 1959 with over 7,000 employees.  \nNon-volatile (Flash) Memory Circuit Designer \nDesigned CMOS 4M, 1M, 512k & 256k discrete non-volatile memories. Simulated all data-sheet & test logic. Ownership from chip plan to silicon debug & failure analysis. Skills Semiconductors Debugging Microprocessors Intellectual Property Patents Simulations Electronics Electrical Engineering VLSI ASIC Analog CMOS Circuit Design IC Licensing Management Medical Devices Patent Applications Patent Litigation Patent Prosecution Patentability Product Development Registered Patent... Testing Trade Secrets Trademarks Wireless See 12+ \u00a0 \u00a0 See less Skills  Semiconductors Debugging Microprocessors Intellectual Property Patents Simulations Electronics Electrical Engineering VLSI ASIC Analog CMOS Circuit Design IC Licensing Management Medical Devices Patent Applications Patent Litigation Patent Prosecution Patentability Product Development Registered Patent... Testing Trade Secrets Trademarks Wireless See 12+ \u00a0 \u00a0 See less Semiconductors Debugging Microprocessors Intellectual Property Patents Simulations Electronics Electrical Engineering VLSI ASIC Analog CMOS Circuit Design IC Licensing Management Medical Devices Patent Applications Patent Litigation Patent Prosecution Patentability Product Development Registered Patent... Testing Trade Secrets Trademarks Wireless See 12+ \u00a0 \u00a0 See less Semiconductors Debugging Microprocessors Intellectual Property Patents Simulations Electronics Electrical Engineering VLSI ASIC Analog CMOS Circuit Design IC Licensing Management Medical Devices Patent Applications Patent Litigation Patent Prosecution Patentability Product Development Registered Patent... Testing Trade Secrets Trademarks Wireless See 12+ \u00a0 \u00a0 See less Education UNH School of Law Juris Doctor,  Patent Law and Intellectual Property Law (copyrights , trademarks,  trade secrets) 2004  \u2013 2007 Pierce Law ranked in the top 10 by US News 1992-2007 in Intellectual Property Law (average ranking of 3.5 of the 10) out of 184 ABA accredited schools specializing in IP law. Activities and Societies:\u00a0 Scholarship recipient ,  Intellectual Property Law concentration with Patent Law Emphasis including coursework in Patent Practice and Procedures ,  Trademarks and Copyrights ,  Internet and Information Technology Law ,  Intellectual Property Remedies ,  and USPTO Administrative Law. Patent Bar exam passage during summer of second year. University of Utah BSEE,  Electrical Engineering 1984  \u2013 1988 Additional elective coursework in Bioinstrumentation (amplification and processing EKG, EEG, EMG), and Biomechanics (cardiovascular, artificial heart). Activities and Societies:\u00a0 Microwave Base Station Controller wins honors as senior project for Utah Power and Light Co. Worked part-time in their Computers and Communications departments developing hydro-electric control systems including the design ,  build and test of all controllers in their tri-state communications network. UNH School of Law Juris Doctor,  Patent Law and Intellectual Property Law (copyrights , trademarks,  trade secrets) 2004  \u2013 2007 Pierce Law ranked in the top 10 by US News 1992-2007 in Intellectual Property Law (average ranking of 3.5 of the 10) out of 184 ABA accredited schools specializing in IP law. Activities and Societies:\u00a0 Scholarship recipient ,  Intellectual Property Law concentration with Patent Law Emphasis including coursework in Patent Practice and Procedures ,  Trademarks and Copyrights ,  Internet and Information Technology Law ,  Intellectual Property Remedies ,  and USPTO Administrative Law. Patent Bar exam passage during summer of second year. UNH School of Law Juris Doctor,  Patent Law and Intellectual Property Law (copyrights , trademarks,  trade secrets) 2004  \u2013 2007 Pierce Law ranked in the top 10 by US News 1992-2007 in Intellectual Property Law (average ranking of 3.5 of the 10) out of 184 ABA accredited schools specializing in IP law. Activities and Societies:\u00a0 Scholarship recipient ,  Intellectual Property Law concentration with Patent Law Emphasis including coursework in Patent Practice and Procedures ,  Trademarks and Copyrights ,  Internet and Information Technology Law ,  Intellectual Property Remedies ,  and USPTO Administrative Law. Patent Bar exam passage during summer of second year. UNH School of Law Juris Doctor,  Patent Law and Intellectual Property Law (copyrights , trademarks,  trade secrets) 2004  \u2013 2007 Pierce Law ranked in the top 10 by US News 1992-2007 in Intellectual Property Law (average ranking of 3.5 of the 10) out of 184 ABA accredited schools specializing in IP law. Activities and Societies:\u00a0 Scholarship recipient ,  Intellectual Property Law concentration with Patent Law Emphasis including coursework in Patent Practice and Procedures ,  Trademarks and Copyrights ,  Internet and Information Technology Law ,  Intellectual Property Remedies ,  and USPTO Administrative Law. Patent Bar exam passage during summer of second year. University of Utah BSEE,  Electrical Engineering 1984  \u2013 1988 Additional elective coursework in Bioinstrumentation (amplification and processing EKG, EEG, EMG), and Biomechanics (cardiovascular, artificial heart). Activities and Societies:\u00a0 Microwave Base Station Controller wins honors as senior project for Utah Power and Light Co. Worked part-time in their Computers and Communications departments developing hydro-electric control systems including the design ,  build and test of all controllers in their tri-state communications network. University of Utah BSEE,  Electrical Engineering 1984  \u2013 1988 Additional elective coursework in Bioinstrumentation (amplification and processing EKG, EEG, EMG), and Biomechanics (cardiovascular, artificial heart). Activities and Societies:\u00a0 Microwave Base Station Controller wins honors as senior project for Utah Power and Light Co. Worked part-time in their Computers and Communications departments developing hydro-electric control systems including the design ,  build and test of all controllers in their tri-state communications network. University of Utah BSEE,  Electrical Engineering 1984  \u2013 1988 Additional elective coursework in Bioinstrumentation (amplification and processing EKG, EEG, EMG), and Biomechanics (cardiovascular, artificial heart). Activities and Societies:\u00a0 Microwave Base Station Controller wins honors as senior project for Utah Power and Light Co. Worked part-time in their Computers and Communications departments developing hydro-electric control systems including the design ,  build and test of all controllers in their tri-state communications network. Honors & Awards Additional Honors & Awards Co-inventor for Low Power Cache (Intel) and Fully-Associative Microcode Patch Random Access Memory (IBM). \nExcellent rating in Oral Argument of homicide case before Moot Court (practicing attorneys and law professors), Medalist in the Korea Herald Korean-Language Oratory Contest for Foreign Nationals held in Seoul, Korea (15th competition). Additional Honors & Awards Co-inventor for Low Power Cache (Intel) and Fully-Associative Microcode Patch Random Access Memory (IBM). \nExcellent rating in Oral Argument of homicide case before Moot Court (practicing attorneys and law professors), Medalist in the Korea Herald Korean-Language Oratory Contest for Foreign Nationals held in Seoul, Korea (15th competition). Additional Honors & Awards Co-inventor for Low Power Cache (Intel) and Fully-Associative Microcode Patch Random Access Memory (IBM). \nExcellent rating in Oral Argument of homicide case before Moot Court (practicing attorneys and law professors), Medalist in the Korea Herald Korean-Language Oratory Contest for Foreign Nationals held in Seoul, Korea (15th competition). Additional Honors & Awards Co-inventor for Low Power Cache (Intel) and Fully-Associative Microcode Patch Random Access Memory (IBM). \nExcellent rating in Oral Argument of homicide case before Moot Court (practicing attorneys and law professors), Medalist in the Korea Herald Korean-Language Oratory Contest for Foreign Nationals held in Seoul, Korea (15th competition). ", "Skills IC Semiconductors Mixed Signal PCIe Debugging PMP SoC Product Engineering ASIC DFT VLSI Test Engineering CMOS Testing Electronics Semiconductor Industry Embedded Systems See 2+ \u00a0 \u00a0 See less Skills  IC Semiconductors Mixed Signal PCIe Debugging PMP SoC Product Engineering ASIC DFT VLSI Test Engineering CMOS Testing Electronics Semiconductor Industry Embedded Systems See 2+ \u00a0 \u00a0 See less IC Semiconductors Mixed Signal PCIe Debugging PMP SoC Product Engineering ASIC DFT VLSI Test Engineering CMOS Testing Electronics Semiconductor Industry Embedded Systems See 2+ \u00a0 \u00a0 See less IC Semiconductors Mixed Signal PCIe Debugging PMP SoC Product Engineering ASIC DFT VLSI Test Engineering CMOS Testing Electronics Semiconductor Industry Embedded Systems See 2+ \u00a0 \u00a0 See less ", "Summary +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP Summary +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP Experience Senior Product Development Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom Developed and deployed pre-silicon verification tester pattern verification capability using industry standard simulator. Senior Graphics Design for Test Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Folsom, CA \u2022\tWorked with manufacturing team to implement stuck-at fault and at-speed testing strategy for GPU including content definition, test program implementation and silicon health monitoring \n\u2022\tOwned high-volume-manufacturing-friendly GPU IP reset sequence to optimize test time \n\u2022\tValidated GPU DFT features that enable high volume manufacturing Staff Product Development Engineer Intel Corporation September 2008  \u2013  May 2011  (2 years 9 months) Folsom, CA \u2022\tLed the product development team in developing tester hardware solutions for testing multiple DUT's in parallel \n\u2022\tLed the product development team in executing multiple product qualification cycles by providing key inputs for resolution of silicon testing issues including resolution of test program bugs and silicon marginalities \n\u2022\tDeveloped testing methodology for resolving silicon determinism issues \n\u2022\tDevelop PERLTK-based program to convert simulation traces to test program patterns IO DV team leader Intel 2005  \u2013  2008  (3 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Senior Product Development Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom Developed and deployed pre-silicon verification tester pattern verification capability using industry standard simulator. Senior Product Development Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom Developed and deployed pre-silicon verification tester pattern verification capability using industry standard simulator. Senior Graphics Design for Test Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Folsom, CA \u2022\tWorked with manufacturing team to implement stuck-at fault and at-speed testing strategy for GPU including content definition, test program implementation and silicon health monitoring \n\u2022\tOwned high-volume-manufacturing-friendly GPU IP reset sequence to optimize test time \n\u2022\tValidated GPU DFT features that enable high volume manufacturing Senior Graphics Design for Test Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Folsom, CA \u2022\tWorked with manufacturing team to implement stuck-at fault and at-speed testing strategy for GPU including content definition, test program implementation and silicon health monitoring \n\u2022\tOwned high-volume-manufacturing-friendly GPU IP reset sequence to optimize test time \n\u2022\tValidated GPU DFT features that enable high volume manufacturing Staff Product Development Engineer Intel Corporation September 2008  \u2013  May 2011  (2 years 9 months) Folsom, CA \u2022\tLed the product development team in developing tester hardware solutions for testing multiple DUT's in parallel \n\u2022\tLed the product development team in executing multiple product qualification cycles by providing key inputs for resolution of silicon testing issues including resolution of test program bugs and silicon marginalities \n\u2022\tDeveloped testing methodology for resolving silicon determinism issues \n\u2022\tDevelop PERLTK-based program to convert simulation traces to test program patterns Staff Product Development Engineer Intel Corporation September 2008  \u2013  May 2011  (2 years 9 months) Folsom, CA \u2022\tLed the product development team in developing tester hardware solutions for testing multiple DUT's in parallel \n\u2022\tLed the product development team in executing multiple product qualification cycles by providing key inputs for resolution of silicon testing issues including resolution of test program bugs and silicon marginalities \n\u2022\tDeveloped testing methodology for resolving silicon determinism issues \n\u2022\tDevelop PERLTK-based program to convert simulation traces to test program patterns IO DV team leader Intel 2005  \u2013  2008  (3 years) IO DV team leader Intel 2005  \u2013  2008  (3 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Languages Spanish Native or bilingual proficiency Spanish Native or bilingual proficiency Spanish Native or bilingual proficiency Native or bilingual proficiency Skills Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Skills  Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Education University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success Blue Print leadership University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success Blue Print Blue Print Blue Print leadership leadership leadership ", "Experience Sr. Director, Quality & Reliability SanDisk 2015  \u2013 Present (less than a year) Director, Product Validation & Memory Systems (Client SSD) SanDisk 2013  \u2013  2014  (1 year) Director, Quality Engineering (Client SSD) SanDisk 2012  \u2013  2013  (1 year) Strategic Business Development Manager Intel Corporation 2011  \u2013  2012  (1 year) Engineering Manager, Quality & Reliability Intel Corporation 2007  \u2013  2011  (4 years) Sr. Process Development Engineer / Staff Product Development Engineer Intel Corporation 1999  \u2013  2007  (8 years) Sr. Director, Quality & Reliability SanDisk 2015  \u2013 Present (less than a year) Sr. Director, Quality & Reliability SanDisk 2015  \u2013 Present (less than a year) Director, Product Validation & Memory Systems (Client SSD) SanDisk 2013  \u2013  2014  (1 year) Director, Product Validation & Memory Systems (Client SSD) SanDisk 2013  \u2013  2014  (1 year) Director, Quality Engineering (Client SSD) SanDisk 2012  \u2013  2013  (1 year) Director, Quality Engineering (Client SSD) SanDisk 2012  \u2013  2013  (1 year) Strategic Business Development Manager Intel Corporation 2011  \u2013  2012  (1 year) Strategic Business Development Manager Intel Corporation 2011  \u2013  2012  (1 year) Engineering Manager, Quality & Reliability Intel Corporation 2007  \u2013  2011  (4 years) Engineering Manager, Quality & Reliability Intel Corporation 2007  \u2013  2011  (4 years) Sr. Process Development Engineer / Staff Product Development Engineer Intel Corporation 1999  \u2013  2007  (8 years) Sr. Process Development Engineer / Staff Product Development Engineer Intel Corporation 1999  \u2013  2007  (8 years) Skills Design of Experiments Product Management JMP Failure Analysis Semiconductor Industry Semiconductors Intel Manufacturing SoC Embedded Systems Verilog Yield R&D SPC Silicon Product Engineering Metrology Engineering Reliability Product Development Debugging SSD CMOS Testing NAND Flash See 10+ \u00a0 \u00a0 See less Skills  Design of Experiments Product Management JMP Failure Analysis Semiconductor Industry Semiconductors Intel Manufacturing SoC Embedded Systems Verilog Yield R&D SPC Silicon Product Engineering Metrology Engineering Reliability Product Development Debugging SSD CMOS Testing NAND Flash See 10+ \u00a0 \u00a0 See less Design of Experiments Product Management JMP Failure Analysis Semiconductor Industry Semiconductors Intel Manufacturing SoC Embedded Systems Verilog Yield R&D SPC Silicon Product Engineering Metrology Engineering Reliability Product Development Debugging SSD CMOS Testing NAND Flash See 10+ \u00a0 \u00a0 See less Design of Experiments Product Management JMP Failure Analysis Semiconductor Industry Semiconductors Intel Manufacturing SoC Embedded Systems Verilog Yield R&D SPC Silicon Product Engineering Metrology Engineering Reliability Product Development Debugging SSD CMOS Testing NAND Flash See 10+ \u00a0 \u00a0 See less Education University of California, Berkeley - Walter A. Haas School of Business MBA,  Business Administration University of California, Los Angeles MS,  Materials Science University of Washington BS,  Materials Science University of California, Berkeley - Walter A. Haas School of Business MBA,  Business Administration University of California, Berkeley - Walter A. Haas School of Business MBA,  Business Administration University of California, Berkeley - Walter A. Haas School of Business MBA,  Business Administration University of California, Los Angeles MS,  Materials Science University of California, Los Angeles MS,  Materials Science University of California, Los Angeles MS,  Materials Science University of Washington BS,  Materials Science University of Washington BS,  Materials Science University of Washington BS,  Materials Science ", "Experience Staff Product Development Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) RF test design and development for WiFi products Student California State University, Sacramento 2012  \u2013  2013  (1 year) Student Sacramento State 2012  \u2013  2012  (less than a year) Applications Engineer Verigy June 1996  \u2013  June 2011  (15 years 1 month) Folsom, California Applications engineering, technical program management, marketing communications, Verigy 93k digital, and analog applications engineering Applications Engineer Hewlett-Packard 1996  \u2013  2000  (4 years) Applications Engineering Manager Symbios Logic 1995  \u2013  1996  (1 year) Application Engineering NCR Corporation June 1992  \u2013  June 1995  (3 years 1 month) Colorado Springs, Colorado Area Applications support for ASIC development and test tools Applications Engineer NCR Corporation 1993  \u2013  1995  (2 years) Application support and management for a wide assortment of NCR and LSI SCSI products Design engineer NCR Corporation June 1988  \u2013  June 1992  (4 years 1 month) Colorado Springs, Colorado Layout, design and simulation of ASICs and NCR SCSI products Staff Product Development Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) RF test design and development for WiFi products Staff Product Development Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) RF test design and development for WiFi products Student California State University, Sacramento 2012  \u2013  2013  (1 year) Student California State University, Sacramento 2012  \u2013  2013  (1 year) Student Sacramento State 2012  \u2013  2012  (less than a year) Student Sacramento State 2012  \u2013  2012  (less than a year) Applications Engineer Verigy June 1996  \u2013  June 2011  (15 years 1 month) Folsom, California Applications engineering, technical program management, marketing communications, Verigy 93k digital, and analog applications engineering Applications Engineer Verigy June 1996  \u2013  June 2011  (15 years 1 month) Folsom, California Applications engineering, technical program management, marketing communications, Verigy 93k digital, and analog applications engineering Applications Engineer Hewlett-Packard 1996  \u2013  2000  (4 years) Applications Engineer Hewlett-Packard 1996  \u2013  2000  (4 years) Applications Engineering Manager Symbios Logic 1995  \u2013  1996  (1 year) Applications Engineering Manager Symbios Logic 1995  \u2013  1996  (1 year) Application Engineering NCR Corporation June 1992  \u2013  June 1995  (3 years 1 month) Colorado Springs, Colorado Area Applications support for ASIC development and test tools Application Engineering NCR Corporation June 1992  \u2013  June 1995  (3 years 1 month) Colorado Springs, Colorado Area Applications support for ASIC development and test tools Applications Engineer NCR Corporation 1993  \u2013  1995  (2 years) Application support and management for a wide assortment of NCR and LSI SCSI products Applications Engineer NCR Corporation 1993  \u2013  1995  (2 years) Application support and management for a wide assortment of NCR and LSI SCSI products Design engineer NCR Corporation June 1988  \u2013  June 1992  (4 years 1 month) Colorado Springs, Colorado Layout, design and simulation of ASICs and NCR SCSI products Design engineer NCR Corporation June 1988  \u2013  June 1992  (4 years 1 month) Colorado Springs, Colorado Layout, design and simulation of ASICs and NCR SCSI products Skills RF test design,... Application Support Semiconductor test and... Technical writing RF Test V93K Photography Photoshop Digital Photography Debugging Semiconductors Analog ASIC Testing Technical Writing See 1+ \u00a0 \u00a0 See less Skills  RF test design,... Application Support Semiconductor test and... Technical writing RF Test V93K Photography Photoshop Digital Photography Debugging Semiconductors Analog ASIC Testing Technical Writing See 1+ \u00a0 \u00a0 See less RF test design,... Application Support Semiconductor test and... Technical writing RF Test V93K Photography Photoshop Digital Photography Debugging Semiconductors Analog ASIC Testing Technical Writing See 1+ \u00a0 \u00a0 See less RF test design,... Application Support Semiconductor test and... Technical writing RF Test V93K Photography Photoshop Digital Photography Debugging Semiconductors Analog ASIC Testing Technical Writing See 1+ \u00a0 \u00a0 See less Education CSU Sacramento Master of Business Administration (MBA),  Business/Commerce , General 2012  \u2013 2013 Purdue University BSEE,  Computer and Electrical Engineering 1983  \u2013 1988 CSU Sacramento Master of Business Administration (MBA),  Business/Commerce , General 2012  \u2013 2013 CSU Sacramento Master of Business Administration (MBA),  Business/Commerce , General 2012  \u2013 2013 CSU Sacramento Master of Business Administration (MBA),  Business/Commerce , General 2012  \u2013 2013 Purdue University BSEE,  Computer and Electrical Engineering 1983  \u2013 1988 Purdue University BSEE,  Computer and Electrical Engineering 1983  \u2013 1988 Purdue University BSEE,  Computer and Electrical Engineering 1983  \u2013 1988 ", "Experience Low Yield Analysis Manager Intel Corporation 2010  \u2013 Present (5 years) Dalian, China Intel Fab68 Staff Low Yield Analysis Engineer Intel Corporation 2008  \u2013  2010  (2 years) Chandler, Arizona Intel Fab12 Staff Product Development Engineer Intel Corporation 2007  \u2013  2008  (1 year) Fremont, California Intel Optical Platform Division Staff Failure Analysis Engineer Intel Corporation 2005  \u2013  2007  (2 years) Portland, Oregon Intel Portland Technology Development Senior/Staff Product Development Engineer Intel Corporation 2001  \u2013  2005  (4 years) Newark, California Intel Optical Platform Division Low Yield Analysis Manager Intel Corporation 2010  \u2013 Present (5 years) Dalian, China Intel Fab68 Low Yield Analysis Manager Intel Corporation 2010  \u2013 Present (5 years) Dalian, China Intel Fab68 Staff Low Yield Analysis Engineer Intel Corporation 2008  \u2013  2010  (2 years) Chandler, Arizona Intel Fab12 Staff Low Yield Analysis Engineer Intel Corporation 2008  \u2013  2010  (2 years) Chandler, Arizona Intel Fab12 Staff Product Development Engineer Intel Corporation 2007  \u2013  2008  (1 year) Fremont, California Intel Optical Platform Division Staff Product Development Engineer Intel Corporation 2007  \u2013  2008  (1 year) Fremont, California Intel Optical Platform Division Staff Failure Analysis Engineer Intel Corporation 2005  \u2013  2007  (2 years) Portland, Oregon Intel Portland Technology Development Staff Failure Analysis Engineer Intel Corporation 2005  \u2013  2007  (2 years) Portland, Oregon Intel Portland Technology Development Senior/Staff Product Development Engineer Intel Corporation 2001  \u2013  2005  (4 years) Newark, California Intel Optical Platform Division Senior/Staff Product Development Engineer Intel Corporation 2001  \u2013  2005  (4 years) Newark, California Intel Optical Platform Division Education Chineses Academy of Sciences Ph.D,  Physics 1991 Chineses Academy of Sciences Ph.D,  Physics 1991 Chineses Academy of Sciences Ph.D,  Physics 1991 Chineses Academy of Sciences Ph.D,  Physics 1991 ", "Summary Staff Engineer expert in : \nSpecialties: Wafer Sort/Final Test Yield Forecasting and Analysis. \nWafer Process Debugging \nExternal Wafer Fab management Summary Staff Engineer expert in : \nSpecialties: Wafer Sort/Final Test Yield Forecasting and Analysis. \nWafer Process Debugging \nExternal Wafer Fab management Staff Engineer expert in : \nSpecialties: Wafer Sort/Final Test Yield Forecasting and Analysis. \nWafer Process Debugging \nExternal Wafer Fab management Staff Engineer expert in : \nSpecialties: Wafer Sort/Final Test Yield Forecasting and Analysis. \nWafer Process Debugging \nExternal Wafer Fab management Experience Staff Product Development Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Penang, Malaysia Responsible in architecting and deliver the \"Best Known Method\" to ensure the testability and manufacturability of integrated circuits, optimizing component production, and evaluating, developing and debugging complex test methods. \n- Lead and look into rigorous analysis at the component feasibility stage and continues through production ramp at both wafer sort and package testing. Senior Foundry Access Engineer Avago Technologies August 2008  \u2013  December 2009  (1 year 5 months) Performance/Yield/ UPH/ Quality/ Reliability  \nImprovement activities. \n- Perform statistical analysis using Gauge R&R and  \nSPC analytical tool in determining process  \nspecs/targets. \n- Serve as focal person between Front End (FABs) and  \nBack-end manufacturing (Assembly and Test)  \noperations. Wafer Sourcing Specialist Hewlett-Packard Laboratories February 2008  \u2013  August 2008  (7 months) Advance Product Engineer Altera Corporation June 2004  \u2013  February 2008  (3 years 9 months) Staff Product Development Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Penang, Malaysia Responsible in architecting and deliver the \"Best Known Method\" to ensure the testability and manufacturability of integrated circuits, optimizing component production, and evaluating, developing and debugging complex test methods. \n- Lead and look into rigorous analysis at the component feasibility stage and continues through production ramp at both wafer sort and package testing. Staff Product Development Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Penang, Malaysia Responsible in architecting and deliver the \"Best Known Method\" to ensure the testability and manufacturability of integrated circuits, optimizing component production, and evaluating, developing and debugging complex test methods. \n- Lead and look into rigorous analysis at the component feasibility stage and continues through production ramp at both wafer sort and package testing. Senior Foundry Access Engineer Avago Technologies August 2008  \u2013  December 2009  (1 year 5 months) Performance/Yield/ UPH/ Quality/ Reliability  \nImprovement activities. \n- Perform statistical analysis using Gauge R&R and  \nSPC analytical tool in determining process  \nspecs/targets. \n- Serve as focal person between Front End (FABs) and  \nBack-end manufacturing (Assembly and Test)  \noperations. Senior Foundry Access Engineer Avago Technologies August 2008  \u2013  December 2009  (1 year 5 months) Performance/Yield/ UPH/ Quality/ Reliability  \nImprovement activities. \n- Perform statistical analysis using Gauge R&R and  \nSPC analytical tool in determining process  \nspecs/targets. \n- Serve as focal person between Front End (FABs) and  \nBack-end manufacturing (Assembly and Test)  \noperations. Wafer Sourcing Specialist Hewlett-Packard Laboratories February 2008  \u2013  August 2008  (7 months) Wafer Sourcing Specialist Hewlett-Packard Laboratories February 2008  \u2013  August 2008  (7 months) Advance Product Engineer Altera Corporation June 2004  \u2013  February 2008  (3 years 9 months) Advance Product Engineer Altera Corporation June 2004  \u2013  February 2008  (3 years 9 months) Education Physics in Electronics Physics in Electronics Physics in Electronics Physics in Electronics "]}