Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 25 14:39:34 2024
| Host         : DESKTOP-NVIC6H2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Timer_control_sets_placed.rpt
| Design       : Timer
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              49 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           10 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+-----------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal      |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | C2/S                    | C2/prev_state_s16_out |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | DB1/eqOp                |                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                         | C3/EN7                |                1 |              4 |         4.00 |
|  C1/b          | C2/enable               | resetare              |                1 |              5 |         5.00 |
|  C1/b          | C2/E[0]                 | resetare              |                1 |              5 |         5.00 |
|  C1/b          | C2/number[3]_i_1__2_n_0 | resetare              |                2 |              5 |         2.50 |
|  C1/b          | C4/EN3_reg[0]           | resetare              |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                         | C1/b_0                |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG |                         |                       |               15 |             49 |         3.27 |
+----------------+-------------------------+-----------------------+------------------+----------------+--------------+


