C:/Users/HYU/Desktop/cnn_core_upgrade/tb_cnn_core.v {1 {vlog -work work -stats=none C:/Users/HYU/Desktop/cnn_core_upgrade/tb_cnn_core.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_cnn_core

Top level modules:
	tb_cnn_core

} {} {}} C:/intelFPGA_lite/20.1/quartus/project/DE1_SoC_Computer/verilog/cnn_topCore.v {1 {vlog -work work -stats=none C:/intelFPGA_lite/20.1/quartus/project/DE1_SoC_Computer/verilog/cnn_topCore.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cnn_topCore

Top level modules:
	cnn_topCore

} {} {}} C:/intelFPGA_lite/20.1/quartus/project/DE1_SoC_Computer/verilog/cnn_kernel.v {1 {vlog -work work -stats=none C:/intelFPGA_lite/20.1/quartus/project/DE1_SoC_Computer/verilog/cnn_kernel.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cnn_kernel

Top level modules:
	cnn_kernel

} {} {}} C:/intelFPGA_lite/20.1/quartus/project/DE1_SoC_Computer/verilog/cnn_core.v {1 {vlog -work work -stats=none C:/intelFPGA_lite/20.1/quartus/project/DE1_SoC_Computer/verilog/cnn_core.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cnn_core

Top level modules:
	cnn_core

} {} {}} C:/intelFPGA_lite/20.1/quartus/project/DE1_SoC_Computer/verilog/cnn_acc_ci.v {1 {vlog -work work -stats=none C:/intelFPGA_lite/20.1/quartus/project/DE1_SoC_Computer/verilog/cnn_acc_ci.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module cnn_acc_ci

Top level modules:
	cnn_acc_ci

} {} {}}
