//
// Copyright (C) 2024 Intel Corporation
// SPDX-License-Identifier: Apache-2.0
//

#include "vpux/compiler/dialect/VPU/IR/tiling_info.hpp"
#include <mlir/Support/LogicalResult.h>
#include "vpux/compiler/core/layers.hpp"
#include "vpux/compiler/core/tiling.hpp"
#include "vpux/compiler/dialect/IE/utils/resources.hpp"
#include "vpux/utils/core/error.hpp"

namespace vpux::VPU {

OutputTiling DetectionOutputSortOpOutputTiling(const vpux::TileInfo& firstOutputTile) {
    // Output 0 top_k_confidence    [ 1, 1, numClasses, numBoxes ]
    // Output 1 indices             [ 1, 1, numClasses, numPriors ]
    // Output 2 sizes               [ 1, 1, 1, numClasses ]
    const auto shapeClasses = firstOutputTile.shape[Dims4D::Act::H];
    const auto offsetClasses = firstOutputTile.offsets[Dims4D::Act::H];
    const auto axisClasses = firstOutputTile.axis[Dims4D::Act::H];

    const auto numPriors = firstOutputTile.shape[Dims4D::Act::W];

    const auto indicesShapeSize = 4;
    auto indicesTile = TileInfo(indicesShapeSize);
    indicesTile.shape = Shape{1, 1, shapeClasses, numPriors};
    indicesTile.offsets = Shape{0, 0, offsetClasses, 0};
    indicesTile.axis = Shape{1, 1, axisClasses, 1};

    const auto sizesShapeSize = 4;
    auto sizesTile = TileInfo(sizesShapeSize);
    sizesTile.shape = Shape{1, 1, shapeClasses, 1};
    sizesTile.offsets = Shape{0, 0, offsetClasses, 0};
    sizesTile.axis = Shape{1, 1, axisClasses, 1};

    return OutputTiling{firstOutputTile, std::move(indicesTile), std::move(sizesTile)};
}

InputTiling DetectionOutputSortOpInputTiling(const vpux::TileInfo& firstOutputTile, int numShaves) {
    const auto outputShape = firstOutputTile.shape;
    VPUX_THROW_UNLESS(outputShape.size() == 4, "Expected 4D output shape to be tiled");

    const auto classesDims = outputShape[Dims4D::Act::H];
    const auto classesOffsets = firstOutputTile.offsets[Dims4D::Act::H];
    const auto classesAxis = firstOutputTile.axis[Dims4D::Act::H];

    const auto numPriors = firstOutputTile.shape[Dims4D::Act::W];

    const auto inputRank = 4;
    auto confidenceTile = TileInfo(inputRank);
    confidenceTile.shape = Shape{1, 1, classesDims, numPriors};
    confidenceTile.offsets = Shape{0, 0, classesOffsets, 0};
    confidenceTile.axis = Shape{1, 1, classesAxis, 1};

    auto indicesBufferTile = confidenceTile;

    const auto sortingBufferRank = 4;
    auto sortingBufferTile = TileInfo(sortingBufferRank);
    // 4 buffers of size 256 elements for counting sort
    sortingBufferTile.shape = Shape{1, 1, 4 * numShaves, 256};
    sortingBufferTile.offsets = Shape{0, 0, 0, 0};

    return InputTiling{{std::move(confidenceTile), std::move(indicesBufferTile), std::move(sortingBufferTile)}};
}

InputTiling DetectionOutputSortOpInputTilingOnShave(VPUIP::SwKernelOp swKernelOp, const vpux::TileInfo& firstOutputTile,
                                                    int tileId, int tileCount, Logger /*log*/) {
    auto module = swKernelOp.getOperation()->getParentOfType<mlir::ModuleOp>();
    auto numClusters = IE::getTileExecutor(module).getCount();
    auto numTotalShaves = IE::getTotalNumOfEngines(module, VPU::ExecutorKind::SHAVE_ACT);
    auto numShavesOnCluster = numTotalShaves / numClusters;

    auto inputsTiling = DetectionOutputSortOpInputTiling(firstOutputTile, numTotalShaves);

    // This is a workaround for a third input that is used as an auxiliary buffer for the sorting algorithm
    // The kernel requires [1, 1, 4, 256] buffer where it will store intermediate values
    // To achieve that the DetectionOutputSort::build operation creates [1, 1, 4 * 4, 256] buffer
    // After isolated tiling we always have enough buffer memory to divide among 4 shaves
    // TileActShaveKernelTask pass will call this function when it tries to tile onto clusters and shaves
    // When tiling onto clusters, we have two halves with shape [1, 1, 8, 256]
    // When tiling onto shaves, the shape has the required for the kernel shape [1, 1, 4, 256]

    if (tileCount == numClusters) {
        inputsTiling.tiles[2].shape = {1, 1, numShavesOnCluster * 4, 256};
        inputsTiling.tiles[2].offsets = {0, 0, tileId * numShavesOnCluster * 4, 0};
    } else {
        inputsTiling.tiles[2].shape = {1, 1, 4, 256};
        inputsTiling.tiles[2].offsets = {0, 0, tileId * 4, 0};
    }

    return inputsTiling;
}

OutputTiling GRUSequenceOutputTiling(const vpux::TileInfo& firstOutputTile) {
    const auto extractNCW = [](const Shape& values) {
        return Shape{values[Dims4D::Act::N], values[Dims4D::Act::C], values[Dims4D::Act::W]};
    };

    auto outStateShape = extractNCW(firstOutputTile.shape);
    auto outStateOffsets = extractNCW(firstOutputTile.offsets);
    auto outStateAxis = extractNCW(firstOutputTile.axis);
    auto stateOutputTile = vpux::TileInfo(outStateShape, outStateOffsets, outStateAxis);

    return {firstOutputTile, std::move(stateOutputTile)};
}

OutputTiling lstmSequenceOutputTiling(const vpux::TileInfo& firstOutputTile) {
    const auto firstOutputTileShape = firstOutputTile.shape;
    const auto batchSize = firstOutputTileShape[Dims4D::Act::N];
    const auto numDirections = firstOutputTileShape[Dims4D::Act::C];
    const auto hiddenSize = firstOutputTileShape[Dims4D::Act::W];
    const auto secondShape = Shape{batchSize, numDirections, 1, hiddenSize};

    // For the LSTMSequence kernel, each output tile should have the same shape and zero offsets. The tiling
    // infrastructure, specifically the 'divideTiles' function, will accumulate the offsets after each tile, which
    // we will reset here.
    TileInfo newFirstOutputTile(firstOutputTile.shape);

    TileInfo secondTile(secondShape);
    TileInfo thirdTile(secondShape);
    return {std::move(newFirstOutputTile), std::move(secondTile), std::move(thirdTile)};
}

}  // namespace vpux::VPU
