Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Feb 21 20:03:34 2019
| Host         : dyn14 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
| Design       : fpga
| Device       : xcku035fbva676-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
|                                                           Instance                                                           |                                   Module                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP48 Blocks |
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
| fpga                                                                                                                         |                                                                      (top) |      30878 |      29516 |    1362 |    0 | 21445 |    164 |      3 |    0 |            0 |
|   (fpga)                                                                                                                     |                                                                      (top) |          3 |          3 |       0 |    0 |  2083 |      0 |      0 |    0 |            0 |
|   core_inst                                                                                                                  |                                                                  fpga_core |      29788 |      28426 |    1362 |    0 | 18332 |    164 |      3 |    0 |            0 |
|     sys                                                                                                                      |                                                             full_riscv_sys |      29788 |      28426 |    1362 |    0 | 18332 |    164 |      3 |    0 |            0 |
|       controller                                                                                                             |                                                             dma_controller |        169 |        105 |      64 |    0 |   156 |      0 |      0 |    0 |            0 |
|         (controller)                                                                                                         |                                                             dma_controller |         59 |         51 |       8 |    0 |   126 |      0 |      0 |    0 |            0 |
|         rx_desc_fifo                                                                                                         |                                                                simple_fifo |         75 |         35 |      40 |    0 |    18 |      0 |      0 |    0 |            0 |
|         trigger_fifo                                                                                                         |                                                simple_fifo__parameterized0 |         35 |         19 |      16 |    0 |    12 |      0 |      0 |    0 |            0 |
|       eth_dma_0                                                                                                              |                                                              eth_interface |       3169 |       3151 |      18 |    0 |  1833 |      2 |      2 |    0 |            0 |
|         (eth_dma_0)                                                                                                          |                                                              eth_interface |        242 |        242 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         axi_dma_inst                                                                                                         |                                                                axi_dma_153 |        838 |        820 |      18 |    0 |   749 |      0 |      0 |    0 |            0 |
|           axi_dma_rd_inst                                                                                                    |                                                             axi_dma_rd_174 |        371 |        371 |       0 |    0 |   360 |      0 |      0 |    0 |            0 |
|           axi_dma_wr_inst                                                                                                    |                                                             axi_dma_wr_175 |        467 |        449 |      18 |    0 |   389 |      0 |      0 |    0 |            0 |
|         eth_mac_10g_inst                                                                                                     |                                                            eth_mac_10g_154 |       1874 |       1874 |       0 |    0 |   604 |      0 |      0 |    0 |            0 |
|           axis_xgmii_rx_inst                                                                                                 |                                                       axis_xgmii_rx_64_159 |        558 |        558 |       0 |    0 |   362 |      0 |      0 |    0 |            0 |
|             (axis_xgmii_rx_inst)                                                                                             |                                                       axis_xgmii_rx_64_159 |        159 |        159 |       0 |    0 |   362 |      0 |      0 |    0 |            0 |
|             eth_crc_16                                                                                                       |                                                   lfsr__parameterized2_169 |         37 |         37 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_24                                                                                                       |                                                   lfsr__parameterized3_170 |         59 |         59 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_32                                                                                                       |                                                   lfsr__parameterized4_171 |        123 |        123 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_64                                                                                                       |                                                   lfsr__parameterized5_172 |        165 |        165 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_8                                                                                                        |                                                   lfsr__parameterized1_173 |         15 |         15 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           axis_xgmii_tx_inst                                                                                                 |                                                       axis_xgmii_tx_64_160 |       1316 |       1316 |       0 |    0 |   242 |      0 |      0 |    0 |            0 |
|             (axis_xgmii_tx_inst)                                                                                             |                                                       axis_xgmii_tx_64_160 |        706 |        706 |       0 |    0 |   242 |      0 |      0 |    0 |            0 |
|             eth_crc_16                                                                                                       |                                                   lfsr__parameterized2_161 |         26 |         26 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_24                                                                                                       |                                                   lfsr__parameterized3_162 |         49 |         49 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_32                                                                                                       |                                                   lfsr__parameterized4_163 |         71 |         71 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_40                                                                                                       |                                                   lfsr__parameterized6_164 |         85 |         85 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_48                                                                                                       |                                                   lfsr__parameterized7_165 |        104 |        104 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_56                                                                                                       |                                                   lfsr__parameterized8_166 |        115 |        115 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_64                                                                                                       |                                                   lfsr__parameterized5_167 |        150 |        150 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_8                                                                                                        |                                                   lfsr__parameterized1_168 |         10 |         10 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         rx_adapter                                                                                                           |                                           axis_adapter__parameterized0_155 |         16 |         16 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|         rx_fifo                                                                                                              |                                        axis_async_fifo__parameterized0_156 |         98 |         98 |       0 |    0 |   132 |      1 |      1 |    0 |            0 |
|         tx_adapter                                                                                                           |                                                           axis_adapter_157 |         92 |         92 |       0 |    0 |   151 |      0 |      0 |    0 |            0 |
|         tx_fifo                                                                                                              |                                                        axis_async_fifo_158 |         22 |         22 |       0 |    0 |   121 |      1 |      1 |    0 |            0 |
|       eth_dma_1                                                                                                              |                                                           eth_interface_12 |       2330 |       2330 |       0 |    0 |  1333 |      2 |      1 |    0 |            0 |
|         (eth_dma_1)                                                                                                          |                                                           eth_interface_12 |        140 |        140 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         axi_dma_inst                                                                                                         |                                                                    axi_dma |         87 |         87 |       0 |    0 |   249 |      0 |      0 |    0 |            0 |
|           axi_dma_rd_inst                                                                                                    |                                                                 axi_dma_rd |         80 |         80 |       0 |    0 |   169 |      0 |      0 |    0 |            0 |
|           axi_dma_wr_inst                                                                                                    |                                                                 axi_dma_wr |          7 |          7 |       0 |    0 |    80 |      0 |      0 |    0 |            0 |
|         eth_mac_10g_inst                                                                                                     |                                                                eth_mac_10g |       1881 |       1881 |       0 |    0 |   603 |      0 |      0 |    0 |            0 |
|           axis_xgmii_rx_inst                                                                                                 |                                                           axis_xgmii_rx_64 |        537 |        537 |       0 |    0 |   362 |      0 |      0 |    0 |            0 |
|             (axis_xgmii_rx_inst)                                                                                             |                                                           axis_xgmii_rx_64 |        145 |        145 |       0 |    0 |   362 |      0 |      0 |    0 |            0 |
|             eth_crc_16                                                                                                       |                                                   lfsr__parameterized2_148 |         45 |         45 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_24                                                                                                       |                                                   lfsr__parameterized3_149 |         74 |         74 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_32                                                                                                       |                                                   lfsr__parameterized4_150 |         93 |         93 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_64                                                                                                       |                                                   lfsr__parameterized5_151 |        162 |        162 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_8                                                                                                        |                                                   lfsr__parameterized1_152 |         18 |         18 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           axis_xgmii_tx_inst                                                                                                 |                                                           axis_xgmii_tx_64 |       1344 |       1344 |       0 |    0 |   241 |      0 |      0 |    0 |            0 |
|             (axis_xgmii_tx_inst)                                                                                             |                                                           axis_xgmii_tx_64 |        671 |        671 |       0 |    0 |   241 |      0 |      0 |    0 |            0 |
|             eth_crc_16                                                                                                       |                                                       lfsr__parameterized2 |         29 |         29 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_24                                                                                                       |                                                       lfsr__parameterized3 |         52 |         52 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_32                                                                                                       |                                                       lfsr__parameterized4 |         88 |         88 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_40                                                                                                       |                                                       lfsr__parameterized6 |        100 |        100 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_48                                                                                                       |                                                       lfsr__parameterized7 |        115 |        115 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_56                                                                                                       |                                                       lfsr__parameterized8 |        129 |        129 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_64                                                                                                       |                                                       lfsr__parameterized5 |        152 |        152 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|             eth_crc_8                                                                                                        |                                                       lfsr__parameterized1 |         12 |         12 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         rx_adapter                                                                                                           |                                               axis_adapter__parameterized0 |          4 |          4 |       0 |    0 |    76 |      0 |      0 |    0 |            0 |
|         rx_fifo                                                                                                              |                                            axis_async_fifo__parameterized0 |        104 |        104 |       0 |    0 |   127 |      1 |      0 |    0 |            0 |
|         tx_adapter                                                                                                           |                                                               axis_adapter |         89 |         89 |       0 |    0 |   151 |      0 |      0 |    0 |            0 |
|         tx_fifo                                                                                                              |                                                            axis_async_fifo |         25 |         25 |       0 |    0 |   127 |      1 |      1 |    0 |            0 |
|       genblk1[0].RISCV                                                                                                       |                                                          riscv_axi_wrapper |       1389 |       1341 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[0].RISCV)                                                                                                   |                                                          riscv_axi_wrapper |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                          axi_ram_rd_if_141 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                          axi_ram_wr_if_142 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                              riscvcore_143 |       1246 |       1198 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                              riscvcore_143 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                               VexRiscv_144 |       1060 |       1012 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                               VexRiscv_144 |        905 |        857 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                   StreamFifoLowLatency_147 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                mem_2rw_145 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                               mem_1r1w_146 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[10].RISCV                                                                                                      |                                                       riscv_axi_wrapper_13 |       1388 |       1340 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[10].RISCV)                                                                                                  |                                                       riscv_axi_wrapper_13 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                          axi_ram_rd_if_134 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                          axi_ram_wr_if_135 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                              riscvcore_136 |       1246 |       1198 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                              riscvcore_136 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                               VexRiscv_137 |       1060 |       1012 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                               VexRiscv_137 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                   StreamFifoLowLatency_140 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                mem_2rw_138 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                               mem_1r1w_139 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[11].RISCV                                                                                                      |                                                       riscv_axi_wrapper_14 |       1388 |       1340 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[11].RISCV)                                                                                                  |                                                       riscv_axi_wrapper_14 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                          axi_ram_rd_if_127 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                          axi_ram_wr_if_128 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                              riscvcore_129 |       1245 |       1197 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                              riscvcore_129 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                               VexRiscv_130 |       1059 |       1011 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                               VexRiscv_130 |        905 |        857 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                   StreamFifoLowLatency_133 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                mem_2rw_131 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                               mem_1r1w_132 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[12].RISCV                                                                                                      |                                                       riscv_axi_wrapper_15 |       1389 |       1341 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[12].RISCV)                                                                                                  |                                                       riscv_axi_wrapper_15 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                          axi_ram_rd_if_120 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                          axi_ram_wr_if_121 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                              riscvcore_122 |       1247 |       1199 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                              riscvcore_122 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                               VexRiscv_123 |       1061 |       1013 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                               VexRiscv_123 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                   StreamFifoLowLatency_126 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                mem_2rw_124 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                               mem_1r1w_125 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[13].RISCV                                                                                                      |                                                       riscv_axi_wrapper_16 |       1389 |       1341 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[13].RISCV)                                                                                                  |                                                       riscv_axi_wrapper_16 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                          axi_ram_rd_if_113 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                          axi_ram_wr_if_114 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                              riscvcore_115 |       1246 |       1198 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                              riscvcore_115 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                               VexRiscv_116 |       1060 |       1012 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                               VexRiscv_116 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                   StreamFifoLowLatency_119 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                mem_2rw_117 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                               mem_1r1w_118 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[14].RISCV                                                                                                      |                                                       riscv_axi_wrapper_17 |       1389 |       1341 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[14].RISCV)                                                                                                  |                                                       riscv_axi_wrapper_17 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                          axi_ram_rd_if_106 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                          axi_ram_wr_if_107 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                              riscvcore_108 |       1246 |       1198 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                              riscvcore_108 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                               VexRiscv_109 |       1060 |       1012 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                               VexRiscv_109 |        905 |        857 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                   StreamFifoLowLatency_112 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                mem_2rw_110 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                               mem_1r1w_111 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[15].RISCV                                                                                                      |                                                       riscv_axi_wrapper_18 |       1388 |       1340 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[15].RISCV)                                                                                                  |                                                       riscv_axi_wrapper_18 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                           axi_ram_rd_if_99 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                          axi_ram_wr_if_100 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                              riscvcore_101 |       1245 |       1197 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                              riscvcore_101 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                               VexRiscv_102 |       1059 |       1011 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                               VexRiscv_102 |        905 |        857 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                   StreamFifoLowLatency_105 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                mem_2rw_103 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                               mem_1r1w_104 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[1].RISCV                                                                                                       |                                                       riscv_axi_wrapper_19 |       1390 |       1342 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[1].RISCV)                                                                                                   |                                                       riscv_axi_wrapper_19 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                           axi_ram_rd_if_92 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                           axi_ram_wr_if_93 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               riscvcore_94 |       1247 |       1199 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               riscvcore_94 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                                VexRiscv_95 |       1061 |       1013 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                                VexRiscv_95 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                    StreamFifoLowLatency_98 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                 mem_2rw_96 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                                mem_1r1w_97 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[2].RISCV                                                                                                       |                                                       riscv_axi_wrapper_20 |       1390 |       1342 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[2].RISCV)                                                                                                   |                                                       riscv_axi_wrapper_20 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                           axi_ram_rd_if_85 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                           axi_ram_wr_if_86 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               riscvcore_87 |       1247 |       1199 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               riscvcore_87 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                                VexRiscv_88 |       1061 |       1013 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                                VexRiscv_88 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                    StreamFifoLowLatency_91 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                 mem_2rw_89 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                                mem_1r1w_90 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[3].RISCV                                                                                                       |                                                       riscv_axi_wrapper_21 |       1390 |       1342 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[3].RISCV)                                                                                                   |                                                       riscv_axi_wrapper_21 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                           axi_ram_rd_if_78 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                           axi_ram_wr_if_79 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               riscvcore_80 |       1248 |       1200 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               riscvcore_80 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                                VexRiscv_81 |       1061 |       1013 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                                VexRiscv_81 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                    StreamFifoLowLatency_84 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                 mem_2rw_82 |        122 |        122 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                                mem_1r1w_83 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[4].RISCV                                                                                                       |                                                       riscv_axi_wrapper_22 |       1390 |       1342 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[4].RISCV)                                                                                                   |                                                       riscv_axi_wrapper_22 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                           axi_ram_rd_if_71 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                           axi_ram_wr_if_72 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               riscvcore_73 |       1247 |       1199 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               riscvcore_73 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                                VexRiscv_74 |       1061 |       1013 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                                VexRiscv_74 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                    StreamFifoLowLatency_77 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                 mem_2rw_75 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                                mem_1r1w_76 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[5].RISCV                                                                                                       |                                                       riscv_axi_wrapper_23 |       1390 |       1342 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[5].RISCV)                                                                                                   |                                                       riscv_axi_wrapper_23 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                           axi_ram_rd_if_64 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                           axi_ram_wr_if_65 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               riscvcore_66 |       1247 |       1199 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               riscvcore_66 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                                VexRiscv_67 |       1061 |       1013 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                                VexRiscv_67 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                    StreamFifoLowLatency_70 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                 mem_2rw_68 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                                mem_1r1w_69 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[6].RISCV                                                                                                       |                                                       riscv_axi_wrapper_24 |       1388 |       1340 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[6].RISCV)                                                                                                   |                                                       riscv_axi_wrapper_24 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                           axi_ram_rd_if_57 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                           axi_ram_wr_if_58 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               riscvcore_59 |       1246 |       1198 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               riscvcore_59 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                                VexRiscv_60 |       1060 |       1012 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                                VexRiscv_60 |        905 |        857 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                    StreamFifoLowLatency_63 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                 mem_2rw_61 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                                mem_1r1w_62 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[7].RISCV                                                                                                       |                                                       riscv_axi_wrapper_25 |       1389 |       1341 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[7].RISCV)                                                                                                   |                                                       riscv_axi_wrapper_25 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                           axi_ram_rd_if_50 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                           axi_ram_wr_if_51 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               riscvcore_52 |       1247 |       1199 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               riscvcore_52 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                                VexRiscv_53 |       1061 |       1013 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                                VexRiscv_53 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                    StreamFifoLowLatency_56 |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                 mem_2rw_54 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                                mem_1r1w_55 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[8].RISCV                                                                                                       |                                                       riscv_axi_wrapper_26 |       1388 |       1340 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[8].RISCV)                                                                                                   |                                                       riscv_axi_wrapper_26 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                           axi_ram_rd_if_43 |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                           axi_ram_wr_if_44 |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                               riscvcore_45 |       1245 |       1197 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                               riscvcore_45 |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                                VexRiscv_46 |       1059 |       1011 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                                VexRiscv_46 |        906 |        858 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                    StreamFifoLowLatency_49 |        154 |        154 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                 mem_2rw_47 |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                                mem_1r1w_48 |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       genblk1[9].RISCV                                                                                                       |                                                       riscv_axi_wrapper_27 |       1389 |       1341 |      48 |    0 |   895 |     10 |      0 |    0 |            0 |
|         (genblk1[9].RISCV)                                                                                                   |                                                       riscv_axi_wrapper_27 |         57 |         57 |       0 |    0 |     8 |      0 |      0 |    0 |            0 |
|         axi_ram_rd_if_inst                                                                                                   |                                                              axi_ram_rd_if |         37 |         37 |       0 |    0 |    29 |      0 |      0 |    0 |            0 |
|         axi_ram_wr_if_inst                                                                                                   |                                                              axi_ram_wr_if |         51 |         51 |       0 |    0 |    30 |      0 |      0 |    0 |            0 |
|         core                                                                                                                 |                                                                  riscvcore |       1246 |       1198 |      48 |    0 |   828 |     10 |      0 |    0 |            0 |
|           (core)                                                                                                             |                                                                  riscvcore |         65 |         65 |       0 |    0 |   234 |      0 |      0 |    0 |            0 |
|           core                                                                                                               |                                                                   VexRiscv |       1060 |       1012 |      48 |    0 |   594 |      0 |      0 |    0 |            0 |
|             (core)                                                                                                           |                                                                   VexRiscv |        905 |        857 |      48 |    0 |   560 |      0 |      0 |    0 |            0 |
|             IBusSimplePlugin_rspJoin_rspBuffer_c                                                                             |                                                       StreamFifoLowLatency |        155 |        155 |       0 |    0 |    34 |      0 |      0 |    0 |            0 |
|           dmem                                                                                                               |                                                                    mem_2rw |        121 |        121 |       0 |    0 |     0 |      8 |      0 |    0 |            0 |
|           imem                                                                                                               |                                                                   mem_1r1w |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |            0 |
|       interconnect                                                                                                           |                                                           axi_interconnect |       1032 |       1032 |       0 |    0 |   482 |      0 |      0 |    0 |            0 |
|         (interconnect)                                                                                                       |                                                           axi_interconnect |        642 |        642 |       0 |    0 |   470 |      0 |      0 |    0 |            0 |
|         arb_inst                                                                                                             |                                                                    arbiter |        391 |        391 |       0 |    0 |    12 |      0 |      0 |    0 |            0 |
|       msg_arbiter                                                                                                            |                                                           core_msg_arbiter |        830 |        318 |     512 |    0 |   160 |      0 |      0 |    0 |            0 |
|         (msg_arbiter)                                                                                                        |                                                           core_msg_arbiter |         29 |         29 |       0 |    0 |    64 |      0 |      0 |    0 |            0 |
|         genblk1[0].msg_fifo                                                                                                  |                                                simple_fifo__parameterized1 |         40 |          8 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[10].msg_fifo                                                                                                 |                                             simple_fifo__parameterized1_28 |         40 |          8 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[11].msg_fifo                                                                                                 |                                             simple_fifo__parameterized1_29 |         78 |         46 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[12].msg_fifo                                                                                                 |                                             simple_fifo__parameterized1_30 |         41 |          9 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[13].msg_fifo                                                                                                 |                                             simple_fifo__parameterized1_31 |         42 |         10 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[14].msg_fifo                                                                                                 |                                             simple_fifo__parameterized1_32 |         40 |          8 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[15].msg_fifo                                                                                                 |                                             simple_fifo__parameterized1_33 |         78 |         46 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[1].msg_fifo                                                                                                  |                                             simple_fifo__parameterized1_34 |         42 |         10 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[2].msg_fifo                                                                                                  |                                             simple_fifo__parameterized1_35 |         40 |          8 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[3].msg_fifo                                                                                                  |                                             simple_fifo__parameterized1_36 |         78 |         46 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[4].msg_fifo                                                                                                  |                                             simple_fifo__parameterized1_37 |         40 |          8 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[5].msg_fifo                                                                                                  |                                             simple_fifo__parameterized1_38 |         42 |         10 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[6].msg_fifo                                                                                                  |                                             simple_fifo__parameterized1_39 |         40 |          8 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[7].msg_fifo                                                                                                  |                                             simple_fifo__parameterized1_40 |         78 |         46 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[8].msg_fifo                                                                                                  |                                             simple_fifo__parameterized1_41 |         40 |          8 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|         genblk1[9].msg_fifo                                                                                                  |                                             simple_fifo__parameterized1_42 |         42 |         10 |      32 |    0 |     6 |      0 |      0 |    0 |            0 |
|       temp_pcie_master                                                                                                       |                                                                  temp_pcie |         36 |         36 |       0 |    0 |    48 |      0 |      0 |    0 |            0 |
|   sfp_1_phy_inst                                                                                                             |                                                                eth_phy_10g |        496 |        496 |       0 |    0 |   401 |      0 |      0 |    0 |            0 |
|     eth_phy_10g_rx_inst                                                                                                      |                                                           eth_phy_10g_rx_5 |        452 |        452 |       0 |    0 |   211 |      0 |      0 |    0 |            0 |
|       (eth_phy_10g_rx_inst)                                                                                                  |                                                           eth_phy_10g_rx_5 |          0 |          0 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|       descrambler_inst                                                                                                       |                                                                     lfsr_9 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       eth_phy_10g_rx_frame_sync_inst                                                                                         |                                               eth_phy_10g_rx_frame_sync_10 |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       xgmii_baser_dec_inst                                                                                                   |                                                      xgmii_baser_dec_64_11 |        396 |        396 |       0 |    0 |    72 |      0 |      0 |    0 |            0 |
|     eth_phy_10g_tx_inst                                                                                                      |                                                           eth_phy_10g_tx_6 |         44 |         44 |       0 |    0 |   190 |      0 |      0 |    0 |            0 |
|       (eth_phy_10g_tx_inst)                                                                                                  |                                                           eth_phy_10g_tx_6 |          0 |          0 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|       scrambler_inst                                                                                                         |                                                     lfsr__parameterized0_7 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       xgmii_baser_enc_inst                                                                                                   |                                                       xgmii_baser_enc_64_8 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   sfp_1_rx_rst_reset_sync_inst                                                                                               |                                                                 sync_reset |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   sfp_2_phy_inst                                                                                                             |                                                              eth_phy_10g_0 |        496 |        496 |       0 |    0 |   401 |      0 |      0 |    0 |            0 |
|     eth_phy_10g_rx_inst                                                                                                      |                                                             eth_phy_10g_rx |        452 |        452 |       0 |    0 |   211 |      0 |      0 |    0 |            0 |
|       (eth_phy_10g_rx_inst)                                                                                                  |                                                             eth_phy_10g_rx |          0 |          0 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|       descrambler_inst                                                                                                       |                                                                       lfsr |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       eth_phy_10g_rx_frame_sync_inst                                                                                         |                                                  eth_phy_10g_rx_frame_sync |         18 |         18 |       0 |    0 |    15 |      0 |      0 |    0 |            0 |
|       xgmii_baser_dec_inst                                                                                                   |                                                         xgmii_baser_dec_64 |        396 |        396 |       0 |    0 |    72 |      0 |      0 |    0 |            0 |
|     eth_phy_10g_tx_inst                                                                                                      |                                                             eth_phy_10g_tx |         44 |         44 |       0 |    0 |   190 |      0 |      0 |    0 |            0 |
|       (eth_phy_10g_tx_inst)                                                                                                  |                                                             eth_phy_10g_tx |          0 |          0 |       0 |    0 |   124 |      0 |      0 |    0 |            0 |
|       scrambler_inst                                                                                                         |                                                       lfsr__parameterized0 |         44 |         44 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|       xgmii_baser_enc_inst                                                                                                   |                                                         xgmii_baser_enc_64 |          0 |          0 |       0 |    0 |    66 |      0 |      0 |    0 |            0 |
|   sfp_2_rx_rst_reset_sync_inst                                                                                               |                                                               sync_reset_1 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   sfp_gth_inst                                                                                                               |                                                      gtwizard_ultrascale_0 |         92 |         92 |       0 |    0 |   208 |      0 |      0 |    0 |            0 |
|     (sfp_gth_inst)                                                                                                           |                                                      gtwizard_ultrascale_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|     inst                                                                                                                     |                   gtwizard_ultrascale_0_gtwizard_ultrascale_0_gtwizard_top |         92 |         92 |       0 |    0 |   208 |      0 |      0 |    0 |            0 |
|       gen_gtwizard_gthe3_top.gtwizard_ultrascale_0_gtwizard_gthe3_inst                                                       |                 gtwizard_ultrascale_0_gtwizard_ultrascale_0_gtwizard_gthe3 |         92 |         92 |       0 |    0 |   208 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_channel_container[3].gen_enabled_channel.gthe3_channel_wrapper_inst                           |          gtwizard_ultrascale_0_gtwizard_ultrascale_0_gthe3_channel_wrapper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           channel_inst                                                                                                       |             gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_gthe3_channel |          2 |          2 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_common.gen_common_container[3].gen_enabled_common.gthe3_common_wrapper_inst                   |           gtwizard_ultrascale_0_gtwizard_ultrascale_0_gthe3_common_wrapper |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|           common_inst                                                                                                        |              gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_gthe3_common |          1 |          1 |       0 |    0 |     0 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |          gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_0 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_1 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|         gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |               gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_gtwiz_reset |         89 |         89 |       0 |    0 |   188 |      0 |      0 |    0 |            0 |
|           (gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |               gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_gtwiz_reset |         58 |         58 |       0 |    0 |    88 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtpowergood_inst                                                                                  |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_3 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_5 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_6 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_7 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_8 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_9 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_plllock_rx_inst                                                                                   |       gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_10 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_plllock_tx_inst                                                                                   |       gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_11 |          8 |          8 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           bit_synchronizer_rxcdrlock_inst                                                                                    |       gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_bit_synchronizer_12 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_all_inst                                                                            |        gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer_13 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer_14 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer_15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer_16 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer_17 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer_18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_rx_done_inst                                                                                    |    gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_tx_done_inst                                                                                    | gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_inv_synchronizer_19 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|           reset_synchronizer_txprogdivreset_inst                                                                             |     gtwizard_ultrascale_0_gtwizard_ultrascale_v1_7_5_reset_synchronizer_20 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |            0 |
|   sync_reset_125mhz_inst                                                                                                     |                                                               sync_reset_2 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   sync_reset_156mhz_inst                                                                                                     |                                                               sync_reset_3 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
|   sync_reset_250mhzmhz_inst                                                                                                  |                                                               sync_reset_4 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |            0 |
+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


