$date
	Sat Jun 06 22:03:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module ff1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1#
0"
x!
$end
#5000
1!
1"
#10000
0"
#15000
0!
1"
0#
#20000
0"
#25000
1"
#30000
0"
#35000
1!
1"
1#
#40000
0"
#41000
0#
#45000
0!
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
