
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.87 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
Source file analysis completed (CIN-68)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
go libraries
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Input file has changed
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.44 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
# Error: expected an expression (CRD-29)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: expected an expression (CRD-29)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
go compile
# Info: Completed transformation 'analyze' on solution 'hybrid.v2': elapsed time 3.58 seconds, memory usage 1445752kB, peak memory usage 1511288kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
hybrid.v2
# Info: Branching solution 'hybrid.v2' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'hybrid.v2' (SOL-8)
go compile
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.60 seconds, memory usage 1445284kB, peak memory usage 1445856kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
go compile
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
option set Input/CppStandard c++11
option set Input/TargetPlatform x86_64
go compile
c++11
solution file add ./src/utils.cpp
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
set_working_dir /home/jd4691/research/NTT_CPU/hybird
Moving session transcript to file "/home/jd4691/research/NTT_CPU/hybird/catapult.log"
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.05 seconds, memory usage 1314188kB, peak memory usage 1314188kB (SOL-9)
/INPUTFILES/1
# Error: Compilation aborted (CIN-5)
solution file add ./src/ntt.cpp
# Error: go analyze: Failed analyze
go compile
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
/INPUTFILES/2
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'hybrid.v14': elapsed time 18.92 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
Loop '/hybrid/core/S2_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
Design 'hybrid' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/CDesignChecker/design_checker.sh'
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
Inlining routine 'modulo_sub' (CIN-14)
Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
Inlining routine 'operator+<20, true>' (CIN-14)
Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
Inlining routine 'modulo_add' (CIN-14)
Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
Inlining routine 'operator<<32, true>' (CIN-14)
Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Inlining routine 'operator<<<20, true>' (CIN-14)
Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
INOUT port 'tw' is only used as an input. (OPT-10)
INOUT port 'revArr' is only used as an input. (OPT-10)
INOUT port 'tw_h' is only used as an input. (OPT-10)
Optimizing block '/hybrid' ... (CIN-4)
Inlining routine 'operator*<20, true>' (CIN-14)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Synthesizing routine 'hybrid' (CIN-13)
Found top design routine 'hybrid' specified by directive (CIN-52)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'hybrid' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'hybrid.v14' (SOL-8)
Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'hybrid.v14': elapsed time 0.62 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'hybrid.v14' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v15': elapsed time 2.42 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
go assembly
/CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 6.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'hybrid.v15' (SOL-8)
CU_DESIGN sid16 ADD {} {VERSION v15 SID sid16 BRANCH_SID sid15 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/hybird/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name hybrid}: Race condition
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v15/CDesignChecker/design_checker.sh'
# Info: Branching solution 'hybrid.v15' at state 'libraries' (PRJ-2)
# Info: Design complexity at end of 'assembly': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v14': elapsed time 2.19 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'hybrid.v14' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 1267, Real ops = 481, Vars = 251 (SOL-21)
# Info: Completed transformation 'loops' on solution 'hybrid.v16': elapsed time 0.24 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v16/CDesignChecker/design_checker.sh'
/hybrid/core/S2_INNER_LOOP1/PIPELINE_INIT_INTERVAL 2
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'hybrid.v16' (SOL-8)
go allocate
Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/main' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP1:for {PIPELINE_INIT_INTERVAL 0}: Race condition
Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP2:for {PIPELINE_INIT_INTERVAL 0}: Race condition
Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
CU_DIRECTIVE sid17 SET /hybrid/core/S1_OUTER_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
CU_DIRECTIVE sid17 SET /hybrid/core/S2_COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP1:for {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP3:for {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S5_COPY_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP3 {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP2 {PIPELINE_INIT_INTERVAL 0}: Race condition
# Info: Branching solution 'hybrid.v16' at state 'assembly' (PRJ-2)
CU_DESIGN sid17 ADD {} {VERSION v16 SID sid17 BRANCH_SID sid16 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/jd4691/research/NTT_CPU/hybird/Catapult/ SYNTHESIS_FLOWPKG Vivado UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/-1/PARAMETERS/xc7vx485tffg1157-1/PARAMETERS/mgc_Xilinx-VIRTEX-7-1_beh/178 /CONFIG/PARAMETERS/Vivado/PARAMETERS/Xilinx/PARAMETERS/VIRTEX-7/PARAMETERS/Xilinx_RAMS/209 /CONFIG/PARAMETERS/Vivado/PARAMETERS/amba/240} SOURCEHIER {} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name hybrid}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP2 {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP1 {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP1 {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S2_INNER_LOOP3 {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/xx:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP3:for {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S6_OUTER_LOOP {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/x:rsc {BLOCK_SIZE 32}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/S5_INNER_LOOP2:for {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/xx:rsc {BLOCK_SIZE 32}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/twiddle_h:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/xx:rsc {INTERLEAVE 1}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/twiddle:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_2R1W_RBW}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/yy:rsc {INTERLEAVE 1}: Race condition
CU_DIRECTIVE sid17 SET /hybrid/core/yy:rsc {MAP_TO_MODULE Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL}: Race condition
# Info: Design complexity at end of 'loops': Total ops = 1267, Real ops = 481, Vars = 251 (SOL-21)
# Info: Completed transformation 'loops' on solution 'hybrid.v15': elapsed time 0.33 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
/hybrid/core/S2_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
directive set /hybrid/core/S2_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
/hybrid/core/S5_COPY_LOOP/PIPELINE_INIT_INTERVAL 1
Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
directive set /hybrid/core/S5_COPY_LOOP -PIPELINE_INIT_INTERVAL 1
Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
/hybrid/core/S2_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
directive set /hybrid/core/S2_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 2
/hybrid/core/S2_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S2_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 2
/hybrid/core/S5_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 2
directive set /hybrid/core/S5_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
/hybrid/core/S6_OUTER_LOOP/PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
directive set /hybrid/core/S6_OUTER_LOOP -PIPELINE_INIT_INTERVAL 2
/hybrid/core/S5_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/main' is left rolled. (LOOP-4)
directive set /hybrid/core/S5_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
/hybrid/core/S5_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
directive set /hybrid/core/S5_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'hybrid.v15' (SOL-8)
go allocate
Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
/hybrid/core/S1_OUTER_LOOP/PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
directive set /hybrid/core/S1_OUTER_LOOP -PIPELINE_INIT_INTERVAL 2
Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
/hybrid/core/S2_COPY_LOOP/PIPELINE_INIT_INTERVAL 1
Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
directive set /hybrid/core/S2_COPY_LOOP -PIPELINE_INIT_INTERVAL 1
Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
# Info: Design complexity at end of 'memories': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Completed transformation 'memories' on solution 'hybrid.v16': elapsed time 24.52 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
Resource '/hybrid/core/yy:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Resource '/hybrid/core/xx:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# Info: Starting transformation 'memories' on solution 'hybrid.v16' (SOL-8)
Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'hybrid.v16': elapsed time 0.71 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'hybrid.v16' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 9959, Real ops = 1472, Vars = 1448 (SOL-21)
# Info: Completed transformation 'architect' on solution 'hybrid.v16': elapsed time 53.75 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
Design 'hybrid' contains '1472' real operations. (SOL-11)
# Info: Running transformation 'architect' on solution 'hybrid.v16': elapsed time 45.76 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-15)
# Info: Running transformation 'architect' on solution 'hybrid.v16': elapsed time 22.86 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-15)
# Info: Starting transformation 'architect' on solution 'hybrid.v16' (SOL-8)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 9959, Real ops = 1472, Vars = 1448 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'hybrid.v16': elapsed time 14.92 seconds, memory usage 4952056kB, peak memory usage 4952056kB (SOL-9)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Final schedule of SEQUENTIAL '/hybrid/core': Latency = 6700, Area (Datapath, Register, Total) = 81954.90, 0.00, 81954.90 (CRAAS-12)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled SEQUENTIAL '/hybrid/core' (total length 21780 c-steps) (SCHD-8)
Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
# Info: Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 6440, Area (Datapath, Register, Total) = 88368.90, 0.00, 88368.90 (CRAAS-11)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (10 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (10 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
# Info: Starting transformation 'allocate' on solution 'hybrid.v16' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (10 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (10 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (11 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (4 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
