
---------- Begin Simulation Statistics ----------
final_tick                               166914760000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 370059                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661024                       # Number of bytes of host memory used
host_op_rate                                   370786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   270.23                       # Real time elapsed on the host
host_tick_rate                              617683644                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.166915                       # Number of seconds simulated
sim_ticks                                166914760000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.669148                       # CPI: cycles per instruction
system.cpu.discardedOps                        189502                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34028839                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.599108                       # IPC: instructions per cycle
system.cpu.numCycles                        166914760                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132885921                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566094                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          665                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562882                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14163                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485747                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735444                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81003                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103795                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101841                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.907120                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65382                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              396                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51239785                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51239785                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51240258                       # number of overall hits
system.cpu.dcache.overall_hits::total        51240258                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       828726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         828726                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       836672                       # number of overall misses
system.cpu.dcache.overall_misses::total        836672                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46020130000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46020130000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46020130000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46020130000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068511                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068511                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076930                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015916                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015916                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016066                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016066                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55531.176770                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55531.176770                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55003.788820                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55003.788820                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        95427                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3107                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.713550                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       679918                       # number of writebacks
system.cpu.dcache.writebacks::total            679918                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        55430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        55430                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        55430                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        55430                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773296                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781239                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781239                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  42739239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  42739239000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  43545926999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43545926999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55268.925483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55268.925483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 55739.571372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55739.571372                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780215                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40666849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40666849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20384592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20384592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011007                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45040.560516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45040.560516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1504                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1504                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       451079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       451079                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19410701000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19410701000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43031.710632                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43031.710632                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10572936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10572936                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       376143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       376143                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25635538000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25635538000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68153.702182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68153.702182                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53926                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53926                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322217                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322217                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23328538000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23328538000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029429                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72400.084415                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72400.084415                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    806687999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    806687999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101559.612111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101559.612111                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.996361                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021573                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781239                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.588551                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.996361                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52858245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52858245                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685758                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475132                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024917                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278009                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278009                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278009                       # number of overall hits
system.cpu.icache.overall_hits::total        10278009                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            909                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          909                       # number of overall misses
system.cpu.icache.overall_misses::total           909                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     78221000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78221000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     78221000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78221000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278918                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278918                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278918                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278918                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 86051.705171                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 86051.705171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 86051.705171                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 86051.705171                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          519                       # number of writebacks
system.cpu.icache.writebacks::total               519                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          909                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          909                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     76403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     76403000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     76403000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     76403000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84051.705171                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84051.705171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84051.705171                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84051.705171                       # average overall mshr miss latency
system.cpu.icache.replacements                    519                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278009                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278009                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           909                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     78221000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78221000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278918                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 86051.705171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 86051.705171                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     76403000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     76403000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84051.705171                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84051.705171                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.305801                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278918                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               909                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11307.940594                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   318.305801                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.621691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.621691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279827                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279827                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 166914760000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               494577                       # number of demand (read+write) hits
system.l2.demand_hits::total                   494793                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 216                       # number of overall hits
system.l2.overall_hits::.cpu.data              494577                       # number of overall hits
system.l2.overall_hits::total                  494793                       # number of overall hits
system.l2.demand_misses::.cpu.inst                693                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286662                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287355                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               693                       # number of overall misses
system.l2.overall_misses::.cpu.data            286662                       # number of overall misses
system.l2.overall_misses::total                287355                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69060000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  30552073000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30621133000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69060000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  30552073000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30621133000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              909                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781239                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782148                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             909                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781239                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782148                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.762376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.366933                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367392                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.762376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.366933                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367392                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99653.679654                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106578.733840                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106562.033025                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99653.679654                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106578.733840                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106562.033025                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199651                       # number of writebacks
system.l2.writebacks::total                    199651                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287350                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287350                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55200000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24818318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24873518000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55200000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24818318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24873518000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.762376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.366926                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367386                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.762376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.366926                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367386                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79653.679654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86578.447413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86561.746998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79653.679654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86578.447413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86561.746998                       # average overall mshr miss latency
system.l2.replacements                         288238                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       679918                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           679918                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       679918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       679918                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          498                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              498                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          498                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4669                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4669                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            145483                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145483                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176825                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176825                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  19204995000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   19204995000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.548621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548621                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108610.179556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108610.179556                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176825                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15668495000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15668495000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.548621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.548621                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88610.179556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88610.179556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69060000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69060000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.762376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.762376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99653.679654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99653.679654                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          693                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          693                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55200000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55200000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.762376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.762376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79653.679654                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79653.679654                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        349094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            349094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11347078000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11347078000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.239332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.239332                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103308.338720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103308.338720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9149823000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9149823000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.239321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.239321                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83307.442275                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83307.442275                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8085.151361                       # Cycle average of tags in use
system.l2.tags.total_refs                     1557543                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    296430                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.254337                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     180.534333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        18.601534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7886.015494                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.022038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.962648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986957                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          227                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2323                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5071                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          571                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3420864                       # Number of tag accesses
system.l2.tags.data_accesses                  3420864                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005691292500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11701                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11701                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              802802                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188210                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287350                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199651                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287350                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199651                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    944                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    24                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287350                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199651                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  231717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.476370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.076260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.376266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11645     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           26      0.22%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           28      0.24%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11701                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.059055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.025706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5729     48.96%     48.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              170      1.45%     50.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5198     44.42%     94.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              593      5.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11701                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   60416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18390400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12777664                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    110.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  166900417000                       # Total gap between requests
system.mem_ctrls.avgGap                     342710.62                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        44352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18285632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12774912                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 265716.465098712652                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 109550719.181455254555                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 76535544.250250846148                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          693                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199651                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19601750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10072339250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3927049112000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28285.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35137.25                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  19669568.96                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        44352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18346048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18390400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        44352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        44352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12777664                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12777664                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          693                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287350                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199651                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199651                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       265716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    109912676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        110178393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       265716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       265716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76552032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76552032                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76552032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       265716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    109912676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       186730425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286406                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199608                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17629                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17367                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18894                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11793                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12051                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12614                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13611                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11855                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12571                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4721828500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432030000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10091941000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16486.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35236.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              145912                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             101903                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            50.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.05                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       238199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   130.583655                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.278590                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   187.868864                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       183578     77.07%     77.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        29279     12.29%     89.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5781      2.43%     91.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1734      0.73%     92.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9792      4.11%     96.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          657      0.28%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          490      0.21%     97.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          526      0.22%     97.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6362      2.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       238199                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18329984                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12774912                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              109.816436                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               76.535544                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               50.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       834616020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       443608935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1015000980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514363140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13176037680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41250640650                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29357886240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   86592153645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.780686                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  75895932500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5573620000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  85445207500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       866124840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       460356270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1029937860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     527590620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13176037680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40899457950                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29653619040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   86613124260                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.906322                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76668567000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5573620000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  84672573000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199651                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79093                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176825                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176825                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110525                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853444                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853444                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31168064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31168064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287350                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287350    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287350                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1364698000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1564377750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       879569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          519                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322308                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           909                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2337                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342693                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2345030                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        91392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     93514048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               93605440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          288238                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12777664                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1070386                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013871                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117090                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1055556     98.61%     98.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14813      1.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1070386                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 166914760000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2923756000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2727000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2343721995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
