Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:08:32 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/mkDelayWorker32B_submodules/arSRLFIFO_a/post_route_timing.rpt
| Design       : arSRLFIFO_a
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
fifo_1/rp_reg[0]/C             fifo_1/full_r_reg/D            7.209         
fifo_1/wp_reg[2]/C             fifo_1/empty_r_reg/D           7.441         
fifo_1/rp_reg[0]/C             fifo_1/gb2_reg/D               8.038         
fifo_1/wp_reg[0]/C             fifo_1/ram1/ram_reg/ADDRBWRADDR[5]
                                                              8.348         
fifo_1/wp_reg[1]/C             fifo_1/ram1/ram_reg/ADDRBWRADDR[6]
                                                              8.380         
fifo_1/wp_reg[1]/C             fifo_1/wp_reg[2]/D             8.470         
fifo_1/rp_reg[0]/C             fifo_1/ram1/ram_reg/ADDRARDADDR[5]
                                                              8.480         
fifo_1/wp_reg[1]/C             fifo_1/wp_reg[3]/D             8.500         
fifo_1/rp_reg[1]/C             fifo_1/ram1/ram_reg/ADDRARDADDR[6]
                                                              8.603         
fifo_1/wp_reg[1]/C             fifo_1/wp_reg[1]/D             8.792         
fifo_1/rp_reg[3]/C             fifo_1/rp_reg[3]/D             8.963         
fifo_1/rp_reg[2]/C             fifo_1/rp_reg[2]/D             8.996         
fifo_1/wp_reg[0]/C             fifo_1/wp_reg[0]/D             9.114         
fifo_1/rp_reg[0]/C             fifo_1/rp_reg[0]/D             9.124         
fifo_1/rp_reg[1]/C             fifo_1/rp_reg[1]/D             9.134         



