#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr  5 15:35:21 2022
# Process ID: 19804
# Current directory: C:/Users/jones/Desktop/EE316-Lab5/Lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25512 C:\Users\jones\Desktop\EE316-Lab5\Lab5\Lab5.xpr
# Log file: C:/Users/jones/Desktop/EE316-Lab5/Lab5/vivado.log
# Journal file: C:/Users/jones/Desktop/EE316-Lab5/Lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab5/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 929.234 ; gain = 166.961
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- digilentinc.com:IP:PWM:2.0 - PWM_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- digilentinc.com:IP:PWM:2.0 - PWM_1
Successfully read diagram <design_1> from BD file <C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1070.023 ; gain = 84.508
INFO: [Device 21-403] Loading part xc7z007sclg400-1
startgroup
set_property -dict [list CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true}] [get_bd_cells xadc_wiz_0]
endgroup
write_bd_tcl block_design.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/jones/Desktop/EE316-Lab5/Lab5/block_design.tcl>.

WARNING: [BD 5-339] The block design <design_1> has not been validated, therefore, a block design created using this Tcl file
<C:/Users/jones/Desktop/EE316-Lab5/Lab5/block_design.tcl> may result in errors during validation.
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
write_bd_tcl block_design.tcl
ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [C:/Users/jones/Desktop/EE316-Lab5/Lab5/block_design.tcl]
write_bd_tcl -force block_design.tcl
INFO: [BD 5-148] Tcl file written out <C:/Users/jones/Desktop/EE316-Lab5/Lab5/block_design.tcl>.

save_bd_design
Wrote  : <C:\Users\jones\Desktop\EE316-Lab5\Lab5\Lab5.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
close_project
pwd
C:/Users/jones/Desktop/EE316-Lab5/Lab5
cd ..
cd MoreTesting
couldn't change working directory to "MoreTesting": no such file or directory
cd ..
pwd
C:/Users/jones/Desktop
dir
WARNING: [Common 17-259] Unknown Tcl command 'dir' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
 Volume in drive C is Windows
 Volume Serial Number is 1E36-AD60

 Directory of C:\Users\jones\Desktop

04/05/2022  03:40 PM    <DIR>          .
04/05/2022  03:40 PM    <DIR>          ..
02/04/2022  01:25 PM    <DIR>          Counting Errors
04/04/2022  11:11 AM    <DIR>          EE316-Lab5
03/04/2022  01:30 PM    <DIR>          FlashController-counting-errors-multiple-blocks
03/04/2022  01:29 PM        13,926,160 FlashController-counting-errors-multiple-blocks.zip
04/05/2022  03:40 PM    <DIR>          MoreTesting
04/04/2022  04:08 PM    <DIR>          PWM_Example
               1 File(s)     13,926,160 bytes
               7 Dir(s)  192,818,450,432 bytes free
cd MoreTesting
ls
ambiguous command name "ls": lsearch lset lsort
dir
WARNING: [Common 17-259] Unknown Tcl command 'dir' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
 Volume in drive C is Windows
 Volume Serial Number is 1E36-AD60

 Directory of C:\Users\jones\Desktop\MoreTesting

04/05/2022  03:40 PM    <DIR>          .
04/05/2022  03:40 PM    <DIR>          ..
04/05/2022  03:40 PM            37,340 block_design.tcl
               1 File(s)         37,340 bytes
               2 Dir(s)  192,818,450,432 bytes free
source ./block_design.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2019.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z007sclg400-1
#    set_property BOARD_PART digilentinc.com:cora-z7-07s:part0:1.0 [current_project]
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
# variable design_name
# set design_name design_1
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD_TCL-3] Currently there is no design <design_1> in project, so creating one...
Wrote  : <C:\Users\jones\Desktop\MoreTesting\myproj\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1439.617 ; gain = 0.000
INFO: [BD_TCL-4] Making design <design_1> as current_bd_design.
# common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "design_1".
# if { $nRet != 0 } {
#    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# digilentinc.com:IP:PWM:2.0\
# xilinx.com:ip:axi_gpio:2.0\
# xilinx.com:ip:axi_timer:2.0\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:xadc_wiz:3.3\
# xilinx.com:ip:xlconcat:2.1\
# "
# 
#    set list_ips_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
digilentinc.com:IP:PWM:2.0 xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:axi_timer:2.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xadc_wiz:3.3 xilinx.com:ip:xlconcat:2.1  .
WARNING: [Coretcl 2-175] No Catalog IPs found
ERROR: [BD_TCL-115] The following IPs are not found in the IP Catalog:
  digilentinc.com:IP:PWM:2.0

Resolution: Please add the repository containing the IP(s) to the project.
# if { $bCheckIPsPassed != 1 } {
#   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
WARNING: [BD_TCL-1003] Will not continue with creation of design due to the error(s) above.
3
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/jones/Desktop/EE316-Lab5/ip [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jones/Desktop/EE316-Lab5/ip'.
set_property target_language VHDL [current_project]
source ./block_design.tcl
# namespace eval _tcl {
# proc get_script_folder {} {
#    set script_path [file normalize [info script]]
#    set script_folder [file dirname $script_path]
#    return $script_folder
# }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2019.1
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 myproj -part xc7z007sclg400-1
#    set_property BOARD_PART digilentinc.com:cora-z7-07s:part0:1.0 [current_project]
# }
# variable design_name
# set design_name design_1
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES: 
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD_TCL-2] Constructing design in IPI design <design_1>...
# common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "design_1".
# if { $nRet != 0 } {
#    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
#    return $nRet
# }
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\ 
# digilentinc.com:IP:PWM:2.0\
# xilinx.com:ip:axi_gpio:2.0\
# xilinx.com:ip:axi_timer:2.0\
# xilinx.com:ip:processing_system7:5.5\
# xilinx.com:ip:proc_sys_reset:5.0\
# xilinx.com:ip:xadc_wiz:3.3\
# xilinx.com:ip:xlconcat:2.1\
# "
# 
#    set list_ips_missing ""
#    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
#    foreach ip_vlnv $list_check_ips {
#       set ip_obj [get_ipdefs -all $ip_vlnv]
#       if { $ip_obj eq "" } {
#          lappend list_ips_missing $ip_vlnv
#       }
#    }
# 
#    if { $list_ips_missing ne "" } {
#       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#       set bCheckIPsPassed 0
#    }
# 
# }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
digilentinc.com:IP:PWM:2.0 xilinx.com:ip:axi_gpio:2.0 xilinx.com:ip:axi_timer:2.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:xadc_wiz:3.3 xilinx.com:ip:xlconcat:2.1  .
# if { $bCheckIPsPassed != 1 } {
#   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
#   return 3
# }
# proc create_root_design { parentCell } {
# 
#   variable script_folder
#   variable design_name
# 
#   if { $parentCell eq "" } {
#      set parentCell [get_bd_cells /]
#   }
# 
#   # Get object for parentCell
#   set parentObj [get_bd_cells $parentCell]
#   if { $parentObj == "" } {
#      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#      return
#   }
# 
#   # Make sure parentObj is hier blk
#   set parentType [get_property TYPE $parentObj]
#   if { $parentType ne "hier" } {
#      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#      return
#   }
# 
#   # Save current instance; Restore later
#   set oldCurInst [current_bd_instance .]
# 
#   # Set parent object as current
#   current_bd_instance $parentObj
# 
# 
#   # Create interface ports
#   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
# 
#   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
# 
#   set Vp_Vn_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 Vp_Vn_0 ]
# 
#   set btns_3bits [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_3bits ]
# 
#   set lcd_6bits [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 lcd_6bits ]
# 
#   set ldr [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 ldr ]
# 
#   set pot [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_analog_io_rtl:1.0 pot ]
# 
# 
#   # Create ports
#   set buzzer_pwm [ create_bd_port -dir O -from 0 -to 0 buzzer_pwm ]
#   set full_pwm [ create_bd_port -dir O full_pwm ]
#   set servo_pwm [ create_bd_port -dir O -from 0 -to 0 servo_pwm ]
# 
#   # Create instance: PWM_0, and set properties
#   set PWM_0 [ create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:2.0 PWM_0 ]
# 
#   # Create instance: PWM_1, and set properties
#   set PWM_1 [ create_bd_cell -type ip -vlnv digilentinc.com:IP:PWM:2.0 PWM_1 ]
# 
#   # Create instance: axi_gpio_0, and set properties
#   set axi_gpio_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0 ]
#   set_property -dict [ list \
#    CONFIG.C_ALL_INPUTS {1} \
#    CONFIG.C_GPIO_WIDTH {3} \
#    CONFIG.C_INTERRUPT_PRESENT {1} \
#    CONFIG.GPIO_BOARD_INTERFACE {Custom} \
#    CONFIG.USE_BOARD_FLOW {true} \
#  ] $axi_gpio_0
# 
#   # Create instance: axi_gpio_1, and set properties
#   set axi_gpio_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1 ]
#   set_property -dict [ list \
#    CONFIG.C_ALL_OUTPUTS {1} \
#    CONFIG.C_GPIO_WIDTH {6} \
#    CONFIG.GPIO_BOARD_INTERFACE {Custom} \
#    CONFIG.USE_BOARD_FLOW {true} \
#  ] $axi_gpio_1
# 
#   # Create instance: axi_timer_0, and set properties
#   set axi_timer_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0 ]
#   set_property -dict [ list \
#    CONFIG.enable_timer2 {1} \
#  ] $axi_timer_0
# 
#   # Create instance: processing_system7_0, and set properties
#   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
#   set_property -dict [ list \
#    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {650.000000} \
#    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.096154} \
#    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
#    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {50.000000} \
#    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
#    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
#    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
#    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {108.333336} \
#    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
#    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {650} \
#    CONFIG.PCW_ARMPLL_CTRL_FBDIV {26} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_CLK0_FREQ {50000000} \
#    CONFIG.PCW_CLK1_FREQ {10000000} \
#    CONFIG.PCW_CLK2_FREQ {10000000} \
#    CONFIG.PCW_CLK3_FREQ {10000000} \
#    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
#    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1300.000} \
#    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
#    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {50} \
#    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {52} \
#    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {2} \
#    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
#    CONFIG.PCW_DDRPLL_CTRL_FBDIV {21} \
#    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1050.000} \
#    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
#    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
#    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
#    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
#    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
#    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
#    CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
#    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
#    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
#    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
#    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
#    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
#    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET0_RESET_IO {MIO 9} \
#    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
#    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
#    CONFIG.PCW_ENET_RESET_ENABLE {1} \
#    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_EN_4K_TIMER {0} \
#    CONFIG.PCW_EN_EMIO_UART0 {0} \
#    CONFIG.PCW_EN_ENET0 {1} \
#    CONFIG.PCW_EN_GPIO {1} \
#    CONFIG.PCW_EN_SDIO0 {1} \
#    CONFIG.PCW_EN_UART0 {1} \
#    CONFIG.PCW_EN_USB0 {1} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {4} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
#    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
#    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
#    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
#    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
#    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
#    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
#    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
#    CONFIG.PCW_I2C_RESET_ENABLE {1} \
#    CONFIG.PCW_IOPLL_CTRL_FBDIV {20} \
#    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
#    CONFIG.PCW_IRQ_F2P_INTR {1} \
#    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
#    CONFIG.PCW_MIO_0_DIRECTION {inout} \
#    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_0_PULLUP {enabled} \
#    CONFIG.PCW_MIO_0_SLEW {slow} \
#    CONFIG.PCW_MIO_10_DIRECTION {inout} \
#    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_10_PULLUP {enabled} \
#    CONFIG.PCW_MIO_10_SLEW {slow} \
#    CONFIG.PCW_MIO_11_DIRECTION {inout} \
#    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_11_PULLUP {enabled} \
#    CONFIG.PCW_MIO_11_SLEW {slow} \
#    CONFIG.PCW_MIO_12_DIRECTION {inout} \
#    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_12_PULLUP {enabled} \
#    CONFIG.PCW_MIO_12_SLEW {slow} \
#    CONFIG.PCW_MIO_13_DIRECTION {inout} \
#    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_13_PULLUP {enabled} \
#    CONFIG.PCW_MIO_13_SLEW {slow} \
#    CONFIG.PCW_MIO_14_DIRECTION {in} \
#    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_14_PULLUP {enabled} \
#    CONFIG.PCW_MIO_14_SLEW {slow} \
#    CONFIG.PCW_MIO_15_DIRECTION {out} \
#    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_15_PULLUP {enabled} \
#    CONFIG.PCW_MIO_15_SLEW {slow} \
#    CONFIG.PCW_MIO_16_DIRECTION {out} \
#    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_16_PULLUP {enabled} \
#    CONFIG.PCW_MIO_16_SLEW {slow} \
#    CONFIG.PCW_MIO_17_DIRECTION {out} \
#    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_17_PULLUP {enabled} \
#    CONFIG.PCW_MIO_17_SLEW {slow} \
#    CONFIG.PCW_MIO_18_DIRECTION {out} \
#    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_18_PULLUP {enabled} \
#    CONFIG.PCW_MIO_18_SLEW {slow} \
#    CONFIG.PCW_MIO_19_DIRECTION {out} \
#    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_19_PULLUP {enabled} \
#    CONFIG.PCW_MIO_19_SLEW {slow} \
#    CONFIG.PCW_MIO_1_DIRECTION {inout} \
#    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_1_PULLUP {enabled} \
#    CONFIG.PCW_MIO_1_SLEW {slow} \
#    CONFIG.PCW_MIO_20_DIRECTION {out} \
#    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_20_PULLUP {enabled} \
#    CONFIG.PCW_MIO_20_SLEW {slow} \
#    CONFIG.PCW_MIO_21_DIRECTION {out} \
#    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_21_PULLUP {enabled} \
#    CONFIG.PCW_MIO_21_SLEW {slow} \
#    CONFIG.PCW_MIO_22_DIRECTION {in} \
#    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_22_PULLUP {enabled} \
#    CONFIG.PCW_MIO_22_SLEW {slow} \
#    CONFIG.PCW_MIO_23_DIRECTION {in} \
#    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_23_PULLUP {enabled} \
#    CONFIG.PCW_MIO_23_SLEW {slow} \
#    CONFIG.PCW_MIO_24_DIRECTION {in} \
#    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_24_PULLUP {enabled} \
#    CONFIG.PCW_MIO_24_SLEW {slow} \
#    CONFIG.PCW_MIO_25_DIRECTION {in} \
#    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_25_PULLUP {enabled} \
#    CONFIG.PCW_MIO_25_SLEW {slow} \
#    CONFIG.PCW_MIO_26_DIRECTION {in} \
#    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_26_PULLUP {enabled} \
#    CONFIG.PCW_MIO_26_SLEW {slow} \
#    CONFIG.PCW_MIO_27_DIRECTION {in} \
#    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_27_PULLUP {enabled} \
#    CONFIG.PCW_MIO_27_SLEW {slow} \
#    CONFIG.PCW_MIO_28_DIRECTION {inout} \
#    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_28_PULLUP {enabled} \
#    CONFIG.PCW_MIO_28_SLEW {slow} \
#    CONFIG.PCW_MIO_29_DIRECTION {in} \
#    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_29_PULLUP {enabled} \
#    CONFIG.PCW_MIO_29_SLEW {slow} \
#    CONFIG.PCW_MIO_2_DIRECTION {inout} \
#    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_2_PULLUP {disabled} \
#    CONFIG.PCW_MIO_2_SLEW {slow} \
#    CONFIG.PCW_MIO_30_DIRECTION {out} \
#    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_30_PULLUP {enabled} \
#    CONFIG.PCW_MIO_30_SLEW {slow} \
#    CONFIG.PCW_MIO_31_DIRECTION {in} \
#    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_31_PULLUP {enabled} \
#    CONFIG.PCW_MIO_31_SLEW {slow} \
#    CONFIG.PCW_MIO_32_DIRECTION {inout} \
#    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_32_PULLUP {enabled} \
#    CONFIG.PCW_MIO_32_SLEW {slow} \
#    CONFIG.PCW_MIO_33_DIRECTION {inout} \
#    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_33_PULLUP {enabled} \
#    CONFIG.PCW_MIO_33_SLEW {slow} \
#    CONFIG.PCW_MIO_34_DIRECTION {inout} \
#    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_34_PULLUP {enabled} \
#    CONFIG.PCW_MIO_34_SLEW {slow} \
#    CONFIG.PCW_MIO_35_DIRECTION {inout} \
#    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_35_PULLUP {enabled} \
#    CONFIG.PCW_MIO_35_SLEW {slow} \
#    CONFIG.PCW_MIO_36_DIRECTION {in} \
#    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_36_PULLUP {enabled} \
#    CONFIG.PCW_MIO_36_SLEW {slow} \
#    CONFIG.PCW_MIO_37_DIRECTION {inout} \
#    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_37_PULLUP {enabled} \
#    CONFIG.PCW_MIO_37_SLEW {slow} \
#    CONFIG.PCW_MIO_38_DIRECTION {inout} \
#    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_38_PULLUP {enabled} \
#    CONFIG.PCW_MIO_38_SLEW {slow} \
#    CONFIG.PCW_MIO_39_DIRECTION {inout} \
#    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_39_PULLUP {enabled} \
#    CONFIG.PCW_MIO_39_SLEW {slow} \
#    CONFIG.PCW_MIO_3_DIRECTION {inout} \
#    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_3_PULLUP {disabled} \
#    CONFIG.PCW_MIO_3_SLEW {slow} \
#    CONFIG.PCW_MIO_40_DIRECTION {inout} \
#    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_40_PULLUP {enabled} \
#    CONFIG.PCW_MIO_40_SLEW {slow} \
#    CONFIG.PCW_MIO_41_DIRECTION {inout} \
#    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_41_PULLUP {enabled} \
#    CONFIG.PCW_MIO_41_SLEW {slow} \
#    CONFIG.PCW_MIO_42_DIRECTION {inout} \
#    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_42_PULLUP {enabled} \
#    CONFIG.PCW_MIO_42_SLEW {slow} \
#    CONFIG.PCW_MIO_43_DIRECTION {inout} \
#    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_43_PULLUP {enabled} \
#    CONFIG.PCW_MIO_43_SLEW {slow} \
#    CONFIG.PCW_MIO_44_DIRECTION {inout} \
#    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_44_PULLUP {enabled} \
#    CONFIG.PCW_MIO_44_SLEW {slow} \
#    CONFIG.PCW_MIO_45_DIRECTION {inout} \
#    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_45_PULLUP {enabled} \
#    CONFIG.PCW_MIO_45_SLEW {slow} \
#    CONFIG.PCW_MIO_46_DIRECTION {out} \
#    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_46_PULLUP {enabled} \
#    CONFIG.PCW_MIO_46_SLEW {slow} \
#    CONFIG.PCW_MIO_47_DIRECTION {in} \
#    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_47_PULLUP {enabled} \
#    CONFIG.PCW_MIO_47_SLEW {slow} \
#    CONFIG.PCW_MIO_48_DIRECTION {inout} \
#    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_48_PULLUP {enabled} \
#    CONFIG.PCW_MIO_48_SLEW {slow} \
#    CONFIG.PCW_MIO_49_DIRECTION {inout} \
#    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_49_PULLUP {enabled} \
#    CONFIG.PCW_MIO_49_SLEW {slow} \
#    CONFIG.PCW_MIO_4_DIRECTION {inout} \
#    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_4_PULLUP {disabled} \
#    CONFIG.PCW_MIO_4_SLEW {slow} \
#    CONFIG.PCW_MIO_50_DIRECTION {inout} \
#    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_50_PULLUP {enabled} \
#    CONFIG.PCW_MIO_50_SLEW {slow} \
#    CONFIG.PCW_MIO_51_DIRECTION {inout} \
#    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_51_PULLUP {enabled} \
#    CONFIG.PCW_MIO_51_SLEW {slow} \
#    CONFIG.PCW_MIO_52_DIRECTION {out} \
#    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_52_PULLUP {enabled} \
#    CONFIG.PCW_MIO_52_SLEW {slow} \
#    CONFIG.PCW_MIO_53_DIRECTION {inout} \
#    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
#    CONFIG.PCW_MIO_53_PULLUP {enabled} \
#    CONFIG.PCW_MIO_53_SLEW {slow} \
#    CONFIG.PCW_MIO_5_DIRECTION {inout} \
#    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_5_PULLUP {disabled} \
#    CONFIG.PCW_MIO_5_SLEW {slow} \
#    CONFIG.PCW_MIO_6_DIRECTION {inout} \
#    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_6_PULLUP {disabled} \
#    CONFIG.PCW_MIO_6_SLEW {slow} \
#    CONFIG.PCW_MIO_7_DIRECTION {out} \
#    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_7_PULLUP {disabled} \
#    CONFIG.PCW_MIO_7_SLEW {slow} \
#    CONFIG.PCW_MIO_8_DIRECTION {out} \
#    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_8_PULLUP {disabled} \
#    CONFIG.PCW_MIO_8_SLEW {slow} \
#    CONFIG.PCW_MIO_9_DIRECTION {out} \
#    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
#    CONFIG.PCW_MIO_9_PULLUP {enabled} \
#    CONFIG.PCW_MIO_9_SLEW {slow} \
#    CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0} \
#    CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#gpio[1]#gpio[2]#gpio[3]#gpio[4]#gpio[5]#gpio[6]#gpio[7]#gpio[8]#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio} \
#    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.191} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.181} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.023} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.005} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
#    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
#    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
#    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
#    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {0} \
#    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
#    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {0} \
#    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
#    CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
#    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
#    CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
#    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
#    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
#    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
#    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
#    CONFIG.PCW_UART0_BAUD_RATE {115200} \
#    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
#    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
#    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
#    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
#    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
#    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
#    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {525.000000} \
#    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
#    CONFIG.PCW_UIPARAM_DDR_AL {0} \
#    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
#    CONFIG.PCW_UIPARAM_DDR_BL {8} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.223} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.212} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.085} \
#    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.092} \
#    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {16 Bit} \
#    CONFIG.PCW_UIPARAM_DDR_CL {7} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {15.8} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {15.8} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {80.4535} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
#    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
#    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
#    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {15.6} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {105.056} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {18.8} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {66.904} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {89.1715} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {113.63} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.040} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.058} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
#    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.033} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {16.5} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {98.503} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {18} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {68.5855} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {90.295} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {103.977} \
#    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
#    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
#    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
#    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
#    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {525} \
#    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
#    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
#    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} \
#    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
#    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
#    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
#    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
#    CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} \
#    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
#    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
#    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
#    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
#    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
#    CONFIG.PCW_USB0_RESET_ENABLE {1} \
#    CONFIG.PCW_USB0_RESET_IO {MIO 46} \
#    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
#    CONFIG.PCW_USB1_RESET_ENABLE {0} \
#    CONFIG.PCW_USB_RESET_ENABLE {1} \
#    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
#    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
#    CONFIG.PCW_USE_AXI_NONSECURE {0} \
#    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
#    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
#    CONFIG.PCW_USE_M_AXI_GP0 {1} \
#  ] $processing_system7_0
# 
#   # Create instance: ps7_0_axi_periph, and set properties
#   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
#   set_property -dict [ list \
#    CONFIG.NUM_MI {6} \
#  ] $ps7_0_axi_periph
# 
#   # Create instance: rst_ps7_0_50M, and set properties
#   set rst_ps7_0_50M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_50M ]
# 
#   # Create instance: xadc_wiz_0, and set properties
#   set xadc_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xadc_wiz:3.3 xadc_wiz_0 ]
#   set_property -dict [ list \
#    CONFIG.CHANNEL_ENABLE_VAUXP0_VAUXN0 {true} \
#    CONFIG.CHANNEL_ENABLE_VAUXP1_VAUXN1 {true} \
#    CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {true} \
#    CONFIG.CHANNEL_ENABLE_VP_VN {true} \
#    CONFIG.ENABLE_VCCDDRO_ALARM {false} \
#    CONFIG.ENABLE_VCCPAUX_ALARM {false} \
#    CONFIG.ENABLE_VCCPINT_ALARM {false} \
#    CONFIG.EXTERNAL_MUX_CHANNEL {VP_VN} \
#    CONFIG.OT_ALARM {false} \
#    CONFIG.SEQUENCER_MODE {Continuous} \
#    CONFIG.SINGLE_CHANNEL_SELECTION {TEMPERATURE} \
#    CONFIG.USER_TEMP_ALARM {false} \
#    CONFIG.VCCAUX_ALARM {false} \
#    CONFIG.VCCINT_ALARM {false} \
#    CONFIG.XADC_STARUP_SELECTION {channel_sequencer} \
#  ] $xadc_wiz_0
# 
#   # Create instance: xlconcat_0, and set properties
#   set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
# 
#   # Create interface connections
#   connect_bd_intf_net -intf_net Vaux0_0_1 [get_bd_intf_ports pot] [get_bd_intf_pins xadc_wiz_0/Vaux0]
#   connect_bd_intf_net -intf_net Vaux1_0_1 [get_bd_intf_ports ldr] [get_bd_intf_pins xadc_wiz_0/Vaux1]
#   connect_bd_intf_net -intf_net Vp_Vn_0_1 [get_bd_intf_ports Vp_Vn_0] [get_bd_intf_pins xadc_wiz_0/Vp_Vn]
#   connect_bd_intf_net -intf_net axi_gpio_0_GPIO [get_bd_intf_ports btns_3bits] [get_bd_intf_pins axi_gpio_0/GPIO]
#   connect_bd_intf_net -intf_net axi_gpio_1_GPIO [get_bd_intf_ports lcd_6bits] [get_bd_intf_pins axi_gpio_1/GPIO]
#   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
#   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
#   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins ps7_0_axi_periph/M00_AXI] [get_bd_intf_pins xadc_wiz_0/s_axi_lite]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins axi_gpio_1/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins axi_timer_0/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins PWM_0/PWM_AXI] [get_bd_intf_pins ps7_0_axi_periph/M03_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins axi_gpio_0/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
#   connect_bd_intf_net -intf_net ps7_0_axi_periph_M05_AXI [get_bd_intf_pins PWM_1/PWM_AXI] [get_bd_intf_pins ps7_0_axi_periph/M05_AXI]
# 
#   # Create port connections
#   connect_bd_net -net PWM_0_pwm [get_bd_ports servo_pwm] [get_bd_pins PWM_0/pwm]
#   connect_bd_net -net PWM_1_pwm [get_bd_ports buzzer_pwm] [get_bd_pins PWM_1/pwm]
#   connect_bd_net -net axi_gpio_0_ip2intc_irpt [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins xlconcat_0/In0]
#   connect_bd_net -net axi_timer_0_interrupt [get_bd_pins axi_timer_0/interrupt] [get_bd_pins xlconcat_0/In1]
#   connect_bd_net -net axi_timer_0_pwm0 [get_bd_ports full_pwm] [get_bd_pins axi_timer_0/pwm0]
#   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins PWM_0/pwm_axi_aclk] [get_bd_pins PWM_1/pwm_axi_aclk] [get_bd_pins axi_gpio_0/s_axi_aclk] [get_bd_pins axi_gpio_1/s_axi_aclk] [get_bd_pins axi_timer_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps7_0_50M/slowest_sync_clk] [get_bd_pins xadc_wiz_0/s_axi_aclk]
#   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_50M/ext_reset_in]
#   connect_bd_net -net rst_ps7_0_50M_peripheral_aresetn [get_bd_pins PWM_0/pwm_axi_aresetn] [get_bd_pins PWM_1/pwm_axi_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn] [get_bd_pins axi_gpio_1/s_axi_aresetn] [get_bd_pins axi_timer_0/s_axi_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/M05_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn] [get_bd_pins xadc_wiz_0/s_axi_aresetn]
#   connect_bd_net -net xlconcat_0_dout [get_bd_pins processing_system7_0/IRQ_F2P] [get_bd_pins xlconcat_0/dout]
# 
#   # Create address segments
#   create_bd_addr_seg -range 0x00010000 -offset 0x43C10000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs PWM_0/PWM_AXI/PWM_AXI_reg] SEG_PWM_0_PWM_AXI_reg
#   create_bd_addr_seg -range 0x00010000 -offset 0x43C20000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs PWM_1/PWM_AXI/PWM_AXI_reg] SEG_PWM_1_PWM_AXI_reg
#   create_bd_addr_seg -range 0x00010000 -offset 0x41200000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] SEG_axi_gpio_0_Reg
#   create_bd_addr_seg -range 0x00010000 -offset 0x41210000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_gpio_1/S_AXI/Reg] SEG_axi_gpio_1_Reg
#   create_bd_addr_seg -range 0x00010000 -offset 0x42800000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_timer_0/S_AXI/Reg] SEG_axi_timer_0_Reg
#   create_bd_addr_seg -range 0x00010000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs xadc_wiz_0/s_axi_lite/Reg] SEG_xadc_wiz_0_Reg
# 
# 
#   # Restore current instance
#   current_bd_instance $oldCurInst
# 
#   validate_bd_design
#   save_bd_design
# }
# create_root_design ""
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\jones\Desktop\MoreTesting\myproj\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
set_property synth_checkpoint_mode None [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1642.676 ; gain = 68.039
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
add_files -fileset constrs_1 -norecurse C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc
import_files -fileset constrs_1 C:/Users/jones/Desktop/EE316-Lab5/Lab5/Lab5.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr  5 15:43:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/synth_1/runme.log
[Tue Apr  5 15:43:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1646.938 ; gain = 4.262
file mkdir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk
file copy -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/U0'
Parsing XDC File [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'v_p'. [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'v_n'. [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance pot_v_p_IBUF_inst at E17 (IOB_X0Y94) since it belongs to a shape containing instance Vp_Vn_0_v_p_IBUF_inst. The shape requires relative placement between pot_v_p_IBUF_inst and Vp_Vn_0_v_p_IBUF_inst that can not be honoured because it would result in an invalid location for Vp_Vn_0_v_p_IBUF_inst. [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:52]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance pot_v_n_IBUF_inst at D18 (IOB_X0Y93) since it belongs to a shape containing instance Vp_Vn_0_v_p_IBUF_inst. The shape requires relative placement between pot_v_n_IBUF_inst and Vp_Vn_0_v_p_IBUF_inst that can not be honoured because it would result in an invalid location for Vp_Vn_0_v_p_IBUF_inst. [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:53]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance ldr_v_p_IBUF_inst at K14 (IOB_X0Y60) since it belongs to a shape containing instance Vp_Vn_0_v_p_IBUF_inst. The shape requires relative placement between ldr_v_p_IBUF_inst and Vp_Vn_0_v_p_IBUF_inst that can not be honoured because it would result in an invalid location for Vp_Vn_0_v_p_IBUF_inst. [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:56]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Could not legally place instance ldr_v_n_IBUF_inst at J14 (IOB_X0Y59) since it belongs to a shape containing instance Vp_Vn_0_v_p_IBUF_inst. The shape requires relative placement between ldr_v_n_IBUF_inst and Vp_Vn_0_v_p_IBUF_inst that can not be honoured because it would result in an invalid location for Vp_Vn_0_v_p_IBUF_inst. [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc:57]
Finished Parsing XDC File [C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1779.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1936.438 ; gain = 281.117
set_property target_constrs_file C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/constrs_1/imports/digilent-xdc-master/Cora-Z7-07S-Master.xdc [current_fileset -constrset]
set_property package_pin "" [get_ports [list  ldr_v_n]]
place_ports pot_v_n B20
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_p]]
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_p]]'
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_n]]'
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_p]]'
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_n]]'
undo
INFO: [Common 17-17] undo 'set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_n]]'
undo
INFO: [Common 17-17] undo 'place_ports pot_v_n B20'
place_ports Vp_Vn_0_v_n L10
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list ldr_v_p]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_n]]
set_property IOSTANDARD LVCMOS33 [get_ports [list pot_v_p]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1936.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1936.438 ; gain = 0.000
[Tue Apr  5 16:02:21 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 1936.438 ; gain = 0.000
file mkdir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk
file copy -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.CHANNEL_ENABLE_VAUXP2_VAUXN2 {false} CONFIG.CHANNEL_ENABLE_VAUXP3_VAUXN3 {false} CONFIG.CHANNEL_ENABLE_VAUXP4_VAUXN4 {false} CONFIG.CHANNEL_ENABLE_VAUXP5_VAUXN5 {true} CONFIG.CHANNEL_ENABLE_VAUXP6_VAUXN6 {true} CONFIG.CHANNEL_ENABLE_VAUXP7_VAUXN7 {false} CONFIG.CHANNEL_ENABLE_VAUXP8_VAUXN8 {true} CONFIG.CHANNEL_ENABLE_VAUXP9_VAUXN9 {true} CONFIG.CHANNEL_ENABLE_VAUXP10_VAUXN10 {false} CONFIG.CHANNEL_ENABLE_VAUXP11_VAUXN11 {false} CONFIG.CHANNEL_ENABLE_VAUXP12_VAUXN12 {true} CONFIG.CHANNEL_ENABLE_VAUXP13_VAUXN13 {true} CONFIG.CHANNEL_ENABLE_VAUXP14_VAUXN14 {false} CONFIG.CHANNEL_ENABLE_VAUXP15_VAUXN15 {true}] [get_bd_cells xadc_wiz_0]
endgroup
export_ip_user_files -of_objects  [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\jones\Desktop\MoreTesting\myproj\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.426 ; gain = 60.363
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
open_bd_design {C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets Vaux1_0_1] [get_bd_intf_ports ldr]
delete_bd_objs [get_bd_intf_nets Vaux0_0_1] [get_bd_intf_ports pot]
delete_bd_objs [get_bd_intf_nets Vp_Vn_0_1] [get_bd_intf_ports Vp_Vn_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vp_Vn]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux1]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux5]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux6]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux8]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux9]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux12]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux13]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins xadc_wiz_0/Vaux15]
endgroup
open_bd_design {C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd}
save_bd_design
Wrote  : <C:\Users\jones\Desktop\MoreTesting\myproj\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
file delete -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
generate_target all [get_files  C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\jones\Desktop\MoreTesting\myproj\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2435.387 ; gain = 78.961
export_ip_user_files -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files -ipstatic_source_dir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/questa} {riviera=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/jones/Desktop/MoreTesting/myproj/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/jones/Desktop/MoreTesting/myproj/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Apr  5 16:15:38 2022] Launched synth_1...
Run output will be captured here: C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/synth_1/runme.log
[Tue Apr  5 16:15:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2435.387 ; gain = 0.000
file mkdir C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk
file copy -force C:/Users/jones/Desktop/MoreTesting/myproj/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk -hwspec C:/Users/jones/Desktop/MoreTesting/myproj/project_1.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 16:32:09 2022...
