{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682463489823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682463489824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 17:58:09 2023 " "Processing started: Tue Apr 25 17:58:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682463489824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463489824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p3_top -c p3_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off p3_top -c p3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463489824 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682463490011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682463490012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG_DST_MUX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file REG_DST_MUX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_DST_MUX-behavioral " "Found design unit 1: REG_DST_MUX-behavioral" {  } { { "REG_DST_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REG_DST_MUX.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497779 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_DST_MUX " "Found entity 1: REG_DST_MUX" {  } { { "REG_DST_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REG_DST_MUX.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PL_ALU_CTRL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PL_ALU_CTRL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PL_ALU_CTRL-behavioral " "Found design unit 1: PL_ALU_CTRL-behavioral" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497779 ""} { "Info" "ISGN_ENTITY_NAME" "1 PL_ALU_CTRL " "Found entity 1: PL_ALU_CTRL" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PL_WB_MUX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PL_WB_MUX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PL_WB_MUX-behavioral " "Found design unit 1: PL_WB_MUX-behavioral" {  } { { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497780 ""} { "Info" "ISGN_ENTITY_NAME" "1 PL_WB_MUX " "Found entity 1: PL_WB_MUX" {  } { { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PL_BRANCH_MUX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PL_BRANCH_MUX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PL_BRANCH_MUX-behavioral " "Found design unit 1: PL_BRANCH_MUX-behavioral" {  } { { "PL_BRANCH_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_BRANCH_MUX.vhdl" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497780 ""} { "Info" "ISGN_ENTITY_NAME" "1 PL_BRANCH_MUX " "Found entity 1: PL_BRANCH_MUX" {  } { { "PL_BRANCH_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_BRANCH_MUX.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEMWB_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MEMWB_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWB_REG-behavioral " "Found design unit 1: MEMWB_REG-behavioral" {  } { { "MEMWB_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MEMWB_REG.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497781 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWB_REG " "Found entity 1: MEMWB_REG" {  } { { "MEMWB_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MEMWB_REG.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXMEM_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file EXMEM_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMEM_REG-behavioral " "Found design unit 1: EXMEM_REG-behavioral" {  } { { "EXMEM_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/EXMEM_REG.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497781 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMEM_REG " "Found entity 1: EXMEM_REG" {  } { { "EXMEM_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/EXMEM_REG.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DEEX_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DEEX_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DEEX_REG-behavioral " "Found design unit 1: DEEX_REG-behavioral" {  } { { "DEEX_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DEEX_REG.vhdl" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497782 ""} { "Info" "ISGN_ENTITY_NAME" "1 DEEX_REG " "Found entity 1: DEEX_REG" {  } { { "DEEX_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DEEX_REG.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFDE_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file IFDE_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFDE_REG-behavioral " "Found design unit 1: IFDE_REG-behavioral" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497782 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFDE_REG " "Found entity 1: IFDE_REG" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CREATE_STALL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file CREATE_STALL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CREATE_STALL-behavioral " "Found design unit 1: CREATE_STALL-behavioral" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497783 ""} { "Info" "ISGN_ENTITY_NAME" "1 CREATE_STALL " "Found entity 1: CREATE_STALL" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HAZARD_UNIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file HAZARD_UNIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HAZARD_UNIT-behavioral " "Found design unit 1: HAZARD_UNIT-behavioral" {  } { { "HAZARD_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/HAZARD_UNIT.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497783 ""} { "Info" "ISGN_ENTITY_NAME" "1 HAZARD_UNIT " "Found entity 1: HAZARD_UNIT" {  } { { "HAZARD_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/HAZARD_UNIT.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BRANCH_ADDER.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file BRANCH_ADDER.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BRANCH_ADDER-behavioral " "Found design unit 1: BRANCH_ADDER-behavioral" {  } { { "BRANCH_ADDER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/BRANCH_ADDER.vhdl" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497784 ""} { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_ADDER " "Found entity 1: BRANCH_ADDER" {  } { { "BRANCH_ADDER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/BRANCH_ADDER.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX3.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX3.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX3-behavioral " "Found design unit 1: MUX3-behavioral" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497784 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX3 " "Found entity 1: MUX3" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND2BIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file AND2BIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND2BIT-behavioral " "Found design unit 1: AND2BIT-behavioral" {  } { { "AND2BIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/AND2BIT.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497784 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND2BIT " "Found entity 1: AND2BIT" {  } { { "AND2BIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/AND2BIT.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DECODER.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DECODER.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DECODER-behavioral " "Found design unit 1: DECODER-behavioral" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DECODER.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497785 ""} { "Info" "ISGN_ENTITY_NAME" "1 DECODER " "Found entity 1: DECODER" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DECODER.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX32.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32-behavioral " "Found design unit 1: MUX32-behavioral" {  } { { "MUX32.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX32.vhdl" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497785 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX32 " "Found entity 1: MUX32" {  } { { "MUX32.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX32.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GEN_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file GEN_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GEN_REG-behavioral " "Found design unit 1: GEN_REG-behavioral" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/GEN_REG.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497786 ""} { "Info" "ISGN_ENTITY_NAME" "1 GEN_REG " "Found entity 1: GEN_REG" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/GEN_REG.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGISTERS.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file REGISTERS.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGISTERS-structural " "Found design unit 1: REGISTERS-structural" {  } { { "REGISTERS.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497786 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "REGISTERS.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REGWRITE.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file REGWRITE.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGWRITE-arch " "Found design unit 1: REGWRITE-arch" {  } { { "REGWRITE.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGWRITE.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497787 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGWRITE " "Found entity 1: REGWRITE" {  } { { "REGWRITE.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGWRITE.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "JUMP_SHIFT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file JUMP_SHIFT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JUMP_SHIFT-behavioral " "Found design unit 1: JUMP_SHIFT-behavioral" {  } { { "JUMP_SHIFT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/JUMP_SHIFT.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497787 ""} { "Info" "ISGN_ENTITY_NAME" "1 JUMP_SHIFT " "Found entity 1: JUMP_SHIFT" {  } { { "JUMP_SHIFT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/JUMP_SHIFT.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SL2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file SL2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SL2-behavioral " "Found design unit 1: SL2-behavioral" {  } { { "SL2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/SL2.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497787 ""} { "Info" "ISGN_ENTITY_NAME" "1 SL2 " "Found entity 1: SL2" {  } { { "SL2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/SL2.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEX.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file SEX.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SEX-behavioral " "Found design unit 1: SEX-behavioral" {  } { { "SEX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/SEX.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497788 ""} { "Info" "ISGN_ENTITY_NAME" "1 SEX " "Found entity 1: SEX" {  } { { "SEX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/SEX.vhdl" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PIPELINE_REG.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PIPELINE_REG.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PIPELINE_REG-behavioral " "Found design unit 1: PIPELINE_REG-behavioral" {  } { { "PIPELINE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PIPELINE_REG.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497788 ""} { "Info" "ISGN_ENTITY_NAME" "1 PIPELINE_REG " "Found entity 1: PIPELINE_REG" {  } { { "PIPELINE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PIPELINE_REG.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_ADD4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PC_ADD4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_ADD4-behavioral " "Found design unit 1: PC_ADD4-behavioral" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC_ADD4.vhdl" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497789 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_ADD4 " "Found entity 1: PC_ADD4" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC_ADD4.vhdl" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavioral " "Found design unit 1: PC-behavioral" {  } { { "PC.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497789 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC.vhdl" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3_top.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file P3_top.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_top-structural " "Found design unit 1: P3_top-structural" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497790 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_top " "Found entity 1: P3_top" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "P3_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file P3_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P3_tb-behavioral " "Found design unit 1: P3_tb-behavioral" {  } { { "P3_tb.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_tb.vhdl" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497791 ""} { "Info" "ISGN_ENTITY_NAME" "1 P3_tb " "Found entity 1: P3_tb" {  } { { "P3_tb.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_tb.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MUX2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2-behavioral " "Found design unit 1: MUX2-behavioral" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497791 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2 " "Found entity 1: MUX2" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FWD_UNIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file FWD_UNIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FWD_UNIT-behavioral " "Found design unit 1: FWD_UNIT-behavioral" {  } { { "FWD_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/FWD_UNIT.vhdl" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497792 ""} { "Info" "ISGN_ENTITY_NAME" "1 FWD_UNIT " "Found entity 1: FWD_UNIT" {  } { { "FWD_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/FWD_UNIT.vhdl" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL_UNIT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file CTRL_UNIT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL_UNIT-behavioral " "Found design unit 1: CTRL_UNIT-behavioral" {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CTRL_UNIT.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497792 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL_UNIT " "Found entity 1: CTRL_UNIT" {  } { { "CTRL_UNIT.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CTRL_UNIT.vhdl" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_CTRL.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU_CTRL.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-behavioral " "Found design unit 1: ALU_CTRL-behavioral" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU_CTRL.vhdl" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497793 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU_CTRL.vhdl" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioral " "Found design unit 1: ALU-behavioral" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497793 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IMEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497794 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463497794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463497794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p3_top " "Elaborating entity \"p3_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682463497901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_DE_ALUOp_OUT P3_top.vhdl(92) " "Verilog HDL or VHDL warning at P3_top.vhdl(92): object \"IF_DE_ALUOp_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_DE_SHAMT_OUT P3_top.vhdl(93) " "Verilog HDL or VHDL warning at P3_top.vhdl(93): object \"IF_DE_SHAMT_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DE_EX_MemWrite_OUT P3_top.vhdl(113) " "Verilog HDL or VHDL warning at P3_top.vhdl(113): object \"DE_EX_MemWrite_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DE_EX_MemWriteRead_OUT P3_top.vhdl(117) " "Verilog HDL or VHDL warning at P3_top.vhdl(117): object \"DE_EX_MemWriteRead_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DE_EX_ALUSrc_OUT P3_top.vhdl(121) " "Verilog HDL or VHDL warning at P3_top.vhdl(121): object \"DE_EX_ALUSrc_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EX_MEM_ALU_OVF_OUT P3_top.vhdl(152) " "Verilog HDL or VHDL warning at P3_top.vhdl(152): object \"EX_MEM_ALU_OVF_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_PC_OUT P3_top.vhdl(164) " "Verilog HDL or VHDL warning at P3_top.vhdl(164): object \"MEM_WB_PC_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_WriteReg_IN P3_top.vhdl(175) " "VHDL Signal Declaration warning at P3_top.vhdl(175): used implicit default value for signal \"MEM_WB_WriteReg_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MEM_WB_WriteReg_OUT P3_top.vhdl(176) " "Verilog HDL or VHDL warning at P3_top.vhdl(176): object \"MEM_WB_WriteReg_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IMEM_DATA P3_top.vhdl(191) " "VHDL Signal Declaration warning at P3_top.vhdl(191): used implicit default value for signal \"IMEM_DATA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IMEM_WREN P3_top.vhdl(192) " "VHDL Signal Declaration warning at P3_top.vhdl(192): used implicit default value for signal \"IMEM_WREN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CONST4 P3_top.vhdl(290) " "VHDL Signal Declaration warning at P3_top.vhdl(290): used explicit default value for signal \"CONST4\" because signal was never assigned a value" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 290 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DMEM_DATA_OUT P3_top.vhdl(304) " "VHDL Signal Declaration warning at P3_top.vhdl(304): used implicit default value for signal \"DMEM_DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 304 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STALL_Jump_OUT P3_top.vhdl(338) " "Verilog HDL or VHDL warning at P3_top.vhdl(338): object \"STALL_Jump_OUT\" assigned a value but never read" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_MEM_ALU_ZFLG_OUT P3_top.vhdl(885) " "VHDL Process Statement warning at P3_top.vhdl(885): signal \"EX_MEM_ALU_ZFLG_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EX_MEM_Branch_OUT P3_top.vhdl(885) " "VHDL Process Statement warning at P3_top.vhdl(885): signal \"EX_MEM_Branch_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 885 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463497905 "|p3_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFDE_REG IFDE_REG:DUT_IF_DE_REG " "Elaborating entity \"IFDE_REG\" for hierarchy \"IFDE_REG:DUT_IF_DE_REG\"" {  } { { "P3_top.vhdl" "DUT_IF_DE_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463497906 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_DE_Write IFDE_REG.vhdl(54) " "VHDL Process Statement warning at IFDE_REG.vhdl(54): signal \"IF_DE_Write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463497907 "|p3_top|IFDE_REG:DUT_IF_DE_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEEX_REG DEEX_REG:DUT_DE_EX_REG " "Elaborating entity \"DEEX_REG\" for hierarchy \"DEEX_REG:DUT_DE_EX_REG\"" {  } { { "P3_top.vhdl" "DUT_DE_EX_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463497908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM_REG EXMEM_REG:DUT_EX_MEM_REG " "Elaborating entity \"EXMEM_REG\" for hierarchy \"EXMEM_REG:DUT_EX_MEM_REG\"" {  } { { "P3_top.vhdl" "DUT_EX_MEM_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463497911 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_MEM_Branch_OUT EXMEM_REG.vhdl(37) " "VHDL Signal Declaration warning at EXMEM_REG.vhdl(37): used implicit default value for signal \"EX_MEM_Branch_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EXMEM_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/EXMEM_REG.vhdl" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682463497912 "|p3_top|EXMEM_REG:DUT_EX_MEM_REG"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EX_MEM_MemToReg_OUT EXMEM_REG.vhdl(44) " "VHDL Signal Declaration warning at EXMEM_REG.vhdl(44): used implicit default value for signal \"EX_MEM_MemToReg_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "EXMEM_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/EXMEM_REG.vhdl" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682463497912 "|p3_top|EXMEM_REG:DUT_EX_MEM_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB_REG MEMWB_REG:DUT_MEM_WB_REG " "Elaborating entity \"MEMWB_REG\" for hierarchy \"MEMWB_REG:DUT_MEM_WB_REG\"" {  } { { "P3_top.vhdl" "DUT_MEM_WB_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463497913 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_WB_PC_OUT MEMWB_REG.vhdl(29) " "VHDL Signal Declaration warning at MEMWB_REG.vhdl(29): used implicit default value for signal \"MEM_WB_PC_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MEMWB_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MEMWB_REG.vhdl" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1682463497916 "|p3_top|MEMWB_REG:DUT_MEM_WB_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM IMEM:DUT_IMEM " "Elaborating entity \"IMEM\" for hierarchy \"IMEM:DUT_IMEM\"" {  } { { "P3_top.vhdl" "DUT_IMEM" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463497925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\"" {  } { { "IMEM.vhd" "altsyncram_component" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463497972 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\"" {  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498021 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMEM.mif " "Parameter \"init_file\" = \"IMEM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1682463498021 ""}  } { { "IMEM.vhd" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IMEM.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1682463498021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jvp3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jvp3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jvp3 " "Found entity 1: altsyncram_jvp3" {  } { { "db/altsyncram_jvp3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/db/altsyncram_jvp3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682463498064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jvp3 IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated " "Elaborating entity \"altsyncram_jvp3\" for hierarchy \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS REGISTERS:DUT_REG " "Elaborating entity \"REGISTERS\" for hierarchy \"REGISTERS:DUT_REG\"" {  } { { "P3_top.vhdl" "DUT_REG" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND2BIT REGISTERS:DUT_REG\|AND2BIT:\\GEN_INS:0:ANDX " "Elaborating entity \"AND2BIT\" for hierarchy \"REGISTERS:DUT_REG\|AND2BIT:\\GEN_INS:0:ANDX\"" {  } { { "REGISTERS.vhdl" "\\GEN_INS:0:ANDX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEN_REG REGISTERS:DUT_REG\|GEN_REG:\\GEN_INS:0:REGX " "Elaborating entity \"GEN_REG\" for hierarchy \"REGISTERS:DUT_REG\|GEN_REG:\\GEN_INS:0:REGX\"" {  } { { "REGISTERS.vhdl" "\\GEN_INS:0:REGX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498071 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWrite GEN_REG.vhdl(57) " "VHDL Process Statement warning at GEN_REG.vhdl(57): signal \"RegWrite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "GEN_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/GEN_REG.vhdl" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498072 "|p3_top|REGISTERS:DUT_REG|GEN_REG:GEN_INS:0:REGX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32 REGISTERS:DUT_REG\|MUX32:DUT_READREG1_MUX " "Elaborating entity \"MUX32\" for hierarchy \"REGISTERS:DUT_REG\|MUX32:DUT_READREG1_MUX\"" {  } { { "REGISTERS.vhdl" "DUT_READREG1_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DECODER REGISTERS:DUT_REG\|DECODER:DUT_DECODER " "Elaborating entity \"DECODER\" for hierarchy \"REGISTERS:DUT_REG\|DECODER:DUT_DECODER\"" {  } { { "REGISTERS.vhdl" "DUT_DECODER" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REGISTERS.vhdl" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498091 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel DECODER.vhdl(61) " "VHDL Process Statement warning at DECODER.vhdl(61): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DECODER.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/DECODER.vhdl" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498092 "|p3_top|REGISTERS:DUT_REG|DECODER:DUT_DECODER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTRL_UNIT CTRL_UNIT:DUT_CTRL_UNIT " "Elaborating entity \"CTRL_UNIT\" for hierarchy \"CTRL_UNIT:DUT_CTRL_UNIT\"" {  } { { "P3_top.vhdl" "DUT_CTRL_UNIT" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PL_ALU_CTRL PL_ALU_CTRL:DUT_ALU_CONTROL " "Elaborating entity \"PL_ALU_CTRL\" for hierarchy \"PL_ALU_CTRL:DUT_ALU_CONTROL\"" {  } { { "P3_top.vhdl" "DUT_ALU_CONTROL" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498093 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_CONTROL PL_ALU_CTRL.vhdl(56) " "VHDL Process Statement warning at PL_ALU_CTRL.vhdl(56): inferring latch(es) for signal or variable \"ALU_CONTROL\", which holds its previous value in one or more paths through the process" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682463498096 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CONTROL\[0\] PL_ALU_CTRL.vhdl(56) " "Inferred latch for \"ALU_CONTROL\[0\]\" at PL_ALU_CTRL.vhdl(56)" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498096 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CONTROL\[1\] PL_ALU_CTRL.vhdl(56) " "Inferred latch for \"ALU_CONTROL\[1\]\" at PL_ALU_CTRL.vhdl(56)" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498096 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CONTROL\[2\] PL_ALU_CTRL.vhdl(56) " "Inferred latch for \"ALU_CONTROL\[2\]\" at PL_ALU_CTRL.vhdl(56)" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498096 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_CONTROL\[3\] PL_ALU_CTRL.vhdl(56) " "Inferred latch for \"ALU_CONTROL\[3\]\" at PL_ALU_CTRL.vhdl(56)" {  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498096 "|p3_top|PL_ALU_CTRL:DUT_ALU_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:DUT_ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:DUT_ALU\"" {  } { { "P3_top.vhdl" "DUT_ALU" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3 MUX3:DUT_ALU_IN0_MUX " "Elaborating entity \"MUX3\" for hierarchy \"MUX3:DUT_ALU_IN0_MUX\"" {  } { { "P3_top.vhdl" "DUT_ALU_IN0_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498099 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPUT MUX3.vhdl(58) " "VHDL Process Statement warning at MUX3.vhdl(58): inferring latch(es) for signal or variable \"OUTPUT\", which holds its previous value in one or more paths through the process" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[0\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[1\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[2\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[3\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[4\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[5\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[6\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[7\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[8\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[9\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[10\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[11\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[12\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[13\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[14\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[14\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[15\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[15\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[16\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[16\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[17\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[17\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[18\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[18\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[19\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[19\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[20\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[20\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[21\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[21\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[22\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[22\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[23\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[23\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[24\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[24\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[25\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[25\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[26\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[26\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[27\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[27\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[28\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[28\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[29\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[29\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[30\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[30\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[31\] MUX3.vhdl(58) " "Inferred latch for \"OUTPUT\[31\]\" at MUX3.vhdl(58)" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498100 "|p3_top|MUX3:DUT_ALU_IN0_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2 MUX2:DUT_ALU_IN1_MUX " "Elaborating entity \"MUX2\" for hierarchy \"MUX2:DUT_ALU_IN1_MUX\"" {  } { { "P3_top.vhdl" "DUT_ALU_IN1_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTPUT MUX2.vhdl(49) " "VHDL Process Statement warning at MUX2.vhdl(49): inferring latch(es) for signal or variable \"OUTPUT\", which holds its previous value in one or more paths through the process" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[0\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[0\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[1\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[1\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[2\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[2\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[3\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[3\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[4\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[4\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[5\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[5\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[6\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[6\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[7\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[7\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[8\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[8\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[9\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[9\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[10\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[10\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[11\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[11\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[12\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[12\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[13\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[13\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[14\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[14\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498101 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[15\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[15\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[16\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[16\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[17\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[17\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[18\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[18\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[19\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[19\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[20\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[20\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[21\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[21\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[22\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[22\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[23\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[23\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[24\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[24\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[25\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[25\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[26\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[26\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[27\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[27\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[28\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[28\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[29\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[29\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[30\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[30\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTPUT\[31\] MUX2.vhdl(49) " "Inferred latch for \"OUTPUT\[31\]\" at MUX2.vhdl(49)" {  } { { "MUX2.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX2.vhdl" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 "|p3_top|MUX2:DUT_ALU_IN2_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEX SEX:DUT_SEX " "Elaborating entity \"SEX\" for hierarchy \"SEX:DUT_SEX\"" {  } { { "P3_top.vhdl" "DUT_SEX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PL_WB_MUX PL_WB_MUX:DUT_WB_MUX " "Elaborating entity \"PL_WB_MUX\" for hierarchy \"PL_WB_MUX:DUT_WB_MUX\"" {  } { { "P3_top.vhdl" "DUT_WB_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_ADDER BRANCH_ADDER:DUT_BRANCH_ADDER " "Elaborating entity \"BRANCH_ADDER\" for hierarchy \"BRANCH_ADDER:DUT_BRANCH_ADDER\"" {  } { { "P3_top.vhdl" "DUT_BRANCH_ADDER" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PL_BRANCH_MUX PL_BRANCH_MUX:DUT_BRANCH_MUX " "Elaborating entity \"PL_BRANCH_MUX\" for hierarchy \"PL_BRANCH_MUX:DUT_BRANCH_MUX\"" {  } { { "P3_top.vhdl" "DUT_BRANCH_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUMP_SHIFT JUMP_SHIFT:DUT_JUMP_SHIFT " "Elaborating entity \"JUMP_SHIFT\" for hierarchy \"JUMP_SHIFT:DUT_JUMP_SHIFT\"" {  } { { "P3_top.vhdl" "DUT_JUMP_SHIFT" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_DST_MUX REG_DST_MUX:DUT_RegDst_MUX " "Elaborating entity \"REG_DST_MUX\" for hierarchy \"REG_DST_MUX:DUT_RegDst_MUX\"" {  } { { "P3_top.vhdl" "DUT_RegDst_MUX" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498106 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "YP_SEL_IN REG_DST_MUX.vhdl(66) " "VHDL Process Statement warning at REG_DST_MUX.vhdl(66): signal \"YP_SEL_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "REG_DST_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/REG_DST_MUX.vhdl" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498106 "|p3_top|REG_DST_MUX:DUT_RegDst_MUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:DUT_PC " "Elaborating entity \"PC\" for hierarchy \"PC:DUT_PC\"" {  } { { "P3_top.vhdl" "DUT_PC" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_ADD4 PC_ADD4:DUT_PC_ADD4 " "Elaborating entity \"PC_ADD4\" for hierarchy \"PC_ADD4:DUT_PC_ADD4\"" {  } { { "P3_top.vhdl" "DUT_PC_ADD4" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498108 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CONST4 PC_ADD4.vhdl(52) " "VHDL Process Statement warning at PC_ADD4.vhdl(52): signal \"CONST4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_ADD4.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PC_ADD4.vhdl" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498108 "|p3_top|PC_ADD4:DUT_PC_ADD4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAZARD_UNIT HAZARD_UNIT:DUT_HAZARD " "Elaborating entity \"HAZARD_UNIT\" for hierarchy \"HAZARD_UNIT:DUT_HAZARD\"" {  } { { "P3_top.vhdl" "DUT_HAZARD" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FWD_UNIT FWD_UNIT:DUT_FWD " "Elaborating entity \"FWD_UNIT\" for hierarchy \"FWD_UNIT:DUT_FWD\"" {  } { { "P3_top.vhdl" "DUT_FWD" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CREATE_STALL CREATE_STALL:DUT_STALL " "Elaborating entity \"CREATE_STALL\" for hierarchy \"CREATE_STALL:DUT_STALL\"" {  } { { "P3_top.vhdl" "DUT_STALL" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463498109 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegDst_IN CREATE_STALL.vhdl(69) " "VHDL Process Statement warning at CREATE_STALL.vhdl(69): signal \"RegDst_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498110 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Branch_IN CREATE_STALL.vhdl(70) " "VHDL Process Statement warning at CREATE_STALL.vhdl(70): signal \"Branch_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498110 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemRead_IN CREATE_STALL.vhdl(71) " "VHDL Process Statement warning at CREATE_STALL.vhdl(71): signal \"MemRead_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498110 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemWrite_IN CREATE_STALL.vhdl(72) " "VHDL Process Statement warning at CREATE_STALL.vhdl(72): signal \"MemWrite_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498110 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemToReg_IN CREATE_STALL.vhdl(73) " "VHDL Process Statement warning at CREATE_STALL.vhdl(73): signal \"MemToReg_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498110 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUOp_IN CREATE_STALL.vhdl(74) " "VHDL Process Statement warning at CREATE_STALL.vhdl(74): signal \"ALUOp_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498110 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALUSrc_IN CREATE_STALL.vhdl(75) " "VHDL Process Statement warning at CREATE_STALL.vhdl(75): signal \"ALUSrc_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498110 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegWrite_IN CREATE_STALL.vhdl(76) " "VHDL Process Statement warning at CREATE_STALL.vhdl(76): signal \"RegWrite_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498110 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Jump_IN CREATE_STALL.vhdl(77) " "VHDL Process Statement warning at CREATE_STALL.vhdl(77): signal \"Jump_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CREATE_STALL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/CREATE_STALL.vhdl" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1682463498110 "|p3_top|CREATE_STALL:DUT_STALL"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[31\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[31\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498686 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[30\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[30\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[29\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[29\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[28\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[28\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[27\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[27\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[26\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[26\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[25\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[25\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[24\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[24\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[23\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[23\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[22\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[22\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[21\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[21\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[20\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[20\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[19\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[19\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[18\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[18\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[17\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[17\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[16\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[16\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[15\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[15\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[14\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[14\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[13\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[13\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[12\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[12\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[11\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[11\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[10\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[10\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[9\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[9\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[8\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[8\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[7\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[7\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[6\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[6\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[5\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[5\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[4\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[4\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[3\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[3\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[2\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[2\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[1\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[1\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[0\] " "LATCH primitive \"MUX3:DUT_ALU_IN0_MUX\|OUTPUT\[0\]\" is permanently enabled" {  } { { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1682463498687 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[1\] " "Latch PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline " "Ports D and ENA on the latch are fed by the same signal Pipeline" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682463499612 ""}  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682463499612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[0\] " "Latch PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline " "Ports D and ENA on the latch are fed by the same signal Pipeline" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682463499612 ""}  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682463499612 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[2\] " "Latch PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Pipeline " "Ports D and ENA on the latch are fed by the same signal Pipeline" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682463499612 ""}  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682463499612 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[0\] VCC " "Pin \"MEM_WB_DMEM_Output\[0\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[1\] VCC " "Pin \"MEM_WB_DMEM_Output\[1\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[2\] VCC " "Pin \"MEM_WB_DMEM_Output\[2\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[3\] VCC " "Pin \"MEM_WB_DMEM_Output\[3\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[4\] GND " "Pin \"MEM_WB_DMEM_Output\[4\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[5\] VCC " "Pin \"MEM_WB_DMEM_Output\[5\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[6\] VCC " "Pin \"MEM_WB_DMEM_Output\[6\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[7\] VCC " "Pin \"MEM_WB_DMEM_Output\[7\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[8\] GND " "Pin \"MEM_WB_DMEM_Output\[8\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[9\] VCC " "Pin \"MEM_WB_DMEM_Output\[9\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[10\] VCC " "Pin \"MEM_WB_DMEM_Output\[10\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[11\] VCC " "Pin \"MEM_WB_DMEM_Output\[11\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[12\] VCC " "Pin \"MEM_WB_DMEM_Output\[12\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[13\] VCC " "Pin \"MEM_WB_DMEM_Output\[13\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[14\] GND " "Pin \"MEM_WB_DMEM_Output\[14\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[15\] VCC " "Pin \"MEM_WB_DMEM_Output\[15\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[16\] VCC " "Pin \"MEM_WB_DMEM_Output\[16\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[17\] GND " "Pin \"MEM_WB_DMEM_Output\[17\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[18\] VCC " "Pin \"MEM_WB_DMEM_Output\[18\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[19\] VCC " "Pin \"MEM_WB_DMEM_Output\[19\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[20\] GND " "Pin \"MEM_WB_DMEM_Output\[20\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[21\] VCC " "Pin \"MEM_WB_DMEM_Output\[21\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[22\] GND " "Pin \"MEM_WB_DMEM_Output\[22\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[23\] VCC " "Pin \"MEM_WB_DMEM_Output\[23\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[24\] GND " "Pin \"MEM_WB_DMEM_Output\[24\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[25\] VCC " "Pin \"MEM_WB_DMEM_Output\[25\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[26\] VCC " "Pin \"MEM_WB_DMEM_Output\[26\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[27\] VCC " "Pin \"MEM_WB_DMEM_Output\[27\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[28\] VCC " "Pin \"MEM_WB_DMEM_Output\[28\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[29\] GND " "Pin \"MEM_WB_DMEM_Output\[29\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[30\] VCC " "Pin \"MEM_WB_DMEM_Output\[30\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_DMEM_Output\[31\] VCC " "Pin \"MEM_WB_DMEM_Output\[31\]\" is stuck at VCC" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_DMEM_Output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ALU_OperationOutput\[3\] GND " "Pin \"ALU_OperationOutput\[3\]\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|ALU_OperationOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_WB_MemToReg_Output GND " "Pin \"MEM_WB_MemToReg_Output\" is stuck at GND" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682463500338 "|P3_top|MEM_WB_MemToReg_Output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682463500338 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682463500568 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682463502355 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682463502355 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463502588 "|P3_top|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BonusEnable " "No output dependent on input pin \"BonusEnable\"" {  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463502588 "|P3_top|BonusEnable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682463502588 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3553 " "Implemented 3553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682463502589 ""} { "Info" "ICUT_CUT_TM_OPINS" "236 " "Implemented 236 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682463502589 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3281 " "Implemented 3281 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682463502589 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1682463502589 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682463502589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682463502606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 17:58:22 2023 " "Processing ended: Tue Apr 25 17:58:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682463502606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682463502606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682463502606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682463502606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682463503409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682463503409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 17:58:23 2023 " "Processing started: Tue Apr 25 17:58:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682463503409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682463503409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off p3_top -c p3_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off p3_top -c p3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682463503409 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682463503442 ""}
{ "Info" "0" "" "Project  = p3_top" {  } {  } 0 0 "Project  = p3_top" 0 0 "Fitter" 0 0 1682463503442 ""}
{ "Info" "0" "" "Revision = p3_top" {  } {  } 0 0 "Revision = p3_top" 0 0 "Fitter" 0 0 1682463503442 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682463503538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682463503538 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "p3_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"p3_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682463503549 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682463503578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682463503579 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a15 " "Atom \"IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1682463503644 "|P3_top|IMEM:DUT_IMEM|altsyncram:altsyncram_component|altsyncram_jvp3:auto_generated|ram_block1a15"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1682463503644 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682463503823 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682463503828 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682463503904 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682463503904 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 4878 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682463503917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 4880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682463503917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 4882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682463503917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 4884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682463503917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 4886 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682463503917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 4888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682463503917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 4890 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682463503917 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 4892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682463503917 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682463503917 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682463503917 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682463503917 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682463503917 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682463503917 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682463503920 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1682463504232 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "240 240 " "No exact pin location assignment(s) for 240 pins of 240 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682463504460 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1682463505621 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p3_top.sdc " "Synopsys Design Constraints File file not found: 'p3_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682463505624 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682463505625 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux1~3\|combout " "Node \"DUT_ALU\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505658 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[31\]~31\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[31\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505658 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[31\]~31\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[31\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505658 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[31\]~96\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[31\]~96\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505658 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[31\]~96\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[31\]~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505658 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux1~3\|dataa " "Node \"DUT_ALU\|Mux1~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505658 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505658 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~2\|combout " "Node \"DUT_ALU\|Mux2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[30\]~30\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[30\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[30\]~30\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[30\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[30\]~34\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[30\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[30\]~34\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[30\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~2\|datab " "Node \"DUT_ALU\|Mux2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~91\|datab " "Node \"DUT_ALU\|Add0~91\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~91\|combout " "Node \"DUT_ALU\|Add0~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~1\|dataa " "Node \"DUT_ALU\|Mux2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~1\|combout " "Node \"DUT_ALU\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~2\|datac " "Node \"DUT_ALU\|Mux2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~90\|datab " "Node \"DUT_ALU\|Add1~90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~90\|combout " "Node \"DUT_ALU\|Add1~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~0\|datac " "Node \"DUT_ALU\|Mux2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~0\|combout " "Node \"DUT_ALU\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~1\|datab " "Node \"DUT_ALU\|Mux2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505659 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~89\|datab " "Node \"DUT_ALU\|Add0~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~89\|combout " "Node \"DUT_ALU\|Add0~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~1\|dataa " "Node \"DUT_ALU\|Mux3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~1\|combout " "Node \"DUT_ALU\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~2\|datac " "Node \"DUT_ALU\|Mux3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~2\|combout " "Node \"DUT_ALU\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[29\]~29\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[29\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[29\]~29\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[29\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[29\]~36\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[29\]~36\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[29\]~36\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[29\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~2\|datab " "Node \"DUT_ALU\|Mux3~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~88\|datab " "Node \"DUT_ALU\|Add1~88\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~88\|combout " "Node \"DUT_ALU\|Add1~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~0\|datab " "Node \"DUT_ALU\|Mux3~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~0\|combout " "Node \"DUT_ALU\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~1\|datab " "Node \"DUT_ALU\|Mux3~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505659 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505659 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~87\|datab " "Node \"DUT_ALU\|Add0~87\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~87\|combout " "Node \"DUT_ALU\|Add0~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~1\|dataa " "Node \"DUT_ALU\|Mux4~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~1\|combout " "Node \"DUT_ALU\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~2\|datac " "Node \"DUT_ALU\|Mux4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~2\|combout " "Node \"DUT_ALU\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[28\]~28\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[28\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[28\]~28\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[28\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[28\]~38\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[28\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[28\]~38\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[28\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~2\|datab " "Node \"DUT_ALU\|Mux4~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~86\|datab " "Node \"DUT_ALU\|Add1~86\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~86\|combout " "Node \"DUT_ALU\|Add1~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~0\|datac " "Node \"DUT_ALU\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~0\|combout " "Node \"DUT_ALU\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~1\|datab " "Node \"DUT_ALU\|Mux4~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505660 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~85\|datab " "Node \"DUT_ALU\|Add0~85\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~85\|combout " "Node \"DUT_ALU\|Add0~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~1\|dataa " "Node \"DUT_ALU\|Mux5~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~1\|combout " "Node \"DUT_ALU\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~2\|datac " "Node \"DUT_ALU\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~2\|combout " "Node \"DUT_ALU\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[27\]~27\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[27\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[27\]~27\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[27\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[27\]~40\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[27\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[27\]~40\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[27\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~2\|datab " "Node \"DUT_ALU\|Mux5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~84\|datab " "Node \"DUT_ALU\|Add1~84\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~84\|combout " "Node \"DUT_ALU\|Add1~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~0\|datac " "Node \"DUT_ALU\|Mux5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~0\|combout " "Node \"DUT_ALU\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~1\|datab " "Node \"DUT_ALU\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505660 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~83\|datab " "Node \"DUT_ALU\|Add0~83\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~83\|combout " "Node \"DUT_ALU\|Add0~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~1\|dataa " "Node \"DUT_ALU\|Mux6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~1\|combout " "Node \"DUT_ALU\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~2\|datac " "Node \"DUT_ALU\|Mux6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~2\|combout " "Node \"DUT_ALU\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[26\]~26\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[26\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[26\]~26\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[26\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[26\]~42\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[26\]~42\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[26\]~42\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[26\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~2\|datab " "Node \"DUT_ALU\|Mux6~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~82\|datab " "Node \"DUT_ALU\|Add1~82\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~82\|combout " "Node \"DUT_ALU\|Add1~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~0\|datac " "Node \"DUT_ALU\|Mux6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~0\|combout " "Node \"DUT_ALU\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~1\|datab " "Node \"DUT_ALU\|Mux6~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505660 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505660 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~81\|datab " "Node \"DUT_ALU\|Add0~81\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~81\|combout " "Node \"DUT_ALU\|Add0~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~1\|dataa " "Node \"DUT_ALU\|Mux7~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~1\|combout " "Node \"DUT_ALU\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~2\|datac " "Node \"DUT_ALU\|Mux7~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~2\|combout " "Node \"DUT_ALU\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[25\]~25\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[25\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[25\]~25\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[25\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[25\]~44\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[25\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[25\]~44\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[25\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~2\|datab " "Node \"DUT_ALU\|Mux7~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~80\|datab " "Node \"DUT_ALU\|Add1~80\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~80\|combout " "Node \"DUT_ALU\|Add1~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~0\|datac " "Node \"DUT_ALU\|Mux7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~0\|combout " "Node \"DUT_ALU\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~1\|datab " "Node \"DUT_ALU\|Mux7~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505661 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~79\|datab " "Node \"DUT_ALU\|Add0~79\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~79\|combout " "Node \"DUT_ALU\|Add0~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~1\|dataa " "Node \"DUT_ALU\|Mux8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~1\|combout " "Node \"DUT_ALU\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~2\|datac " "Node \"DUT_ALU\|Mux8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~2\|combout " "Node \"DUT_ALU\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[24\]~24\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[24\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[24\]~24\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[24\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[24\]~46\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[24\]~46\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[24\]~46\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[24\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~2\|datab " "Node \"DUT_ALU\|Mux8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~78\|datab " "Node \"DUT_ALU\|Add1~78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~78\|combout " "Node \"DUT_ALU\|Add1~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~0\|datab " "Node \"DUT_ALU\|Mux8~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~0\|combout " "Node \"DUT_ALU\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~1\|datab " "Node \"DUT_ALU\|Mux8~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505661 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~77\|datab " "Node \"DUT_ALU\|Add0~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~77\|combout " "Node \"DUT_ALU\|Add0~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~1\|dataa " "Node \"DUT_ALU\|Mux9~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~1\|combout " "Node \"DUT_ALU\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~2\|datac " "Node \"DUT_ALU\|Mux9~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~2\|combout " "Node \"DUT_ALU\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[23\]~23\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[23\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[23\]~23\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[23\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[23\]~48\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[23\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[23\]~48\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[23\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~2\|datab " "Node \"DUT_ALU\|Mux9~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~76\|datab " "Node \"DUT_ALU\|Add1~76\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~76\|combout " "Node \"DUT_ALU\|Add1~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~0\|datac " "Node \"DUT_ALU\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~0\|combout " "Node \"DUT_ALU\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~1\|datab " "Node \"DUT_ALU\|Mux9~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505661 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505661 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~75\|datab " "Node \"DUT_ALU\|Add0~75\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~75\|combout " "Node \"DUT_ALU\|Add0~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~1\|dataa " "Node \"DUT_ALU\|Mux10~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~1\|combout " "Node \"DUT_ALU\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~2\|datac " "Node \"DUT_ALU\|Mux10~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~2\|combout " "Node \"DUT_ALU\|Mux10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[22\]~22\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[22\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[22\]~22\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[22\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[22\]~50\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[22\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[22\]~50\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[22\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~2\|datab " "Node \"DUT_ALU\|Mux10~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~74\|datab " "Node \"DUT_ALU\|Add1~74\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~74\|combout " "Node \"DUT_ALU\|Add1~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~0\|datab " "Node \"DUT_ALU\|Mux10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~0\|combout " "Node \"DUT_ALU\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~1\|datab " "Node \"DUT_ALU\|Mux10~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505662 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~73\|datab " "Node \"DUT_ALU\|Add0~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~73\|combout " "Node \"DUT_ALU\|Add0~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~1\|dataa " "Node \"DUT_ALU\|Mux11~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~1\|combout " "Node \"DUT_ALU\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~2\|datac " "Node \"DUT_ALU\|Mux11~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~2\|combout " "Node \"DUT_ALU\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[21\]~21\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[21\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[21\]~21\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[21\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[21\]~52\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[21\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[21\]~52\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[21\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~2\|datab " "Node \"DUT_ALU\|Mux11~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~72\|datab " "Node \"DUT_ALU\|Add1~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~72\|combout " "Node \"DUT_ALU\|Add1~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~0\|datac " "Node \"DUT_ALU\|Mux11~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~0\|combout " "Node \"DUT_ALU\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~1\|datab " "Node \"DUT_ALU\|Mux11~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505662 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~71\|datab " "Node \"DUT_ALU\|Add0~71\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~71\|combout " "Node \"DUT_ALU\|Add0~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~1\|dataa " "Node \"DUT_ALU\|Mux12~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~1\|combout " "Node \"DUT_ALU\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~2\|datac " "Node \"DUT_ALU\|Mux12~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~2\|combout " "Node \"DUT_ALU\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[20\]~20\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[20\]~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[20\]~20\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[20\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[20\]~54\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[20\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[20\]~54\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[20\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~2\|datab " "Node \"DUT_ALU\|Mux12~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~70\|datab " "Node \"DUT_ALU\|Add1~70\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~70\|combout " "Node \"DUT_ALU\|Add1~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~0\|datab " "Node \"DUT_ALU\|Mux12~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~0\|combout " "Node \"DUT_ALU\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~1\|datab " "Node \"DUT_ALU\|Mux12~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505662 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~69\|datab " "Node \"DUT_ALU\|Add0~69\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~69\|combout " "Node \"DUT_ALU\|Add0~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~1\|dataa " "Node \"DUT_ALU\|Mux13~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~1\|combout " "Node \"DUT_ALU\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~2\|datac " "Node \"DUT_ALU\|Mux13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~2\|combout " "Node \"DUT_ALU\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[19\]~19\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[19\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[19\]~19\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[19\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[19\]~56\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[19\]~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[19\]~56\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[19\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~2\|datab " "Node \"DUT_ALU\|Mux13~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~68\|datab " "Node \"DUT_ALU\|Add1~68\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~68\|combout " "Node \"DUT_ALU\|Add1~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~0\|datac " "Node \"DUT_ALU\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~0\|combout " "Node \"DUT_ALU\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~1\|datab " "Node \"DUT_ALU\|Mux13~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505662 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505662 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~67\|datab " "Node \"DUT_ALU\|Add0~67\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~67\|combout " "Node \"DUT_ALU\|Add0~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~1\|dataa " "Node \"DUT_ALU\|Mux14~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~1\|combout " "Node \"DUT_ALU\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~2\|datac " "Node \"DUT_ALU\|Mux14~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~2\|combout " "Node \"DUT_ALU\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[18\]~18\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[18\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[18\]~18\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[18\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[18\]~58\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[18\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[18\]~58\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[18\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~2\|datab " "Node \"DUT_ALU\|Mux14~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~66\|datab " "Node \"DUT_ALU\|Add1~66\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~66\|combout " "Node \"DUT_ALU\|Add1~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~0\|datac " "Node \"DUT_ALU\|Mux14~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~0\|combout " "Node \"DUT_ALU\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~1\|datab " "Node \"DUT_ALU\|Mux14~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505663 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~65\|datab " "Node \"DUT_ALU\|Add0~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~65\|combout " "Node \"DUT_ALU\|Add0~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~1\|dataa " "Node \"DUT_ALU\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~1\|combout " "Node \"DUT_ALU\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~2\|datac " "Node \"DUT_ALU\|Mux15~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~2\|combout " "Node \"DUT_ALU\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[17\]~17\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[17\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[17\]~17\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[17\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[17\]~60\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[17\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[17\]~60\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[17\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~2\|datab " "Node \"DUT_ALU\|Mux15~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~64\|datab " "Node \"DUT_ALU\|Add1~64\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~64\|combout " "Node \"DUT_ALU\|Add1~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~0\|datab " "Node \"DUT_ALU\|Mux15~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~0\|combout " "Node \"DUT_ALU\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~1\|datab " "Node \"DUT_ALU\|Mux15~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505663 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~63\|datab " "Node \"DUT_ALU\|Add0~63\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~63\|combout " "Node \"DUT_ALU\|Add0~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~1\|dataa " "Node \"DUT_ALU\|Mux16~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~1\|combout " "Node \"DUT_ALU\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~2\|datac " "Node \"DUT_ALU\|Mux16~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~2\|combout " "Node \"DUT_ALU\|Mux16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[16\]~16\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[16\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[16\]~16\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[16\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[16\]~62\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[16\]~62\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[16\]~62\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[16\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~2\|datab " "Node \"DUT_ALU\|Mux16~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~62\|datab " "Node \"DUT_ALU\|Add1~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~62\|combout " "Node \"DUT_ALU\|Add1~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~0\|datac " "Node \"DUT_ALU\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~0\|combout " "Node \"DUT_ALU\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~1\|datab " "Node \"DUT_ALU\|Mux16~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505663 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505663 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~61\|datab " "Node \"DUT_ALU\|Add0~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~61\|combout " "Node \"DUT_ALU\|Add0~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~1\|dataa " "Node \"DUT_ALU\|Mux17~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~1\|combout " "Node \"DUT_ALU\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~2\|datac " "Node \"DUT_ALU\|Mux17~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~2\|combout " "Node \"DUT_ALU\|Mux17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[15\]~15\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[15\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[15\]~15\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[15\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[15\]~64\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[15\]~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[15\]~64\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[15\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~2\|datab " "Node \"DUT_ALU\|Mux17~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~60\|datab " "Node \"DUT_ALU\|Add1~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~60\|combout " "Node \"DUT_ALU\|Add1~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~0\|datac " "Node \"DUT_ALU\|Mux17~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~0\|combout " "Node \"DUT_ALU\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~1\|datab " "Node \"DUT_ALU\|Mux17~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505664 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~59\|datab " "Node \"DUT_ALU\|Add0~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~59\|combout " "Node \"DUT_ALU\|Add0~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~4\|dataa " "Node \"DUT_ALU\|Mux18~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~4\|combout " "Node \"DUT_ALU\|Mux18~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~5\|datac " "Node \"DUT_ALU\|Mux18~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~5\|combout " "Node \"DUT_ALU\|Mux18~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[14\]~14\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[14\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[14\]~14\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[14\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[14\]~66\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[14\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[14\]~66\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[14\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~5\|datab " "Node \"DUT_ALU\|Mux18~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~58\|datab " "Node \"DUT_ALU\|Add1~58\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~58\|combout " "Node \"DUT_ALU\|Add1~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~3\|dataa " "Node \"DUT_ALU\|Mux18~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~3\|combout " "Node \"DUT_ALU\|Mux18~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~4\|datab " "Node \"DUT_ALU\|Mux18~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505664 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~57\|datab " "Node \"DUT_ALU\|Add0~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~57\|combout " "Node \"DUT_ALU\|Add0~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~1\|dataa " "Node \"DUT_ALU\|Mux19~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~1\|combout " "Node \"DUT_ALU\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~2\|datac " "Node \"DUT_ALU\|Mux19~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~2\|combout " "Node \"DUT_ALU\|Mux19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[13\]~13\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[13\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[13\]~13\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[13\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[13\]~68\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[13\]~68\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[13\]~68\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[13\]~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~2\|datab " "Node \"DUT_ALU\|Mux19~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~56\|datab " "Node \"DUT_ALU\|Add1~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~56\|combout " "Node \"DUT_ALU\|Add1~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~0\|datab " "Node \"DUT_ALU\|Mux19~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~0\|combout " "Node \"DUT_ALU\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~1\|datab " "Node \"DUT_ALU\|Mux19~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505664 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505664 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~55\|datab " "Node \"DUT_ALU\|Add0~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~55\|combout " "Node \"DUT_ALU\|Add0~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~1\|dataa " "Node \"DUT_ALU\|Mux20~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~1\|combout " "Node \"DUT_ALU\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~2\|datac " "Node \"DUT_ALU\|Mux20~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~2\|combout " "Node \"DUT_ALU\|Mux20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[12\]~12\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[12\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[12\]~12\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[12\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[12\]~70\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[12\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[12\]~70\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[12\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~2\|datab " "Node \"DUT_ALU\|Mux20~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~54\|datab " "Node \"DUT_ALU\|Add1~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~54\|combout " "Node \"DUT_ALU\|Add1~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~0\|datab " "Node \"DUT_ALU\|Mux20~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~0\|combout " "Node \"DUT_ALU\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~1\|datab " "Node \"DUT_ALU\|Mux20~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505665 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~53\|datab " "Node \"DUT_ALU\|Add0~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~53\|combout " "Node \"DUT_ALU\|Add0~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~1\|dataa " "Node \"DUT_ALU\|Mux21~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~1\|combout " "Node \"DUT_ALU\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~2\|datac " "Node \"DUT_ALU\|Mux21~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~2\|combout " "Node \"DUT_ALU\|Mux21~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[11\]~11\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[11\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[11\]~11\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[11\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[11\]~72\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[11\]~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[11\]~72\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[11\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~2\|datab " "Node \"DUT_ALU\|Mux21~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~52\|datab " "Node \"DUT_ALU\|Add1~52\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~52\|combout " "Node \"DUT_ALU\|Add1~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~0\|datab " "Node \"DUT_ALU\|Mux21~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~0\|combout " "Node \"DUT_ALU\|Mux21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~1\|datab " "Node \"DUT_ALU\|Mux21~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505665 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~51\|datab " "Node \"DUT_ALU\|Add0~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~51\|combout " "Node \"DUT_ALU\|Add0~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~1\|dataa " "Node \"DUT_ALU\|Mux22~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~1\|combout " "Node \"DUT_ALU\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~2\|datac " "Node \"DUT_ALU\|Mux22~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~2\|combout " "Node \"DUT_ALU\|Mux22~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[10\]~10\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[10\]~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[10\]~10\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[10\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[10\]~74\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[10\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[10\]~74\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[10\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~2\|datab " "Node \"DUT_ALU\|Mux22~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~50\|datab " "Node \"DUT_ALU\|Add1~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~50\|combout " "Node \"DUT_ALU\|Add1~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~0\|datab " "Node \"DUT_ALU\|Mux22~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~0\|combout " "Node \"DUT_ALU\|Mux22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~1\|datab " "Node \"DUT_ALU\|Mux22~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505665 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~49\|datab " "Node \"DUT_ALU\|Add0~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~49\|combout " "Node \"DUT_ALU\|Add0~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~1\|dataa " "Node \"DUT_ALU\|Mux23~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~1\|combout " "Node \"DUT_ALU\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~2\|datac " "Node \"DUT_ALU\|Mux23~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~2\|combout " "Node \"DUT_ALU\|Mux23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[9\]~9\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[9\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[9\]~9\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[9\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[9\]~76\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[9\]~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[9\]~76\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[9\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~2\|datab " "Node \"DUT_ALU\|Mux23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~48\|datab " "Node \"DUT_ALU\|Add1~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~48\|combout " "Node \"DUT_ALU\|Add1~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~0\|datab " "Node \"DUT_ALU\|Mux23~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~0\|combout " "Node \"DUT_ALU\|Mux23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~1\|datab " "Node \"DUT_ALU\|Mux23~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505665 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505665 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~47\|datab " "Node \"DUT_ALU\|Add0~47\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~47\|combout " "Node \"DUT_ALU\|Add0~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~1\|dataa " "Node \"DUT_ALU\|Mux24~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~1\|combout " "Node \"DUT_ALU\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~2\|datac " "Node \"DUT_ALU\|Mux24~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~2\|combout " "Node \"DUT_ALU\|Mux24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[8\]~8\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[8\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[8\]~8\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[8\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[8\]~78\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[8\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[8\]~78\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[8\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~2\|datab " "Node \"DUT_ALU\|Mux24~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~46\|datab " "Node \"DUT_ALU\|Add1~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~46\|combout " "Node \"DUT_ALU\|Add1~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~0\|dataa " "Node \"DUT_ALU\|Mux24~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~0\|combout " "Node \"DUT_ALU\|Mux24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~1\|datab " "Node \"DUT_ALU\|Mux24~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505666 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~45\|datab " "Node \"DUT_ALU\|Add0~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~45\|combout " "Node \"DUT_ALU\|Add0~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~1\|dataa " "Node \"DUT_ALU\|Mux25~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~1\|combout " "Node \"DUT_ALU\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~2\|datac " "Node \"DUT_ALU\|Mux25~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~2\|combout " "Node \"DUT_ALU\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[7\]~7\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[7\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[7\]~7\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[7\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[7\]~80\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[7\]~80\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[7\]~80\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[7\]~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~2\|datab " "Node \"DUT_ALU\|Mux25~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~44\|datab " "Node \"DUT_ALU\|Add1~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~44\|combout " "Node \"DUT_ALU\|Add1~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~0\|datab " "Node \"DUT_ALU\|Mux25~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~0\|combout " "Node \"DUT_ALU\|Mux25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~1\|datab " "Node \"DUT_ALU\|Mux25~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505666 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~43\|datab " "Node \"DUT_ALU\|Add0~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~43\|combout " "Node \"DUT_ALU\|Add0~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~1\|dataa " "Node \"DUT_ALU\|Mux26~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~1\|combout " "Node \"DUT_ALU\|Mux26~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~2\|datac " "Node \"DUT_ALU\|Mux26~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~2\|combout " "Node \"DUT_ALU\|Mux26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[6\]~6\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[6\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[6\]~6\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[6\]~82\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[6\]~82\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[6\]~82\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[6\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~2\|datab " "Node \"DUT_ALU\|Mux26~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~42\|datab " "Node \"DUT_ALU\|Add1~42\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~42\|combout " "Node \"DUT_ALU\|Add1~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~0\|datab " "Node \"DUT_ALU\|Mux26~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~0\|combout " "Node \"DUT_ALU\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~1\|datab " "Node \"DUT_ALU\|Mux26~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505666 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505666 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~41\|datab " "Node \"DUT_ALU\|Add0~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~41\|combout " "Node \"DUT_ALU\|Add0~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~1\|dataa " "Node \"DUT_ALU\|Mux27~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~1\|combout " "Node \"DUT_ALU\|Mux27~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~2\|datac " "Node \"DUT_ALU\|Mux27~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~2\|combout " "Node \"DUT_ALU\|Mux27~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[5\]~5\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[5\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[5\]~5\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[5\]~84\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[5\]~84\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[5\]~84\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[5\]~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~2\|datab " "Node \"DUT_ALU\|Mux27~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~40\|datab " "Node \"DUT_ALU\|Add1~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~40\|combout " "Node \"DUT_ALU\|Add1~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~0\|datab " "Node \"DUT_ALU\|Mux27~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~0\|combout " "Node \"DUT_ALU\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~1\|datab " "Node \"DUT_ALU\|Mux27~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505667 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~39\|datab " "Node \"DUT_ALU\|Add0~39\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~39\|combout " "Node \"DUT_ALU\|Add0~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~1\|dataa " "Node \"DUT_ALU\|Mux28~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~1\|combout " "Node \"DUT_ALU\|Mux28~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~2\|datac " "Node \"DUT_ALU\|Mux28~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~2\|combout " "Node \"DUT_ALU\|Mux28~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[4\]~4\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[4\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[4\]~4\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[4\]~86\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[4\]~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[4\]~86\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[4\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~2\|datab " "Node \"DUT_ALU\|Mux28~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~38\|datab " "Node \"DUT_ALU\|Add1~38\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~38\|combout " "Node \"DUT_ALU\|Add1~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~0\|dataa " "Node \"DUT_ALU\|Mux28~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~0\|combout " "Node \"DUT_ALU\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~1\|datab " "Node \"DUT_ALU\|Mux28~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505667 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~37\|datab " "Node \"DUT_ALU\|Add0~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~37\|combout " "Node \"DUT_ALU\|Add0~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~1\|dataa " "Node \"DUT_ALU\|Mux29~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~1\|combout " "Node \"DUT_ALU\|Mux29~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~2\|datac " "Node \"DUT_ALU\|Mux29~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~2\|combout " "Node \"DUT_ALU\|Mux29~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[3\]~3\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[3\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[3\]~3\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[3\]~88\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[3\]~88\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[3\]~88\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[3\]~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~2\|datab " "Node \"DUT_ALU\|Mux29~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~36\|datab " "Node \"DUT_ALU\|Add1~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~36\|combout " "Node \"DUT_ALU\|Add1~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~0\|datab " "Node \"DUT_ALU\|Mux29~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~0\|combout " "Node \"DUT_ALU\|Mux29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~1\|datab " "Node \"DUT_ALU\|Mux29~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505667 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~35\|datab " "Node \"DUT_ALU\|Add0~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~35\|combout " "Node \"DUT_ALU\|Add0~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~1\|dataa " "Node \"DUT_ALU\|Mux30~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~1\|combout " "Node \"DUT_ALU\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~2\|datac " "Node \"DUT_ALU\|Mux30~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~2\|combout " "Node \"DUT_ALU\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[2\]~2\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[2\]~2\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[2\]~90\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[2\]~90\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[2\]~90\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[2\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~2\|datab " "Node \"DUT_ALU\|Mux30~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~34\|datab " "Node \"DUT_ALU\|Add1~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~34\|combout " "Node \"DUT_ALU\|Add1~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~0\|datab " "Node \"DUT_ALU\|Mux30~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~0\|combout " "Node \"DUT_ALU\|Mux30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~1\|datab " "Node \"DUT_ALU\|Mux30~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505667 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505667 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~33\|datab " "Node \"DUT_ALU\|Add0~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~33\|combout " "Node \"DUT_ALU\|Add0~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~1\|dataa " "Node \"DUT_ALU\|Mux31~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~1\|combout " "Node \"DUT_ALU\|Mux31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~2\|datac " "Node \"DUT_ALU\|Mux31~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~2\|combout " "Node \"DUT_ALU\|Mux31~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[1\]~1\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[1\]~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[1\]~1\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[1\]~92\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[1\]~92\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[1\]~92\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[1\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~2\|datab " "Node \"DUT_ALU\|Mux31~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~32\|datab " "Node \"DUT_ALU\|Add1~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~32\|combout " "Node \"DUT_ALU\|Add1~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~0\|datab " "Node \"DUT_ALU\|Mux31~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~0\|combout " "Node \"DUT_ALU\|Mux31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~1\|datab " "Node \"DUT_ALU\|Mux31~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505668 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~31\|datab " "Node \"DUT_ALU\|Add0~31\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~31\|combout " "Node \"DUT_ALU\|Add0~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~0\|dataa " "Node \"DUT_ALU\|Mux32~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~0\|combout " "Node \"DUT_ALU\|Mux32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~1\|datad " "Node \"DUT_ALU\|Mux32~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~1\|combout " "Node \"DUT_ALU\|Mux32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~2\|datac " "Node \"DUT_ALU\|Mux32~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~2\|combout " "Node \"DUT_ALU\|Mux32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[0\]~0\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[0\]~0\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[0\]~94\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[0\]~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[0\]~94\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[0\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~2\|datab " "Node \"DUT_ALU\|Mux32~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~30\|datab " "Node \"DUT_ALU\|Add1~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~30\|combout " "Node \"DUT_ALU\|Add1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~0\|datac " "Node \"DUT_ALU\|Mux32~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463505668 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1682463505668 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[0\]~0  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463505704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[1\]~1  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463505704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[2\]~3  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463505704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[3\]~4  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[3\]~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463505704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[4\]~5  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[4\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463505704 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[5\]~2  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[5\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463505704 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1682463505704 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682463505741 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682463505741 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682463505742 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[26\] " "Destination node IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[26\]" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[27\] " "Destination node IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[27\]" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 1070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[28\] " "Destination node IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[28\]" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 1071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[29\] " "Destination node IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[29\]" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 1072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[30\] " "Destination node IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[30\]" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 1073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[31\] " "Destination node IFDE_REG:DUT_IF_DE_REG\|IF_DE_INSTR_OUT\[31\]" {  } { { "IFDE_REG.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/IFDE_REG.vhdl" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a0 " "Destination node IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a0" {  } { { "db/altsyncram_jvp3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/db/altsyncram_jvp3.tdf" 37 2 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a1 " "Destination node IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_jvp3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/db/altsyncram_jvp3.tdf" 61 2 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a2 " "Destination node IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_jvp3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/db/altsyncram_jvp3.tdf" 85 2 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a3 " "Destination node IMEM:DUT_IMEM\|altsyncram:altsyncram_component\|altsyncram_jvp3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_jvp3.tdf" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/db/altsyncram_jvp3.tdf" 109 2 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682463506018 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1682463506018 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682463506018 ""}  } { { "P3_top.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/P3_top.vhdl" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 4874 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682463506018 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[3\]~6  " "Automatically promoted node PL_ALU_CTRL:DUT_ALU_CONTROL\|ALU_CONTROL\[3\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682463506018 ""}  } { { "PL_ALU_CTRL.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_ALU_CTRL.vhdl" 56 -1 0 } } { "temporary_test_loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 0 { 0 ""} 0 3946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682463506018 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682463506860 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682463506865 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682463506865 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682463506872 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682463506882 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682463506891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682463506891 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682463506896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682463507153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682463507159 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682463507159 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "239 unused 2.5V 3 236 0 " "Number of I/O pins in group: 239 (unused VREF, 2.5V VCCIO, 3 input, 236 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1682463507165 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1682463507165 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682463507165 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682463507166 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682463507166 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682463507166 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682463507166 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682463507166 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682463507166 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682463507166 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682463507166 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682463507166 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1682463507166 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682463507166 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682463507682 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682463507688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682463509672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682463510310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682463510350 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682463533762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682463533762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682463535259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 2.1% " "2e+03 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1682463540558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X56_Y22 X66_Y32 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32" {  } { { "loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32"} { { 12 { 0 ""} 56 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682463541831 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682463541831 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "3 " "Failed to route the following 3 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "REGISTERS:DUT_REG\|GEN_REG:\\GEN_INS:14:REGX\|REG_OUT\[29\] " "Signal \"REGISTERS:DUT_REG\|GEN_REG:\\GEN_INS:14:REGX\|REG_OUT\[29\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463775087 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "MEMWB_REG:DUT_MEM_WB_REG\|MEM_WB_ALU_RES_OUT\[29\] " "Signal \"MEMWB_REG:DUT_MEM_WB_REG\|MEM_WB_ALU_RES_OUT\[29\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463775087 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "REGISTERS:DUT_REG\|GEN_REG:\\GEN_INS:13:REGX\|REG_OUT\[0\] " "Signal \"REGISTERS:DUT_REG\|GEN_REG:\\GEN_INS:13:REGX\|REG_OUT\[0\]\"" {  } {  } 0 170139 "Signal \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463775087 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Design Software" 0 -1 1682463775087 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "3 " "Cannot fit design in device -- following 3 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X58_Y27, I18) " "Routing resource LAB Block interconnect (X58_Y27, I18)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1682463775087 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X58_Y27, I25) " "Routing resource LAB Block interconnect (X58_Y27, I25)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1682463775087 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X58_Y27, I30) " "Routing resource LAB Block interconnect (X58_Y27, I30)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Design Software" 0 -1 1682463775087 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Design Software" 0 -1 1682463775087 ""}  } { { "/opt/intelFPGA/20.1/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "/home/josh/school/ece4120/final_proj/p3pipeline/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1682463775087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682463775087 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682463775087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:58 " "Fitter routing operations ending: elapsed time is 00:03:58" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682463775104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682463776263 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682463777502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682463777503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682463778991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 2.1% " "2e+03 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1682463784696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X56_Y22 X66_Y32 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32" {  } { { "loc" "" { Generic "/home/josh/school/ece4120/final_proj/p3pipeline/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32"} { { 12 { 0 ""} 56 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682463785742 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682463785742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682463817696 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682463817696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:37 " "Fitter routing operations ending: elapsed time is 00:00:37" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682463817700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.74 " "Total time spent on timing analysis during the Fitter is 9.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682463817931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682463817962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682463819804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682463819806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682463822265 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682463824808 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/josh/school/ece4120/final_proj/p3pipeline/output_files/p3_top.fit.smsg " "Generated suppressed messages file /home/josh/school/ece4120/final_proj/p3pipeline/output_files/p3_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682463825569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 541 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 541 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1194 " "Peak virtual memory: 1194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682463826220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 18:03:46 2023 " "Processing ended: Tue Apr 25 18:03:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682463826220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:23 " "Elapsed time: 00:05:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682463826220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:59 " "Total CPU time (on all processors): 00:05:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682463826220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682463826220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682463827311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682463827311 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 18:03:47 2023 " "Processing started: Tue Apr 25 18:03:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682463827311 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682463827311 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off p3_top -c p3_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off p3_top -c p3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682463827311 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682463827531 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682463829158 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682463829241 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682463830127 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 18:03:50 2023 " "Processing ended: Tue Apr 25 18:03:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682463830127 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682463830127 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682463830127 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682463830127 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682463830270 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682463830912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682463830912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 18:03:50 2023 " "Processing started: Tue Apr 25 18:03:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682463830912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682463830912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta p3_top -c p3_top " "Command: quartus_sta p3_top -c p3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682463830912 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682463830948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682463831110 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682463831110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463831138 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463831138 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1682463831441 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p3_top.sdc " "Synopsys Design Constraints File file not found: 'p3_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682463831503 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463831504 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682463831532 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Pipeline Pipeline " "create_clock -period 1.000 -name Pipeline Pipeline" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682463831532 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682463831532 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux1~3\|combout " "Node \"DUT_ALU\|Mux1~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831539 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[31\]~31\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[31\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831539 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[31\]~31\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[31\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831539 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[31\]~96\|datac " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[31\]~96\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831539 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[31\]~96\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[31\]~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831539 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux1~3\|datac " "Node \"DUT_ALU\|Mux1~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831539 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831539 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~2\|combout " "Node \"DUT_ALU\|Mux2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[30\]~30\|datab " "Node \"DUT_WB_MUX\|OUTPUT\[30\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[30\]~30\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[30\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[30\]~34\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[30\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[30\]~34\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[30\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~2\|datac " "Node \"DUT_ALU\|Mux2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~90\|dataa " "Node \"DUT_ALU\|Add1~90\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~90\|combout " "Node \"DUT_ALU\|Add1~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~0\|datad " "Node \"DUT_ALU\|Mux2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~0\|combout " "Node \"DUT_ALU\|Mux2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~1\|dataa " "Node \"DUT_ALU\|Mux2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~1\|combout " "Node \"DUT_ALU\|Mux2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~2\|datad " "Node \"DUT_ALU\|Mux2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~91\|dataa " "Node \"DUT_ALU\|Add0~91\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~91\|combout " "Node \"DUT_ALU\|Add0~91\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux2~1\|datac " "Node \"DUT_ALU\|Mux2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831540 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~2\|combout " "Node \"DUT_ALU\|Mux3~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[29\]~29\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[29\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[29\]~29\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[29\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[29\]~36\|datac " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[29\]~36\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[29\]~36\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[29\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~2\|datac " "Node \"DUT_ALU\|Mux3~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~89\|datab " "Node \"DUT_ALU\|Add0~89\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~89\|combout " "Node \"DUT_ALU\|Add0~89\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~1\|dataa " "Node \"DUT_ALU\|Mux3~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~1\|combout " "Node \"DUT_ALU\|Mux3~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~2\|datad " "Node \"DUT_ALU\|Mux3~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~88\|datab " "Node \"DUT_ALU\|Add1~88\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~88\|combout " "Node \"DUT_ALU\|Add1~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~0\|datad " "Node \"DUT_ALU\|Mux3~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~0\|combout " "Node \"DUT_ALU\|Mux3~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux3~1\|datad " "Node \"DUT_ALU\|Mux3~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831540 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~87\|datab " "Node \"DUT_ALU\|Add0~87\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~87\|combout " "Node \"DUT_ALU\|Add0~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~1\|datad " "Node \"DUT_ALU\|Mux4~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~1\|combout " "Node \"DUT_ALU\|Mux4~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~2\|datac " "Node \"DUT_ALU\|Mux4~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~2\|combout " "Node \"DUT_ALU\|Mux4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[28\]~28\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[28\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[28\]~28\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[28\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[28\]~38\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[28\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[28\]~38\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[28\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~86\|dataa " "Node \"DUT_ALU\|Add1~86\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~86\|combout " "Node \"DUT_ALU\|Add1~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~0\|datac " "Node \"DUT_ALU\|Mux4~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~0\|combout " "Node \"DUT_ALU\|Mux4~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~1\|datac " "Node \"DUT_ALU\|Mux4~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux4~2\|datad " "Node \"DUT_ALU\|Mux4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831540 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831540 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~2\|combout " "Node \"DUT_ALU\|Mux5~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[27\]~27\|datac " "Node \"DUT_WB_MUX\|OUTPUT\[27\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[27\]~27\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[27\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[27\]~40\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[27\]~40\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[27\]~40\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[27\]~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~84\|dataa " "Node \"DUT_ALU\|Add1~84\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~84\|combout " "Node \"DUT_ALU\|Add1~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~0\|datad " "Node \"DUT_ALU\|Mux5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~0\|combout " "Node \"DUT_ALU\|Mux5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~1\|datab " "Node \"DUT_ALU\|Mux5~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~1\|combout " "Node \"DUT_ALU\|Mux5~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~2\|datab " "Node \"DUT_ALU\|Mux5~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~85\|dataa " "Node \"DUT_ALU\|Add0~85\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~85\|combout " "Node \"DUT_ALU\|Add0~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~1\|datad " "Node \"DUT_ALU\|Mux5~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux5~2\|datac " "Node \"DUT_ALU\|Mux5~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831541 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~2\|combout " "Node \"DUT_ALU\|Mux6~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[26\]~26\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[26\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[26\]~26\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[26\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[26\]~42\|datac " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[26\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[26\]~42\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[26\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~82\|dataa " "Node \"DUT_ALU\|Add1~82\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~82\|combout " "Node \"DUT_ALU\|Add1~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~0\|datad " "Node \"DUT_ALU\|Mux6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~0\|combout " "Node \"DUT_ALU\|Mux6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~1\|dataa " "Node \"DUT_ALU\|Mux6~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~1\|combout " "Node \"DUT_ALU\|Mux6~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~2\|datac " "Node \"DUT_ALU\|Mux6~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~83\|datab " "Node \"DUT_ALU\|Add0~83\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~83\|combout " "Node \"DUT_ALU\|Add0~83\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~1\|datad " "Node \"DUT_ALU\|Mux6~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux6~2\|datad " "Node \"DUT_ALU\|Mux6~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831541 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~80\|datab " "Node \"DUT_ALU\|Add1~80\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~80\|combout " "Node \"DUT_ALU\|Add1~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~0\|datab " "Node \"DUT_ALU\|Mux7~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~0\|combout " "Node \"DUT_ALU\|Mux7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~1\|datad " "Node \"DUT_ALU\|Mux7~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~1\|combout " "Node \"DUT_ALU\|Mux7~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~2\|datac " "Node \"DUT_ALU\|Mux7~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~2\|combout " "Node \"DUT_ALU\|Mux7~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[25\]~25\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[25\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[25\]~25\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[25\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[25\]~44\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[25\]~44\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[25\]~44\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[25\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~81\|datab " "Node \"DUT_ALU\|Add0~81\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~81\|combout " "Node \"DUT_ALU\|Add0~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~1\|datac " "Node \"DUT_ALU\|Mux7~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux7~2\|datad " "Node \"DUT_ALU\|Mux7~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831541 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831541 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~79\|datab " "Node \"DUT_ALU\|Add0~79\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~79\|combout " "Node \"DUT_ALU\|Add0~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~1\|dataa " "Node \"DUT_ALU\|Mux8~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~1\|combout " "Node \"DUT_ALU\|Mux8~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~2\|datac " "Node \"DUT_ALU\|Mux8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~2\|combout " "Node \"DUT_ALU\|Mux8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[24\]~24\|datac " "Node \"DUT_WB_MUX\|OUTPUT\[24\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[24\]~24\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[24\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[24\]~46\|datac " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[24\]~46\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[24\]~46\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[24\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~2\|datad " "Node \"DUT_ALU\|Mux8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~78\|datab " "Node \"DUT_ALU\|Add1~78\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~78\|combout " "Node \"DUT_ALU\|Add1~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~0\|datac " "Node \"DUT_ALU\|Mux8~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~0\|combout " "Node \"DUT_ALU\|Mux8~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux8~1\|datad " "Node \"DUT_ALU\|Mux8~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831542 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~77\|dataa " "Node \"DUT_ALU\|Add0~77\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~77\|combout " "Node \"DUT_ALU\|Add0~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~1\|datac " "Node \"DUT_ALU\|Mux9~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~1\|combout " "Node \"DUT_ALU\|Mux9~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~2\|dataa " "Node \"DUT_ALU\|Mux9~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~2\|combout " "Node \"DUT_ALU\|Mux9~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[23\]~23\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[23\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[23\]~23\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[23\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[23\]~48\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[23\]~48\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[23\]~48\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[23\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~2\|datad " "Node \"DUT_ALU\|Mux9~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~76\|datab " "Node \"DUT_ALU\|Add1~76\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~76\|combout " "Node \"DUT_ALU\|Add1~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~0\|datac " "Node \"DUT_ALU\|Mux9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~0\|combout " "Node \"DUT_ALU\|Mux9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux9~1\|datad " "Node \"DUT_ALU\|Mux9~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831542 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~75\|dataa " "Node \"DUT_ALU\|Add0~75\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~75\|combout " "Node \"DUT_ALU\|Add0~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~1\|datad " "Node \"DUT_ALU\|Mux10~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~1\|combout " "Node \"DUT_ALU\|Mux10~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~2\|datad " "Node \"DUT_ALU\|Mux10~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~2\|combout " "Node \"DUT_ALU\|Mux10~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[22\]~22\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[22\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[22\]~22\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[22\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[22\]~50\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[22\]~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[22\]~50\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[22\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~2\|datac " "Node \"DUT_ALU\|Mux10~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~74\|datab " "Node \"DUT_ALU\|Add1~74\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~74\|combout " "Node \"DUT_ALU\|Add1~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~0\|datad " "Node \"DUT_ALU\|Mux10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~0\|combout " "Node \"DUT_ALU\|Mux10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux10~1\|datac " "Node \"DUT_ALU\|Mux10~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831542 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831542 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~2\|combout " "Node \"DUT_ALU\|Mux11~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[21\]~21\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[21\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[21\]~21\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[21\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[21\]~52\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[21\]~52\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[21\]~52\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[21\]~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~73\|dataa " "Node \"DUT_ALU\|Add0~73\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~73\|combout " "Node \"DUT_ALU\|Add0~73\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~1\|dataa " "Node \"DUT_ALU\|Mux11~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~1\|combout " "Node \"DUT_ALU\|Mux11~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~2\|datac " "Node \"DUT_ALU\|Mux11~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~72\|dataa " "Node \"DUT_ALU\|Add1~72\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~72\|combout " "Node \"DUT_ALU\|Add1~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~0\|dataa " "Node \"DUT_ALU\|Mux11~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~0\|combout " "Node \"DUT_ALU\|Mux11~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~1\|datad " "Node \"DUT_ALU\|Mux11~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux11~2\|datad " "Node \"DUT_ALU\|Mux11~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831543 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~2\|combout " "Node \"DUT_ALU\|Mux12~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[20\]~20\|datac " "Node \"DUT_WB_MUX\|OUTPUT\[20\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[20\]~20\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[20\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[20\]~54\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[20\]~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[20\]~54\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[20\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~2\|datac " "Node \"DUT_ALU\|Mux12~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~71\|datab " "Node \"DUT_ALU\|Add0~71\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~71\|combout " "Node \"DUT_ALU\|Add0~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~1\|dataa " "Node \"DUT_ALU\|Mux12~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~1\|combout " "Node \"DUT_ALU\|Mux12~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~2\|datad " "Node \"DUT_ALU\|Mux12~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~70\|datab " "Node \"DUT_ALU\|Add1~70\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~70\|combout " "Node \"DUT_ALU\|Add1~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~0\|datad " "Node \"DUT_ALU\|Mux12~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~0\|combout " "Node \"DUT_ALU\|Mux12~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux12~1\|datad " "Node \"DUT_ALU\|Mux12~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831543 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~69\|dataa " "Node \"DUT_ALU\|Add0~69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~69\|combout " "Node \"DUT_ALU\|Add0~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~1\|datac " "Node \"DUT_ALU\|Mux13~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~1\|combout " "Node \"DUT_ALU\|Mux13~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~2\|datad " "Node \"DUT_ALU\|Mux13~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~2\|combout " "Node \"DUT_ALU\|Mux13~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[19\]~19\|datac " "Node \"DUT_WB_MUX\|OUTPUT\[19\]~19\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[19\]~19\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[19\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[19\]~56\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[19\]~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[19\]~56\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[19\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~2\|datac " "Node \"DUT_ALU\|Mux13~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~68\|datab " "Node \"DUT_ALU\|Add1~68\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~68\|combout " "Node \"DUT_ALU\|Add1~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~0\|datac " "Node \"DUT_ALU\|Mux13~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~0\|combout " "Node \"DUT_ALU\|Mux13~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux13~1\|datad " "Node \"DUT_ALU\|Mux13~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831543 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831543 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~67\|datab " "Node \"DUT_ALU\|Add0~67\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~67\|combout " "Node \"DUT_ALU\|Add0~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~1\|datac " "Node \"DUT_ALU\|Mux14~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~1\|combout " "Node \"DUT_ALU\|Mux14~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~2\|datac " "Node \"DUT_ALU\|Mux14~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~2\|combout " "Node \"DUT_ALU\|Mux14~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[18\]~18\|datac " "Node \"DUT_WB_MUX\|OUTPUT\[18\]~18\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[18\]~18\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[18\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[18\]~58\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[18\]~58\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[18\]~58\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[18\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~2\|datad " "Node \"DUT_ALU\|Mux14~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~66\|datab " "Node \"DUT_ALU\|Add1~66\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~66\|combout " "Node \"DUT_ALU\|Add1~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~0\|datad " "Node \"DUT_ALU\|Mux14~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~0\|combout " "Node \"DUT_ALU\|Mux14~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux14~1\|datad " "Node \"DUT_ALU\|Mux14~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831544 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~2\|combout " "Node \"DUT_ALU\|Mux15~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[17\]~17\|datac " "Node \"DUT_WB_MUX\|OUTPUT\[17\]~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[17\]~17\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[17\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[17\]~60\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[17\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[17\]~60\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[17\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~65\|dataa " "Node \"DUT_ALU\|Add0~65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~65\|combout " "Node \"DUT_ALU\|Add0~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~1\|dataa " "Node \"DUT_ALU\|Mux15~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~1\|combout " "Node \"DUT_ALU\|Mux15~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~2\|datac " "Node \"DUT_ALU\|Mux15~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~64\|dataa " "Node \"DUT_ALU\|Add1~64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~64\|combout " "Node \"DUT_ALU\|Add1~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~0\|datac " "Node \"DUT_ALU\|Mux15~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~0\|combout " "Node \"DUT_ALU\|Mux15~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~1\|datad " "Node \"DUT_ALU\|Mux15~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux15~2\|datad " "Node \"DUT_ALU\|Mux15~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831544 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~63\|datab " "Node \"DUT_ALU\|Add0~63\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~63\|combout " "Node \"DUT_ALU\|Add0~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~1\|datac " "Node \"DUT_ALU\|Mux16~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~1\|combout " "Node \"DUT_ALU\|Mux16~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~2\|datac " "Node \"DUT_ALU\|Mux16~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~2\|combout " "Node \"DUT_ALU\|Mux16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[16\]~16\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[16\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[16\]~16\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[16\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[16\]~62\|datac " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[16\]~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[16\]~62\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[16\]~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~2\|datad " "Node \"DUT_ALU\|Mux16~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~62\|datab " "Node \"DUT_ALU\|Add1~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~62\|combout " "Node \"DUT_ALU\|Add1~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~0\|datac " "Node \"DUT_ALU\|Mux16~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~0\|combout " "Node \"DUT_ALU\|Mux16~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux16~1\|datad " "Node \"DUT_ALU\|Mux16~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831544 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831544 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~61\|dataa " "Node \"DUT_ALU\|Add0~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~61\|combout " "Node \"DUT_ALU\|Add0~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~1\|datad " "Node \"DUT_ALU\|Mux17~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~1\|combout " "Node \"DUT_ALU\|Mux17~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~2\|datac " "Node \"DUT_ALU\|Mux17~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~2\|combout " "Node \"DUT_ALU\|Mux17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[15\]~15\|datac " "Node \"DUT_WB_MUX\|OUTPUT\[15\]~15\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[15\]~15\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[15\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[15\]~64\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[15\]~64\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[15\]~64\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[15\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~2\|datad " "Node \"DUT_ALU\|Mux17~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~60\|datab " "Node \"DUT_ALU\|Add1~60\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~60\|combout " "Node \"DUT_ALU\|Add1~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~0\|datad " "Node \"DUT_ALU\|Mux17~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~0\|combout " "Node \"DUT_ALU\|Mux17~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux17~1\|datac " "Node \"DUT_ALU\|Mux17~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831545 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~58\|dataa " "Node \"DUT_ALU\|Add1~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~58\|combout " "Node \"DUT_ALU\|Add1~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~3\|datac " "Node \"DUT_ALU\|Mux18~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~3\|combout " "Node \"DUT_ALU\|Mux18~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~4\|datac " "Node \"DUT_ALU\|Mux18~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~4\|combout " "Node \"DUT_ALU\|Mux18~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~5\|datad " "Node \"DUT_ALU\|Mux18~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~5\|combout " "Node \"DUT_ALU\|Mux18~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[14\]~14\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[14\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[14\]~14\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[14\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[14\]~66\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[14\]~66\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[14\]~66\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[14\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~5\|datac " "Node \"DUT_ALU\|Mux18~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~59\|datab " "Node \"DUT_ALU\|Add0~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~59\|combout " "Node \"DUT_ALU\|Add0~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux18~4\|datad " "Node \"DUT_ALU\|Mux18~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831545 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~56\|datab " "Node \"DUT_ALU\|Add1~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~56\|combout " "Node \"DUT_ALU\|Add1~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~0\|datad " "Node \"DUT_ALU\|Mux19~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~0\|combout " "Node \"DUT_ALU\|Mux19~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~1\|datad " "Node \"DUT_ALU\|Mux19~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~1\|combout " "Node \"DUT_ALU\|Mux19~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~2\|datac " "Node \"DUT_ALU\|Mux19~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~2\|combout " "Node \"DUT_ALU\|Mux19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[13\]~13\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[13\]~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[13\]~13\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[13\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[13\]~68\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[13\]~68\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[13\]~68\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[13\]~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~57\|datab " "Node \"DUT_ALU\|Add0~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~57\|combout " "Node \"DUT_ALU\|Add0~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~1\|datac " "Node \"DUT_ALU\|Mux19~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux19~2\|datad " "Node \"DUT_ALU\|Mux19~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831545 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~55\|datab " "Node \"DUT_ALU\|Add0~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~55\|combout " "Node \"DUT_ALU\|Add0~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~1\|datac " "Node \"DUT_ALU\|Mux20~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~1\|combout " "Node \"DUT_ALU\|Mux20~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~2\|datad " "Node \"DUT_ALU\|Mux20~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~2\|combout " "Node \"DUT_ALU\|Mux20~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[12\]~12\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[12\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[12\]~12\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[12\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[12\]~70\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[12\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[12\]~70\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[12\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~2\|datac " "Node \"DUT_ALU\|Mux20~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~54\|datab " "Node \"DUT_ALU\|Add1~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~54\|combout " "Node \"DUT_ALU\|Add1~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~0\|datac " "Node \"DUT_ALU\|Mux20~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~0\|combout " "Node \"DUT_ALU\|Mux20~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux20~1\|datad " "Node \"DUT_ALU\|Mux20~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831545 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831545 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~53\|datab " "Node \"DUT_ALU\|Add0~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~53\|combout " "Node \"DUT_ALU\|Add0~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~1\|datad " "Node \"DUT_ALU\|Mux21~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~1\|combout " "Node \"DUT_ALU\|Mux21~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~2\|dataa " "Node \"DUT_ALU\|Mux21~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~2\|combout " "Node \"DUT_ALU\|Mux21~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[11\]~11\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[11\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[11\]~11\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[11\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[11\]~72\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[11\]~72\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[11\]~72\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[11\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~52\|dataa " "Node \"DUT_ALU\|Add1~52\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~52\|combout " "Node \"DUT_ALU\|Add1~52\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~0\|datad " "Node \"DUT_ALU\|Mux21~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~0\|combout " "Node \"DUT_ALU\|Mux21~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~1\|datac " "Node \"DUT_ALU\|Mux21~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux21~2\|datad " "Node \"DUT_ALU\|Mux21~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831546 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~50\|datab " "Node \"DUT_ALU\|Add1~50\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~50\|combout " "Node \"DUT_ALU\|Add1~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~0\|datac " "Node \"DUT_ALU\|Mux22~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~0\|combout " "Node \"DUT_ALU\|Mux22~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~1\|datad " "Node \"DUT_ALU\|Mux22~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~1\|combout " "Node \"DUT_ALU\|Mux22~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~2\|datad " "Node \"DUT_ALU\|Mux22~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~2\|combout " "Node \"DUT_ALU\|Mux22~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[10\]~10\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[10\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[10\]~10\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[10\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[10\]~74\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[10\]~74\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[10\]~74\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[10\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~2\|datab " "Node \"DUT_ALU\|Mux22~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~51\|dataa " "Node \"DUT_ALU\|Add0~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~51\|combout " "Node \"DUT_ALU\|Add0~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux22~1\|datac " "Node \"DUT_ALU\|Mux22~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831546 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~49\|datab " "Node \"DUT_ALU\|Add0~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~49\|combout " "Node \"DUT_ALU\|Add0~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~1\|datad " "Node \"DUT_ALU\|Mux23~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~1\|combout " "Node \"DUT_ALU\|Mux23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~2\|datad " "Node \"DUT_ALU\|Mux23~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~2\|combout " "Node \"DUT_ALU\|Mux23~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[9\]~9\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[9\]~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[9\]~9\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[9\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[9\]~76\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[9\]~76\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[9\]~76\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[9\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~2\|datab " "Node \"DUT_ALU\|Mux23~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~48\|dataa " "Node \"DUT_ALU\|Add1~48\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~48\|combout " "Node \"DUT_ALU\|Add1~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~0\|datad " "Node \"DUT_ALU\|Mux23~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~0\|combout " "Node \"DUT_ALU\|Mux23~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux23~1\|datac " "Node \"DUT_ALU\|Mux23~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831546 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831546 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~46\|dataa " "Node \"DUT_ALU\|Add1~46\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~46\|combout " "Node \"DUT_ALU\|Add1~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~0\|datad " "Node \"DUT_ALU\|Mux24~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~0\|combout " "Node \"DUT_ALU\|Mux24~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~1\|datad " "Node \"DUT_ALU\|Mux24~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~1\|combout " "Node \"DUT_ALU\|Mux24~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~2\|datad " "Node \"DUT_ALU\|Mux24~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~2\|combout " "Node \"DUT_ALU\|Mux24~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[8\]~8\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[8\]~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[8\]~8\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[8\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[8\]~78\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[8\]~78\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[8\]~78\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[8\]~78\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~2\|dataa " "Node \"DUT_ALU\|Mux24~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~47\|dataa " "Node \"DUT_ALU\|Add0~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~47\|combout " "Node \"DUT_ALU\|Add0~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux24~1\|datab " "Node \"DUT_ALU\|Mux24~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831547 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~45\|dataa " "Node \"DUT_ALU\|Add0~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~45\|combout " "Node \"DUT_ALU\|Add0~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~1\|datab " "Node \"DUT_ALU\|Mux25~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~1\|combout " "Node \"DUT_ALU\|Mux25~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~2\|dataa " "Node \"DUT_ALU\|Mux25~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~2\|combout " "Node \"DUT_ALU\|Mux25~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[7\]~7\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[7\]~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[7\]~7\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[7\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[7\]~80\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[7\]~80\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[7\]~80\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[7\]~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~2\|datad " "Node \"DUT_ALU\|Mux25~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~44\|datab " "Node \"DUT_ALU\|Add1~44\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~44\|combout " "Node \"DUT_ALU\|Add1~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~0\|datad " "Node \"DUT_ALU\|Mux25~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~0\|combout " "Node \"DUT_ALU\|Mux25~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux25~1\|datad " "Node \"DUT_ALU\|Mux25~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831547 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~43\|dataa " "Node \"DUT_ALU\|Add0~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~43\|combout " "Node \"DUT_ALU\|Add0~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~1\|datab " "Node \"DUT_ALU\|Mux26~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~1\|combout " "Node \"DUT_ALU\|Mux26~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~2\|dataa " "Node \"DUT_ALU\|Mux26~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~2\|combout " "Node \"DUT_ALU\|Mux26~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[6\]~6\|datad " "Node \"DUT_WB_MUX\|OUTPUT\[6\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[6\]~6\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[6\]~82\|datac " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[6\]~82\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[6\]~82\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[6\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~42\|dataa " "Node \"DUT_ALU\|Add1~42\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~42\|combout " "Node \"DUT_ALU\|Add1~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~0\|datad " "Node \"DUT_ALU\|Mux26~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~0\|combout " "Node \"DUT_ALU\|Mux26~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~1\|datad " "Node \"DUT_ALU\|Mux26~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux26~2\|datac " "Node \"DUT_ALU\|Mux26~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831547 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831547 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~41\|dataa " "Node \"DUT_ALU\|Add0~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~41\|combout " "Node \"DUT_ALU\|Add0~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~1\|datab " "Node \"DUT_ALU\|Mux27~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~1\|combout " "Node \"DUT_ALU\|Mux27~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~2\|dataa " "Node \"DUT_ALU\|Mux27~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~2\|combout " "Node \"DUT_ALU\|Mux27~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[5\]~5\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[5\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[5\]~5\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[5\]~84\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[5\]~84\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[5\]~84\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[5\]~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~40\|datab " "Node \"DUT_ALU\|Add1~40\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~40\|combout " "Node \"DUT_ALU\|Add1~40\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~0\|dataa " "Node \"DUT_ALU\|Mux27~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~0\|combout " "Node \"DUT_ALU\|Mux27~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~1\|datad " "Node \"DUT_ALU\|Mux27~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux27~2\|datac " "Node \"DUT_ALU\|Mux27~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831548 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~39\|dataa " "Node \"DUT_ALU\|Add0~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~39\|combout " "Node \"DUT_ALU\|Add0~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~1\|datab " "Node \"DUT_ALU\|Mux28~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~1\|combout " "Node \"DUT_ALU\|Mux28~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~2\|datac " "Node \"DUT_ALU\|Mux28~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~2\|combout " "Node \"DUT_ALU\|Mux28~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[4\]~4\|datab " "Node \"DUT_WB_MUX\|OUTPUT\[4\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[4\]~4\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[4\]~86\|dataa " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[4\]~86\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[4\]~86\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[4\]~86\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~38\|dataa " "Node \"DUT_ALU\|Add1~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~38\|combout " "Node \"DUT_ALU\|Add1~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~0\|datac " "Node \"DUT_ALU\|Mux28~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~0\|combout " "Node \"DUT_ALU\|Mux28~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~1\|dataa " "Node \"DUT_ALU\|Mux28~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux28~2\|datad " "Node \"DUT_ALU\|Mux28~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831548 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~36\|dataa " "Node \"DUT_ALU\|Add1~36\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~36\|combout " "Node \"DUT_ALU\|Add1~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~0\|datad " "Node \"DUT_ALU\|Mux29~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~0\|combout " "Node \"DUT_ALU\|Mux29~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~1\|datab " "Node \"DUT_ALU\|Mux29~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~1\|combout " "Node \"DUT_ALU\|Mux29~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~2\|datab " "Node \"DUT_ALU\|Mux29~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~2\|combout " "Node \"DUT_ALU\|Mux29~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[3\]~3\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[3\]~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[3\]~3\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[3\]~88\|datac " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[3\]~88\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[3\]~88\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[3\]~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~2\|dataa " "Node \"DUT_ALU\|Mux29~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~37\|dataa " "Node \"DUT_ALU\|Add0~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~37\|combout " "Node \"DUT_ALU\|Add0~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux29~1\|dataa " "Node \"DUT_ALU\|Mux29~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831548 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831548 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~35\|datab " "Node \"DUT_ALU\|Add0~35\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~35\|combout " "Node \"DUT_ALU\|Add0~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~1\|dataa " "Node \"DUT_ALU\|Mux30~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~1\|combout " "Node \"DUT_ALU\|Mux30~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~2\|datab " "Node \"DUT_ALU\|Mux30~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~2\|combout " "Node \"DUT_ALU\|Mux30~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[2\]~2\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[2\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[2\]~2\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[2\]~90\|datab " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[2\]~90\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[2\]~90\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[2\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~2\|datac " "Node \"DUT_ALU\|Mux30~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~34\|datab " "Node \"DUT_ALU\|Add1~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~34\|combout " "Node \"DUT_ALU\|Add1~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~0\|dataa " "Node \"DUT_ALU\|Mux30~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~0\|combout " "Node \"DUT_ALU\|Mux30~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux30~1\|datab " "Node \"DUT_ALU\|Mux30~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831549 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~33\|datab " "Node \"DUT_ALU\|Add0~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~33\|combout " "Node \"DUT_ALU\|Add0~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~1\|datab " "Node \"DUT_ALU\|Mux31~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~1\|combout " "Node \"DUT_ALU\|Mux31~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~2\|datab " "Node \"DUT_ALU\|Mux31~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~2\|combout " "Node \"DUT_ALU\|Mux31~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[1\]~1\|datab " "Node \"DUT_WB_MUX\|OUTPUT\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[1\]~1\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[1\]~92\|datac " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[1\]~92\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[1\]~92\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[1\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~2\|dataa " "Node \"DUT_ALU\|Mux31~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~32\|datab " "Node \"DUT_ALU\|Add1~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~32\|combout " "Node \"DUT_ALU\|Add1~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~0\|dataa " "Node \"DUT_ALU\|Mux31~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~0\|combout " "Node \"DUT_ALU\|Mux31~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux31~1\|datad " "Node \"DUT_ALU\|Mux31~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831549 ""}
{ "Warning" "WSTA_SCC_LOOP" "16 " "Found combinational loop of 16 nodes" { { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~31\|dataa " "Node \"DUT_ALU\|Add0~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add0~31\|combout " "Node \"DUT_ALU\|Add0~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~0\|dataa " "Node \"DUT_ALU\|Mux32~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~0\|combout " "Node \"DUT_ALU\|Mux32~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~1\|dataa " "Node \"DUT_ALU\|Mux32~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~1\|combout " "Node \"DUT_ALU\|Mux32~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~2\|datac " "Node \"DUT_ALU\|Mux32~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~2\|combout " "Node \"DUT_ALU\|Mux32~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[0\]~0\|dataa " "Node \"DUT_WB_MUX\|OUTPUT\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_WB_MUX\|OUTPUT\[0\]~0\|combout " "Node \"DUT_WB_MUX\|OUTPUT\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[0\]~94\|datad " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[0\]~94\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU_IN0_MUX\|OUTPUT\[0\]~94\|combout " "Node \"DUT_ALU_IN0_MUX\|OUTPUT\[0\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~2\|dataa " "Node \"DUT_ALU\|Mux32~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~30\|dataa " "Node \"DUT_ALU\|Add1~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Add1~30\|combout " "Node \"DUT_ALU\|Add1~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""} { "Warning" "WSTA_SCC_NODE" "DUT_ALU\|Mux32~0\|datab " "Node \"DUT_ALU\|Mux32~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1682463831549 ""}  } { { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 69 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 65 -1 0 } } { "PL_WB_MUX.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/PL_WB_MUX.vhdl" 32 -1 0 } } { "MUX3.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/MUX3.vhdl" 58 -1 0 } } { "ALU.vhdl" "" { Text "/home/josh/school/ece4120/final_proj/p3pipeline/ALU.vhdl" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1682463831549 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[0\]~0  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463831582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[1\]~1  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463831582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[2\]~3  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463831582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[3\]~4  from: datac  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[3\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463831582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[4\]~5  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[4\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463831582 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[5\]~2  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[5\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463831582 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682463831582 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682463831586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682463831586 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682463831588 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682463831595 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1682463831655 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682463831692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -218.536 " "Worst-case setup slack is -218.536" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -218.536         -138125.940 CLK  " " -218.536         -138125.940 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.055             -39.920 Pipeline  " "  -14.055             -39.920 Pipeline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463831692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.286 " "Worst-case hold slack is 0.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.286               0.000 CLK  " "    0.286               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831733 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 Pipeline  " "    0.691               0.000 Pipeline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831733 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463831733 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682463831734 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682463831735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1956.478 CLK  " "   -3.000           -1956.478 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -36.869 Pipeline  " "   -3.000             -36.869 Pipeline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463831738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463831738 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682463831853 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682463831853 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682463831857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682463831920 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682463836020 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[0\]~0  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[1\]~1  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[2\]~3  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[3\]~4  from: datac  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[3\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[4\]~5  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[4\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836246 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[5\]~2  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[5\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836246 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682463836246 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682463836247 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682463836288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -203.205 " "Worst-case setup slack is -203.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -203.205         -128525.435 CLK  " " -203.205         -128525.435 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836290 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.097             -36.830 Pipeline  " "  -13.097             -36.830 Pipeline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836290 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463836290 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLK  " "    0.153               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 Pipeline  " "    0.679               0.000 Pipeline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463836320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682463836321 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682463836322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1955.944 CLK  " "   -3.000           -1955.944 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836326 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -32.910 Pipeline  " "   -3.000             -32.910 Pipeline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836326 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463836326 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682463836369 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682463836369 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682463836372 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[0\]~0  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[0\]~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[1\]~1  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[1\]~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[2\]~3  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[2\]~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[3\]~4  from: datac  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[3\]~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[4\]~5  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[4\]~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[5\]~2  from: datad  to: combout " "Cell: DUT_CTRL_UNIT\|WORKING_OPCODE\[5\]~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1682463836619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1682463836619 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682463836619 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682463836641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -95.885 " "Worst-case setup slack is -95.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -95.885          -60922.696 CLK  " "  -95.885          -60922.696 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.831             -16.307 Pipeline  " "   -5.831             -16.307 Pipeline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463836641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.093 " "Worst-case hold slack is -0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.295 CLK  " "   -0.093              -0.295 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 Pipeline  " "    0.357               0.000 Pipeline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463836657 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682463836658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682463836658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1453.186 CLK  " "   -3.000           -1453.186 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -12.354 Pipeline  " "   -3.000             -12.354 Pipeline " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682463836660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682463836660 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1682463836718 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682463836718 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682463838168 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682463838226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 540 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 540 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682463838301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 18:03:58 2023 " "Processing ended: Tue Apr 25 18:03:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682463838301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682463838301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682463838301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682463838301 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682463839231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682463839231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 25 18:03:59 2023 " "Processing started: Tue Apr 25 18:03:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682463839231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682463839231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off p3_top -c p3_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off p3_top -c p3_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682463839231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682463839496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "p3_top.vho /home/josh/school/ece4120/final_proj/p3pipeline/simulation/modelsim/ simulation " "Generated file p3_top.vho in folder \"/home/josh/school/ece4120/final_proj/p3pipeline/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682463840009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682463840052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 25 18:04:00 2023 " "Processing ended: Tue Apr 25 18:04:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682463840052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682463840052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682463840052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682463840052 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1196 s " "Quartus Prime Full Compilation was successful. 0 errors, 1196 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682463840255 ""}
