{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626036974842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626036974842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 12 05:56:14 2021 " "Processing started: Mon Jul 12 05:56:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626036974842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036974842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036974842 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036975185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626036975217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626036975217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X-MUX_BEH " "Found design unit 1: MUX4X-MUX_BEH" {  } { { "GenMux.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/GenMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X " "Found entity 1: MUX4X" {  } { { "GenMux.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/GenMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_Comparator-bhv " "Found design unit 1: Binary_Comparator-bhv" {  } { { "comparator.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_Comparator " "Found entity 1: Binary_Comparator" {  } { { "comparator.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add32 " "Found entity 1: Add32" {  } { { "Add32.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add8 " "Found entity 1: Add8" {  } { { "Add8.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipemult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipemult " "Found entity 1: pipemult" {  } { { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add1 " "Found entity 1: Add1" {  } { { "Add1.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-SYN " "Found design unit 1: sqrt-SYN" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipemult " "Elaborating entity \"pipemult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add32 Add32:inst4 " "Elaborating entity \"Add32\" for hierarchy \"Add32:inst4\"" {  } { { "pipemult.bdf" "inst4" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 400 448 616 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add8 Add32:inst4\|Add8:inst4 " "Elaborating entity \"Add8\" for hierarchy \"Add32:inst4\|Add8:inst4\"" {  } { { "Add32.bdf" "inst4" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add32.bdf" { { 408 520 672 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add1 Add32:inst4\|Add8:inst4\|Add1:inst7 " "Elaborating entity \"Add1\" for hierarchy \"Add32:inst4\|Add8:inst4\|Add1:inst7\"" {  } { { "Add8.bdf" "inst7" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add8.bdf" { { 872 576 696 968 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4X MUX4X:inst8 " "Elaborating entity \"MUX4X\" for hierarchy \"MUX4X:inst8\"" {  } { { "pipemult.bdf" "inst8" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 480 848 1048 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst1 " "Elaborating entity \"ram\" for hierarchy \"ram:inst1\"" {  } { { "pipemult.bdf" "inst1" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 192 432 624 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:inst " "Elaborating entity \"mult\" for hierarchy \"mult:inst\"" {  } { { "pipemult.bdf" "inst" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 56 184 360 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "lpm_mult_component" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""}  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626036981824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_blo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_blo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_blo " "Found entity 1: mult_blo" {  } { { "db/mult_blo.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/mult_blo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_blo mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated " "Elaborating entity \"mult_blo\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT SQRT:inst3 " "Elaborating entity \"SQRT\" for hierarchy \"SQRT:inst3\"" {  } { { "pipemult.bdf" "inst3" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 512 408 608 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.vhd" "ALTSQRT_component" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SQRT:inst3\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"SQRT:inst3\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 8 " "Parameter \"pipeline\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""}  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626036981887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981902 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5c " "Found entity 1: add_sub_l5c" {  } { { "db/add_sub_l5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_l5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated " "Elaborating entity \"add_sub_l5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5c " "Found entity 1: add_sub_k5c" {  } { { "db/add_sub_k5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_k5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated " "Elaborating entity \"add_sub_k5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5c " "Found entity 1: add_sub_j5c" {  } { { "db/add_sub_j5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_j5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated " "Elaborating entity \"add_sub_j5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5c " "Found entity 1: add_sub_i5c" {  } { { "db/add_sub_i5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_i5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated " "Elaborating entity \"add_sub_i5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5c " "Found entity 1: add_sub_h5c" {  } { { "db/add_sub_h5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_h5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated " "Elaborating entity \"add_sub_h5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982107 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g5c " "Found entity 1: add_sub_g5c" {  } { { "db/add_sub_g5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_g5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated " "Elaborating entity \"add_sub_g5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5c " "Found entity 1: add_sub_f5c" {  } { { "db/add_sub_f5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_f5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated " "Elaborating entity \"add_sub_f5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e5c " "Found entity 1: add_sub_e5c" {  } { { "db/add_sub_e5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_e5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated " "Elaborating entity \"add_sub_e5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d5c " "Found entity 1: add_sub_d5c" {  } { { "db/add_sub_d5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_d5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated " "Elaborating entity \"add_sub_d5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_54c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_54c " "Found entity 1: add_sub_54c" {  } { { "db/add_sub_54c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_54c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_54c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated " "Elaborating entity \"add_sub_54c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44c " "Found entity 1: add_sub_44c" {  } { { "db/add_sub_44c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_44c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated " "Elaborating entity \"add_sub_44c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34c " "Found entity 1: add_sub_34c" {  } { { "db/add_sub_34c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_34c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated " "Elaborating entity \"add_sub_34c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24c " "Found entity 1: add_sub_24c" {  } { { "db/add_sub_24c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_24c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated " "Elaborating entity \"add_sub_24c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14c " "Found entity 1: add_sub_14c" {  } { { "db/add_sub_14c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_14c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated " "Elaborating entity \"add_sub_14c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04c " "Found entity 1: add_sub_04c" {  } { { "db/add_sub_04c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_04c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated " "Elaborating entity \"add_sub_04c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated " "Elaborating entity \"add_sub_u3c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\"" {  } { { "altsqrt.tdf" "q_final_dff" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_Comparator Binary_Comparator:inst5 " "Elaborating entity \"Binary_Comparator\" for hierarchy \"Binary_Comparator:inst5\"" {  } { { "pipemult.bdf" "inst5" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 680 408 608 824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1626036982944 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1626036982944 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst1\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst1\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1626036983100 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626036983100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram:inst1\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036983178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram:inst1\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626036983178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/altsyncram_87g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036983225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036983225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626036983600 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984131 ""}
{ "Info" "ISTA_SDC_FOUND" "pipemult2.sdc " "Reading SDC File: 'pipemult2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1626036984475 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1626036984506 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1626036984506 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1626036984506 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626036984506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626036984506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000         clk1 " "   8.000         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626036984506 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984506 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984522 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 658 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 658 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1626036984616 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984616 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1626036984631 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626036984850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036984850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "916 " "Implemented 916 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "732 " "Implemented 732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1626036984912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626036984912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626036984928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 12 05:56:24 2021 " "Processing ended: Mon Jul 12 05:56:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626036984928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626036984928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626036984928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984928 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus Prime Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036985555 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1626036986195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626036986195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 12 05:56:25 2021 " "Processing started: Mon Jul 12 05:56:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626036986195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1626036986195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipemult -c pipemult2 --plan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipemult -c pipemult2 --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1626036986195 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1626036986351 ""}
{ "Info" "0" "" "Project  = pipemult" {  } {  } 0 0 "Project  = pipemult" 0 0 "Fitter" 0 0 1626036986351 ""}
{ "Info" "0" "" "Revision = pipemult2" {  } {  } 0 0 "Revision = pipemult2" 0 0 "Fitter" 0 0 1626036986351 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1626036986430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1626036986430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1626036986430 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult2 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"pipemult2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1626036986445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626036986476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626036986476 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1626036986617 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1626036986805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Error" "EFIOMGR_TOO_MANY_IOS_IN_IO_BANK" "37 8 36 " "Too many I/O pins (37) assigned in I/O bank 8 - no more than 36 I/O pins are allowed in the I/O bank" { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[31\] " "Pin A\[31\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[30\] " "Pin A\[30\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[28\] " "Pin A\[28\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[26\] " "Pin A\[26\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[24\] " "Pin A\[24\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[22\] " "Pin A\[22\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[20\] " "Pin A\[20\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[18\] " "Pin A\[18\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[16\] " "Pin A\[16\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[14\] " "Pin A\[14\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[12\] " "Pin A\[12\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[10\] " "Pin A\[10\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[8\] " "Pin A\[8\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[6\] " "Pin A\[6\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[4\] " "Pin A\[4\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[3\] " "Pin A\[3\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[2\] " "Pin A\[2\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[0\] " "Pin A\[0\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[1\] " "Pin A\[1\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[5\] " "Pin A\[5\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[7\] " "Pin A\[7\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[9\] " "Pin A\[9\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[11\] " "Pin A\[11\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[13\] " "Pin A\[13\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[15\] " "Pin A\[15\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[17\] " "Pin A\[17\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[19\] " "Pin A\[19\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[21\] " "Pin A\[21\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[23\] " "Pin A\[23\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[25\] " "Pin A\[25\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[27\] " "Pin A\[27\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[29\] " "Pin A\[29\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "reset_n " "Pin reset_n" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 224 392 912 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_CONFIG_SEL~ " "Pin ~ALTERA_CONFIG_SEL~" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCONFIG~ " "Pin ~ALTERA_nCONFIG~" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nSTATUS~ " "Pin ~ALTERA_nSTATUS~" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""}  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } { 0 "A\[30\]" } { 0 "A\[28\]" } { 0 "A\[26\]" } { 0 "A\[24\]" } { 0 "A\[22\]" } { 0 "A\[20\]" } { 0 "A\[18\]" } { 0 "A\[16\]" } { 0 "A\[14\]" } { 0 "A\[12\]" } { 0 "A\[10\]" } { 0 "A\[8\]" } { 0 "A\[6\]" } { 0 "A\[4\]" } { 0 "A\[3\]" } { 0 "A\[2\]" } { 0 "A\[0\]" } { 0 "A\[1\]" } { 0 "A\[5\]" } { 0 "A\[7\]" } { 0 "A\[9\]" } { 0 "A\[11\]" } { 0 "A\[13\]" } { 0 "A\[15\]" } { 0 "A\[17\]" } { 0 "A\[19\]" } { 0 "A\[21\]" } { 0 "A\[23\]" } { 0 "A\[25\]" } { 0 "A\[27\]" } { 0 "A\[29\]" } { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 224 392 912 "reset_n" "" } } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } }  } 0 169025 "Too many I/O pins (%1!d!) assigned in I/O bank %2!s! - no more than %3!d! I/O pins are allowed in the I/O bank" 0 0 "Fitter" 0 -1 1626036987086 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626036987086 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1626036987555 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1626036987588 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk1 3.3-V LVCMOS N14 " "Pin clk1 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626036987588 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVCMOS D9 " "Pin reset_n uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 224 392 912 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626036987588 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1626036987588 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1626036987588 ""}
{ "Error" "EQEXE_ERROR_COUNT" "I/O Assignment Analysis 2 s 6 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626036987666 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 12 05:56:27 2021 " "Processing ended: Mon Jul 12 05:56:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626036987666 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626036987666 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626036987666 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626036987666 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 9 s " "Quartus Prime Flow was unsuccessful. 4 errors, 9 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626036988292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626036974842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626036974842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 12 05:56:14 2021 " "Processing started: Mon Jul 12 05:56:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626036974842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036974842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036974842 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036975185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626036975217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626036975217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X-MUX_BEH " "Found design unit 1: MUX4X-MUX_BEH" {  } { { "GenMux.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/GenMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X " "Found entity 1: MUX4X" {  } { { "GenMux.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/GenMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_Comparator-bhv " "Found design unit 1: Binary_Comparator-bhv" {  } { { "comparator.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_Comparator " "Found entity 1: Binary_Comparator" {  } { { "comparator.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add32 " "Found entity 1: Add32" {  } { { "Add32.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add8 " "Found entity 1: Add8" {  } { { "Add8.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipemult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipemult " "Found entity 1: pipemult" {  } { { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add1 " "Found entity 1: Add1" {  } { { "Add1.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-SYN " "Found design unit 1: sqrt-SYN" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipemult " "Elaborating entity \"pipemult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add32 Add32:inst4 " "Elaborating entity \"Add32\" for hierarchy \"Add32:inst4\"" {  } { { "pipemult.bdf" "inst4" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 400 448 616 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add8 Add32:inst4\|Add8:inst4 " "Elaborating entity \"Add8\" for hierarchy \"Add32:inst4\|Add8:inst4\"" {  } { { "Add32.bdf" "inst4" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add32.bdf" { { 408 520 672 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add1 Add32:inst4\|Add8:inst4\|Add1:inst7 " "Elaborating entity \"Add1\" for hierarchy \"Add32:inst4\|Add8:inst4\|Add1:inst7\"" {  } { { "Add8.bdf" "inst7" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add8.bdf" { { 872 576 696 968 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4X MUX4X:inst8 " "Elaborating entity \"MUX4X\" for hierarchy \"MUX4X:inst8\"" {  } { { "pipemult.bdf" "inst8" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 480 848 1048 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst1 " "Elaborating entity \"ram\" for hierarchy \"ram:inst1\"" {  } { { "pipemult.bdf" "inst1" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 192 432 624 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:inst " "Elaborating entity \"mult\" for hierarchy \"mult:inst\"" {  } { { "pipemult.bdf" "inst" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 56 184 360 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "lpm_mult_component" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""}  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626036981824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_blo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_blo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_blo " "Found entity 1: mult_blo" {  } { { "db/mult_blo.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/mult_blo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_blo mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated " "Elaborating entity \"mult_blo\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT SQRT:inst3 " "Elaborating entity \"SQRT\" for hierarchy \"SQRT:inst3\"" {  } { { "pipemult.bdf" "inst3" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 512 408 608 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.vhd" "ALTSQRT_component" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SQRT:inst3\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"SQRT:inst3\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 8 " "Parameter \"pipeline\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""}  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626036981887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981902 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5c " "Found entity 1: add_sub_l5c" {  } { { "db/add_sub_l5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_l5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated " "Elaborating entity \"add_sub_l5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5c " "Found entity 1: add_sub_k5c" {  } { { "db/add_sub_k5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_k5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated " "Elaborating entity \"add_sub_k5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5c " "Found entity 1: add_sub_j5c" {  } { { "db/add_sub_j5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_j5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated " "Elaborating entity \"add_sub_j5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5c " "Found entity 1: add_sub_i5c" {  } { { "db/add_sub_i5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_i5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated " "Elaborating entity \"add_sub_i5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5c " "Found entity 1: add_sub_h5c" {  } { { "db/add_sub_h5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_h5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated " "Elaborating entity \"add_sub_h5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982107 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g5c " "Found entity 1: add_sub_g5c" {  } { { "db/add_sub_g5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_g5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated " "Elaborating entity \"add_sub_g5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5c " "Found entity 1: add_sub_f5c" {  } { { "db/add_sub_f5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_f5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated " "Elaborating entity \"add_sub_f5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e5c " "Found entity 1: add_sub_e5c" {  } { { "db/add_sub_e5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_e5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated " "Elaborating entity \"add_sub_e5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d5c " "Found entity 1: add_sub_d5c" {  } { { "db/add_sub_d5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_d5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated " "Elaborating entity \"add_sub_d5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_54c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_54c " "Found entity 1: add_sub_54c" {  } { { "db/add_sub_54c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_54c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_54c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated " "Elaborating entity \"add_sub_54c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44c " "Found entity 1: add_sub_44c" {  } { { "db/add_sub_44c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_44c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated " "Elaborating entity \"add_sub_44c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34c " "Found entity 1: add_sub_34c" {  } { { "db/add_sub_34c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_34c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated " "Elaborating entity \"add_sub_34c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24c " "Found entity 1: add_sub_24c" {  } { { "db/add_sub_24c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_24c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated " "Elaborating entity \"add_sub_24c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14c " "Found entity 1: add_sub_14c" {  } { { "db/add_sub_14c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_14c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated " "Elaborating entity \"add_sub_14c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04c " "Found entity 1: add_sub_04c" {  } { { "db/add_sub_04c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_04c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated " "Elaborating entity \"add_sub_04c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated " "Elaborating entity \"add_sub_u3c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\"" {  } { { "altsqrt.tdf" "q_final_dff" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_Comparator Binary_Comparator:inst5 " "Elaborating entity \"Binary_Comparator\" for hierarchy \"Binary_Comparator:inst5\"" {  } { { "pipemult.bdf" "inst5" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 680 408 608 824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1626036982944 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1626036982944 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst1\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst1\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1626036983100 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626036983100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram:inst1\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036983178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram:inst1\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626036983178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/altsyncram_87g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036983225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036983225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626036983600 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984131 ""}
{ "Info" "ISTA_SDC_FOUND" "pipemult2.sdc " "Reading SDC File: 'pipemult2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1626036984475 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1626036984506 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1626036984506 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1626036984506 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626036984506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626036984506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000         clk1 " "   8.000         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626036984506 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984506 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984522 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 658 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 658 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1626036984616 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984616 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1626036984631 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626036984850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036984850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "916 " "Implemented 916 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "732 " "Implemented 732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1626036984912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626036984912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626036984928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 12 05:56:24 2021 " "Processing ended: Mon Jul 12 05:56:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626036984928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626036984928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626036984928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984928 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1626036986430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1626036986430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1626036986430 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult2 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"pipemult2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1626036986445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626036986476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626036986476 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1626036986617 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1626036986805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Error" "EFIOMGR_TOO_MANY_IOS_IN_IO_BANK" "37 8 36 " "Too many I/O pins (37) assigned in I/O bank 8 - no more than 36 I/O pins are allowed in the I/O bank" { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[31\] " "Pin A\[31\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[30\] " "Pin A\[30\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[28\] " "Pin A\[28\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[26\] " "Pin A\[26\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[24\] " "Pin A\[24\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[22\] " "Pin A\[22\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[20\] " "Pin A\[20\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[18\] " "Pin A\[18\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[16\] " "Pin A\[16\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[14\] " "Pin A\[14\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[12\] " "Pin A\[12\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[10\] " "Pin A\[10\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[8\] " "Pin A\[8\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[6\] " "Pin A\[6\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[4\] " "Pin A\[4\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[3\] " "Pin A\[3\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[2\] " "Pin A\[2\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[0\] " "Pin A\[0\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[1\] " "Pin A\[1\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[5\] " "Pin A\[5\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[7\] " "Pin A\[7\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[9\] " "Pin A\[9\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[11\] " "Pin A\[11\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[13\] " "Pin A\[13\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[15\] " "Pin A\[15\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[17\] " "Pin A\[17\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[19\] " "Pin A\[19\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[21\] " "Pin A\[21\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[23\] " "Pin A\[23\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[25\] " "Pin A\[25\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[27\] " "Pin A\[27\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[29\] " "Pin A\[29\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "reset_n " "Pin reset_n" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 224 392 912 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_CONFIG_SEL~ " "Pin ~ALTERA_CONFIG_SEL~" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCONFIG~ " "Pin ~ALTERA_nCONFIG~" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nSTATUS~ " "Pin ~ALTERA_nSTATUS~" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""}  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } { 0 "A\[30\]" } { 0 "A\[28\]" } { 0 "A\[26\]" } { 0 "A\[24\]" } { 0 "A\[22\]" } { 0 "A\[20\]" } { 0 "A\[18\]" } { 0 "A\[16\]" } { 0 "A\[14\]" } { 0 "A\[12\]" } { 0 "A\[10\]" } { 0 "A\[8\]" } { 0 "A\[6\]" } { 0 "A\[4\]" } { 0 "A\[3\]" } { 0 "A\[2\]" } { 0 "A\[0\]" } { 0 "A\[1\]" } { 0 "A\[5\]" } { 0 "A\[7\]" } { 0 "A\[9\]" } { 0 "A\[11\]" } { 0 "A\[13\]" } { 0 "A\[15\]" } { 0 "A\[17\]" } { 0 "A\[19\]" } { 0 "A\[21\]" } { 0 "A\[23\]" } { 0 "A\[25\]" } { 0 "A\[27\]" } { 0 "A\[29\]" } { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 224 392 912 "reset_n" "" } } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } }  } 0 169025 "Too many I/O pins (%1!d!) assigned in I/O bank %2!s! - no more than %3!d! I/O pins are allowed in the I/O bank" 0 0 "Fitter" 0 -1 1626036987086 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626036987086 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1626036987555 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1626036987588 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk1 3.3-V LVCMOS N14 " "Pin clk1 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626036987588 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVCMOS D9 " "Pin reset_n uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 224 392 912 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626036987588 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1626036987588 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1626036987588 ""}
{ "Error" "EQEXE_ERROR_COUNT" "I/O Assignment Analysis 2 s 6 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626036987666 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 12 05:56:27 2021 " "Processing ended: Mon Jul 12 05:56:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626036987666 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626036987666 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626036987666 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626036987666 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1626036974842 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1626036974842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 12 05:56:14 2021 " "Processing started: Mon Jul 12 05:56:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1626036974842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036974842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipemult -c pipemult2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036974842 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036975185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1626036975217 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1626036975217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file genmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X-MUX_BEH " "Found design unit 1: MUX4X-MUX_BEH" {  } { { "GenMux.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/GenMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X " "Found entity 1: MUX4X" {  } { { "GenMux.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/GenMux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary_Comparator-bhv " "Found design unit 1: Binary_Comparator-bhv" {  } { { "comparator.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/comparator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary_Comparator " "Found entity 1: Binary_Comparator" {  } { { "comparator.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add32.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add32 " "Found entity 1: Add32" {  } { { "Add32.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add32.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add8 " "Found entity 1: Add8" {  } { { "Add8.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemult.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipemult.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipemult " "Found entity 1: pipemult" {  } { { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "ram.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/ram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-SYN " "Found design unit 1: mult-SYN" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file add1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Add1 " "Found entity 1: Add1" {  } { { "Add1.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt-SYN " "Found design unit 1: sqrt-SYN" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""} { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981702 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipemult " "Elaborating entity \"pipemult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add32 Add32:inst4 " "Elaborating entity \"Add32\" for hierarchy \"Add32:inst4\"" {  } { { "pipemult.bdf" "inst4" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 400 448 616 496 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add8 Add32:inst4\|Add8:inst4 " "Elaborating entity \"Add8\" for hierarchy \"Add32:inst4\|Add8:inst4\"" {  } { { "Add32.bdf" "inst4" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add32.bdf" { { 408 520 672 504 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add1 Add32:inst4\|Add8:inst4\|Add1:inst7 " "Elaborating entity \"Add1\" for hierarchy \"Add32:inst4\|Add8:inst4\|Add1:inst7\"" {  } { { "Add8.bdf" "inst7" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/Add8.bdf" { { 872 576 696 968 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4X MUX4X:inst8 " "Elaborating entity \"MUX4X\" for hierarchy \"MUX4X:inst8\"" {  } { { "pipemult.bdf" "inst8" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 480 848 1048 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst1 " "Elaborating entity \"ram\" for hierarchy \"ram:inst1\"" {  } { { "pipemult.bdf" "inst1" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 192 432 624 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:inst " "Elaborating entity \"mult\" for hierarchy \"mult:inst\"" {  } { { "pipemult.bdf" "inst" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 56 184 360 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult:inst\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "lpm_mult_component" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult:inst\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult:inst\|lpm_mult:lpm_mult_component\"" {  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981824 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult:inst\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult:inst\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981824 ""}  } { { "mult.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/mult.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626036981824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_blo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_blo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_blo " "Found entity 1: mult_blo" {  } { { "db/mult_blo.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/mult_blo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_blo mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated " "Elaborating entity \"mult_blo\" for hierarchy \"mult:inst\|lpm_mult:lpm_mult_component\|mult_blo:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SQRT SQRT:inst3 " "Elaborating entity \"SQRT\" for hierarchy \"SQRT:inst3\"" {  } { { "pipemult.bdf" "inst3" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 512 408 608 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsqrt SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborating entity \"altsqrt\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.vhd" "ALTSQRT_component" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SQRT:inst3\|altsqrt:ALTSQRT_component " "Instantiated megafunction \"SQRT:inst3\|altsqrt:ALTSQRT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 8 " "Parameter \"pipeline\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "q_port_width 16 " "Parameter \"q_port_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "r_port_width 17 " "Parameter \"r_port_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type ALTSQRT " "Parameter \"lpm_type\" = \"ALTSQRT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036981887 ""}  } { { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626036981887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\"" {  } { { "altsqrt.tdf" "subtractors\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981902 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l5c " "Found entity 1: add_sub_l5c" {  } { { "db/add_sub_l5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_l5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated " "Elaborating entity \"add_sub_l5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[15\]\|add_sub_l5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\"" {  } { { "altsqrt.tdf" "subtractors\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981934 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k5c " "Found entity 1: add_sub_k5c" {  } { { "db/add_sub_k5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_k5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036981980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated " "Elaborating entity \"add_sub_k5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[14\]\|add_sub_k5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\"" {  } { { "altsqrt.tdf" "subtractors\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036981980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j5c " "Found entity 1: add_sub_j5c" {  } { { "db/add_sub_j5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_j5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated " "Elaborating entity \"add_sub_j5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[13\]\|add_sub_j5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\"" {  } { { "altsqrt.tdf" "subtractors\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5c " "Found entity 1: add_sub_i5c" {  } { { "db/add_sub_i5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_i5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated " "Elaborating entity \"add_sub_i5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[12\]\|add_sub_i5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\"" {  } { { "altsqrt.tdf" "subtractors\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h5c " "Found entity 1: add_sub_h5c" {  } { { "db/add_sub_h5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_h5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_h5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated " "Elaborating entity \"add_sub_h5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[11\]\|add_sub_h5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\"" {  } { { "altsqrt.tdf" "subtractors\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982107 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g5c " "Found entity 1: add_sub_g5c" {  } { { "db/add_sub_g5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_g5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_g5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated " "Elaborating entity \"add_sub_g5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[10\]\|add_sub_g5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\"" {  } { { "altsqrt.tdf" "subtractors\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5c " "Found entity 1: add_sub_f5c" {  } { { "db/add_sub_f5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_f5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated " "Elaborating entity \"add_sub_f5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[9\]\|add_sub_f5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\"" {  } { { "altsqrt.tdf" "subtractors\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982185 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e5c " "Found entity 1: add_sub_e5c" {  } { { "db/add_sub_e5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_e5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_e5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated " "Elaborating entity \"add_sub_e5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[8\]\|add_sub_e5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\"" {  } { { "altsqrt.tdf" "subtractors\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d5c " "Found entity 1: add_sub_d5c" {  } { { "db/add_sub_d5c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_d5c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d5c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated " "Elaborating entity \"add_sub_d5c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[7\]\|add_sub_d5c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\"" {  } { { "altsqrt.tdf" "subtractors\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_54c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_54c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_54c " "Found entity 1: add_sub_54c" {  } { { "db/add_sub_54c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_54c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_54c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated " "Elaborating entity \"add_sub_54c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[6\]\|add_sub_54c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\"" {  } { { "altsqrt.tdf" "subtractors\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982310 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_44c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_44c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_44c " "Found entity 1: add_sub_44c" {  } { { "db/add_sub_44c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_44c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_44c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated " "Elaborating entity \"add_sub_44c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[5\]\|add_sub_44c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\"" {  } { { "altsqrt.tdf" "subtractors\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34c " "Found entity 1: add_sub_34c" {  } { { "db/add_sub_34c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_34c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated " "Elaborating entity \"add_sub_34c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[4\]\|add_sub_34c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\"" {  } { { "altsqrt.tdf" "subtractors\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24c " "Found entity 1: add_sub_24c" {  } { { "db/add_sub_24c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_24c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_24c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated " "Elaborating entity \"add_sub_24c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[3\]\|add_sub_24c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\"" {  } { { "altsqrt.tdf" "subtractors\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982419 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_14c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_14c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_14c " "Found entity 1: add_sub_14c" {  } { { "db/add_sub_14c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_14c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_14c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated " "Elaborating entity \"add_sub_14c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[2\]\|add_sub_14c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\"" {  } { { "altsqrt.tdf" "subtractors\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_04c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_04c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_04c " "Found entity 1: add_sub_04c" {  } { { "db/add_sub_04c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_04c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_04c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated " "Elaborating entity \"add_sub_04c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[1\]\|add_sub_04c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\"" {  } { { "altsqrt.tdf" "subtractors\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982513 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 91 13 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036982544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036982544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_u3c SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated " "Elaborating entity \"add_sub_u3c\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|lpm_add_sub:subtractors\[0\]\|add_sub_u3c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\"" {  } { { "altsqrt.tdf" "a_delay" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:a_delay\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 100 2 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\"" {  } { { "altsqrt.tdf" "b_dffe\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\"" {  } { { "altsqrt.tdf" "b_dffe\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\"" {  } { { "altsqrt.tdf" "b_dffe\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982560 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\"" {  } { { "altsqrt.tdf" "b_dffe\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\"" {  } { { "altsqrt.tdf" "b_dffe\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\"" {  } { { "altsqrt.tdf" "b_dffe\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\"" {  } { { "altsqrt.tdf" "b_dffe\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\"" {  } { { "altsqrt.tdf" "b_dffe\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\"" {  } { { "altsqrt.tdf" "b_dffe\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\"" {  } { { "altsqrt.tdf" "b_dffe\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\"" {  } { { "altsqrt.tdf" "b_dffe\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\"" {  } { { "altsqrt.tdf" "b_dffe\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\"" {  } { { "altsqrt.tdf" "b_dffe\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\"" {  } { { "altsqrt.tdf" "b_dffe\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\"" {  } { { "altsqrt.tdf" "b_dffe\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\"" {  } { { "altsqrt.tdf" "b_dffe\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:b_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 108 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\"" {  } { { "altsqrt.tdf" "r_dffe\[15\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[15\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\"" {  } { { "altsqrt.tdf" "r_dffe\[14\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[14\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\"" {  } { { "altsqrt.tdf" "r_dffe\[13\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[13\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\"" {  } { { "altsqrt.tdf" "r_dffe\[12\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[12\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\"" {  } { { "altsqrt.tdf" "r_dffe\[11\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[11\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\"" {  } { { "altsqrt.tdf" "r_dffe\[10\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[10\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\"" {  } { { "altsqrt.tdf" "r_dffe\[9\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[9\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\"" {  } { { "altsqrt.tdf" "r_dffe\[8\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[8\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\"" {  } { { "altsqrt.tdf" "r_dffe\[7\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[7\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\"" {  } { { "altsqrt.tdf" "r_dffe\[6\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[6\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\"" {  } { { "altsqrt.tdf" "r_dffe\[5\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982653 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[5\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\"" {  } { { "altsqrt.tdf" "r_dffe\[4\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[4\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\"" {  } { { "altsqrt.tdf" "r_dffe\[3\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[3\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\"" {  } { { "altsqrt.tdf" "r_dffe\[2\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[2\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\"" {  } { { "altsqrt.tdf" "r_dffe\[1\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[1\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\"" {  } { { "altsqrt.tdf" "r_dffe\[0\]" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\] SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:r_dffe\[0\]\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 114 8 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff " "Elaborating entity \"dffpipe\" for hierarchy \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\"" {  } { { "altsqrt.tdf" "q_final_dff" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff SQRT:inst3\|altsqrt:ALTSQRT_component " "Elaborated megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\|dffpipe:q_final_dff\", which is child of megafunction instantiation \"SQRT:inst3\|altsqrt:ALTSQRT_component\"" {  } { { "altsqrt.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsqrt.tdf" 120 2 0 } } { "SQRT.vhd" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/SQRT.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary_Comparator Binary_Comparator:inst5 " "Elaborating entity \"Binary_Comparator\" for hierarchy \"Binary_Comparator:inst5\"" {  } { { "pipemult.bdf" "inst5" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 680 408 608 824 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036982685 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1626036982944 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1626036982944 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst1\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst1\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1626036983100 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1626036983100 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1626036983100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"ram:inst1\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036983178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst1\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"ram:inst1\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1626036983178 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1626036983178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_87g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_87g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_87g1 " "Found entity 1: altsyncram_87g1" {  } { { "db/altsyncram_87g1.tdf" "" { Text "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/db/altsyncram_87g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1626036983225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036983225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1626036983600 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984131 ""}
{ "Info" "ISTA_SDC_FOUND" "pipemult2.sdc " "Reading SDC File: 'pipemult2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1626036984475 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk1 (Rise) clk1 (Rise) setup and hold " "From clk1 (Rise) to clk1 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1626036984506 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Analysis & Synthesis" 0 -1 1626036984506 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1626036984506 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626036984506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626036984506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000         clk1 " "   8.000         clk1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1626036984506 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984506 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984522 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 658 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 658 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1626036984616 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984616 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1626036984631 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1626036984850 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1626036984850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "916 " "Implemented 916 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "96 " "Implemented 96 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_LCELLS" "732 " "Implemented 732 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1626036984912 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1626036984912 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1626036984912 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4876 " "Peak virtual memory: 4876 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626036984928 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 12 05:56:24 2021 " "Processing ended: Mon Jul 12 05:56:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626036984928 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626036984928 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626036984928 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1626036984928 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1626036986430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1626036986430 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1626036986430 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult2 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"pipemult2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1626036986445 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626036986476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1626036986476 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1626036986617 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1626036986805 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1626036986805 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2062 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2072 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1626036986836 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1626036986836 ""}
{ "Error" "EFIOMGR_TOO_MANY_IOS_IN_IO_BANK" "37 8 36 " "Too many I/O pins (37) assigned in I/O bank 8 - no more than 36 I/O pins are allowed in the I/O bank" { { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[31\] " "Pin A\[31\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[30\] " "Pin A\[30\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[28\] " "Pin A\[28\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[26\] " "Pin A\[26\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[24\] " "Pin A\[24\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[22\] " "Pin A\[22\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[20\] " "Pin A\[20\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[18\] " "Pin A\[18\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[16\] " "Pin A\[16\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[14\] " "Pin A\[14\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[12\] " "Pin A\[12\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[10\] " "Pin A\[10\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[8\] " "Pin A\[8\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[6\] " "Pin A\[6\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[4\] " "Pin A\[4\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[3\] " "Pin A\[3\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[2\] " "Pin A\[2\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[0\] " "Pin A\[0\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[1\] " "Pin A\[1\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[5\] " "Pin A\[5\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[7\] " "Pin A\[7\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[9\] " "Pin A\[9\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[11\] " "Pin A\[11\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[13\] " "Pin A\[13\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[15\] " "Pin A\[15\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[17\] " "Pin A\[17\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[19\] " "Pin A\[19\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[21\] " "Pin A\[21\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[23\] " "Pin A\[23\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[25\] " "Pin A\[25\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[27\] " "Pin A\[27\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "A\[29\] " "Pin A\[29\]" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "reset_n " "Pin reset_n" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 224 392 912 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_CONFIG_SEL~ " "Pin ~ALTERA_CONFIG_SEL~" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nCONFIG~ " "Pin ~ALTERA_nCONFIG~" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""} { "Info" "IFIOMGR_PIN_NAME_INFO_SUB" "~ALTERA_nSTATUS~ " "Pin ~ALTERA_nSTATUS~" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169112 "Pin %1!s!" 0 0 "Design Software" 0 -1 1626036987086 ""}  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } { 0 "A\[30\]" } { 0 "A\[28\]" } { 0 "A\[26\]" } { 0 "A\[24\]" } { 0 "A\[22\]" } { 0 "A\[20\]" } { 0 "A\[18\]" } { 0 "A\[16\]" } { 0 "A\[14\]" } { 0 "A\[12\]" } { 0 "A\[10\]" } { 0 "A\[8\]" } { 0 "A\[6\]" } { 0 "A\[4\]" } { 0 "A\[3\]" } { 0 "A\[2\]" } { 0 "A\[0\]" } { 0 "A\[1\]" } { 0 "A\[5\]" } { 0 "A\[7\]" } { 0 "A\[9\]" } { 0 "A\[11\]" } { 0 "A\[13\]" } { 0 "A\[15\]" } { 0 "A\[17\]" } { 0 "A\[19\]" } { 0 "A\[21\]" } { 0 "A\[23\]" } { 0 "A\[25\]" } { 0 "A\[27\]" } { 0 "A\[29\]" } { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 148 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 152 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 153 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 149 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2066 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2068 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 2070 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 224 392 912 "reset_n" "" } } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } }  } 0 169025 "Too many I/O pins (%1!d!) assigned in I/O bank %2!s! - no more than %3!d! I/O pins are allowed in the I/O bank" 0 0 "Fitter" 0 -1 1626036987086 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1626036987086 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1626036987555 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1626036987588 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk1 3.3-V LVCMOS N14 " "Pin clk1 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk1 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626036987588 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVCMOS D9 " "Pin reset_n uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 224 392 912 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "D:/Applications/Quartus/ECEA5360/Downloads/FPGA-C1 Project Zip Files/pipemultQP16_1M4V2/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1626036987588 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1626036987588 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1626036987588 ""}
{ "Error" "EQEXE_ERROR_COUNT" "I/O Assignment Analysis 2 s 6 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1626036987666 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 12 05:56:27 2021 " "Processing ended: Mon Jul 12 05:56:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1626036987666 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1626036987666 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1626036987666 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1626036987666 ""}
