INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Fri Aug  2 18:30:04 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 control_merge3/oehb1/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            mux2/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.942ns (19.061%)  route 4.000ns (80.939%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.140ns = ( 7.140 - 6.000 ) 
    Source Clock Delay      (SCD):    1.268ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=639, unset)          1.268     1.268    control_merge3/oehb1/clk
    SLICE_X11Y126        FDCE                                         r  control_merge3/oehb1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y126        FDCE (Prop_fdce_C_Q)         0.223     1.491 f  control_merge3/oehb1/full_reg_reg/Q
                         net (fo=17, routed)          0.590     2.081    control_merge3/oehb1/full_reg_reg_0
    SLICE_X12Y126        LUT6 (Prop_lut6_I3_O)        0.043     2.124 r  control_merge3/oehb1/full_reg_i_2__3/O
                         net (fo=11, routed)          0.433     2.558    control_merge3/oehb1/validArray_reg[0]_1
    SLICE_X18Y128        LUT3 (Prop_lut3_I0_O)        0.043     2.601 r  control_merge3/oehb1/data_reg[31]_i_3__0/O
                         net (fo=64, routed)          0.521     3.122    mux2/tehb1/data_reg_reg[31]_0
    SLICE_X20Y122        LUT5 (Prop_lut5_I0_O)        0.043     3.165 r  mux2/tehb1/data_reg[0]_i_1__1/O
                         net (fo=3, routed)           0.534     3.699    control_merge3/oehb1/Memory_reg[0][0][0]
    SLICE_X17Y122        LUT4 (Prop_lut4_I3_O)        0.043     3.742 r  control_merge3/oehb1/dataOutArray[0]0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.742    cmpi1/S[0]
    SLICE_X17Y122        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     4.001 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.001    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X17Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.054 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.054    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X17Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.107 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.007     4.115    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X17Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     4.168 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=12, routed)          0.538     4.706    control_merge3/oehb1/O50[0]
    SLICE_X13Y128        LUT5 (Prop_lut5_I3_O)        0.043     4.749 r  control_merge3/oehb1/reg_value_i_4/O
                         net (fo=5, routed)           0.363     5.111    tehb1/full_reg_reg_0
    SLICE_X13Y126        LUT6 (Prop_lut6_I5_O)        0.043     5.154 r  tehb1/full_reg_i_4__1/O
                         net (fo=8, routed)           0.435     5.589    control_merge3/oehb1/full_reg_reg_40
    SLICE_X14Y129        LUT6 (Prop_lut6_I1_O)        0.043     5.632 r  control_merge3/oehb1/data_reg[31]_i_1__0/O
                         net (fo=32, routed)          0.578     6.210    mux2/tehb1/E[0]
    SLICE_X20Y122        FDCE                                         r  mux2/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=639, unset)          1.140     7.140    mux2/tehb1/clk
    SLICE_X20Y122        FDCE                                         r  mux2/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.085     7.225    
                         clock uncertainty           -0.035     7.190    
    SLICE_X20Y122        FDCE (Setup_fdce_C_CE)      -0.178     7.012    mux2/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.012    
                         arrival time                          -6.210    
  -------------------------------------------------------------------
                         slack                                  0.802    




