--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml framewoek_i2.twx framewoek_i2.ncd -o framewoek_i2.twr
framewoek_i2.pcf

Design file:              framewoek_i2.ncd
Physical constraint file: framewoek_i2.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10259 paths analyzed, 1461 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.265ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_8 (SLICE_X78Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/rst (FF)
  Destination:          XLXI_6/GPIOf0_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.600 - 0.591)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/rst to XLXI_6/GPIOf0_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y56.AQ      Tcko                  0.259   rst
                                                       XLXI_1/rst
    SLICE_X78Y59.SR      net (fanout=25)       0.971   rst
    SLICE_X78Y59.CLK     Trck                  0.151   XLXI_6/GPIOf0<11>
                                                       XLXI_6/GPIOf0_8
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (0.410ns logic, 0.971ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_9 (SLICE_X78Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/rst (FF)
  Destination:          XLXI_6/GPIOf0_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.600 - 0.591)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/rst to XLXI_6/GPIOf0_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y56.AQ      Tcko                  0.259   rst
                                                       XLXI_1/rst
    SLICE_X78Y59.SR      net (fanout=25)       0.971   rst
    SLICE_X78Y59.CLK     Trck                  0.151   XLXI_6/GPIOf0<11>
                                                       XLXI_6/GPIOf0_9
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (0.410ns logic, 0.971ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_6/GPIOf0_10 (SLICE_X78Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/rst (FF)
  Destination:          XLXI_6/GPIOf0_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.381ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.600 - 0.591)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/rst to XLXI_6/GPIOf0_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y56.AQ      Tcko                  0.259   rst
                                                       XLXI_1/rst
    SLICE_X78Y59.SR      net (fanout=25)       0.971   rst
    SLICE_X78Y59.CLK     Trck                  0.151   XLXI_6/GPIOf0<11>
                                                       XLXI_6/GPIOf0_10
    -------------------------------------------------  ---------------------------
    Total                                      1.381ns (0.410ns logic, 0.971ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_2/buffer_34 (SLICE_X59Y49.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.071ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_2/buffer_35 (FF)
  Destination:          XLXI_4/XLXI_2/buffer_34 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.745 - 0.482)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_2/buffer_35 to XLXI_4/XLXI_2/buffer_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y50.AQ      Tcko                  0.100   XLXI_4/XLXI_2/buffer<36>
                                                       XLXI_4/XLXI_2/buffer_35
    SLICE_X59Y49.C4      net (fanout=2)        0.267   XLXI_4/XLXI_2/buffer<35>
    SLICE_X59Y49.CLK     Tah         (-Th)     0.033   XLXI_4/XLXI_2/buffer<34>
                                                       XLXI_4/XLXI_2/buffer_34_rstpot
                                                       XLXI_4/XLXI_2/buffer_34
    -------------------------------------------------  ---------------------------
    Total                                      0.334ns (0.067ns logic, 0.267ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/XLXI_2/buffer_56 (SLICE_X54Y42.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/XLXI_2/buffer_57 (FF)
  Destination:          XLXI_4/XLXI_2/buffer_56 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.192ns (0.671 - 0.479)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_4/XLXI_2/buffer_57 to XLXI_4/XLXI_2/buffer_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y39.AQ      Tcko                  0.100   XLXI_4/XLXI_2/buffer<58>
                                                       XLXI_4/XLXI_2/buffer_57
    SLICE_X54Y42.C4      net (fanout=2)        0.237   XLXI_4/XLXI_2/buffer<57>
    SLICE_X54Y42.CLK     Tah         (-Th)     0.059   XLXI_4/XLXI_2/buffer<56>
                                                       XLXI_4/XLXI_2/buffer_56_rstpot
                                                       XLXI_4/XLXI_2/buffer_56
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.041ns logic, 0.237ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/Ai_27 (SLICE_X66Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/Ai_26 (FF)
  Destination:          XLXI_2/Ai_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_2/Ai_26 to XLXI_2/Ai_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y45.CQ      Tcko                  0.100   XLXN_26<26>
                                                       XLXI_2/Ai_26
    SLICE_X66Y45.A6      net (fanout=5)        0.088   XLXN_26<26>
    SLICE_X66Y45.CLK     Tah         (-Th)     0.059   XLXN_26<23>
                                                       XLXI_2/Mmux_Ai[31]_Ai[31]_mux_48_OUT20
                                                       XLXI_2/Ai_27
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.041ns logic, 0.088ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_3/clkdiv<3>/SR
  Logical resource: XLXI_3/clkdiv_0/SR
  Location pin: SLICE_X50Y58.SR
  Clock network: rst
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: XLXI_3/clkdiv<3>/SR
  Logical resource: XLXI_3/clkdiv_1/SR
  Location pin: SLICE_X50Y58.SR
  Clock network: rst
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.265|    1.397|    1.407|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 10259 paths, 0 nets, and 2609 connections

Design statistics:
   Minimum period:   4.265ns{1}   (Maximum frequency: 234.467MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 02 17:05:42 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 771 MB



