data_in_ROM.v,verilog,xil_defaultlib,../../../../B-CEDNet.srcs/sources_1/ip/data_in_ROM/sim/data_in_ROM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
