
init_c1005.h,1177
#define CATWOMAN_SPECIFIC31,923
#define CTS_MASK	36,1093
#define DCD_MASK	37,1118
#define RTS_MASK	38,1143
#define DTR_MASK	39,1168
#define DSR_MASK	40,1193
#define CWHS_MASK 41,1218
#define QUICC_CIMR_DCD_MASK	45,1357
#define QUICC_CIMR_DSR_MASK	46,1401
#define SCC_SERIAL_INTR	50,1488
#define DCD_INTR_INDEX	52,1529
#define DSR_INTR_INDEX	53,1592
#define DCD_INTR_OFFSET	58,1740
#define DSR_INTR_OFFSET	59,1766
typedef struct quicc_cpic_interrupt quicc_cpic_interrupt63,1814
} quicc_cpic_interrupt_t;quicc_cpic_interrupt_t69,2098
#define CPAI_TCTRL_MASK 108,4452
#define CPAI_TCTRL_SHIFT 109,4527
#define CPAI_TCTRL_D0 112,4604
#define CPAI_TCTRL_D1 113,4661
#define CPAI_TCTRL_IDLE 114,4718
#define CPAI_TCTRL_SIDLE 115,4775
#define CPAI_TCTRL_CLK2 116,4832
#define CPAI_TCTRL_CLK4 117,4889
#define CPAI_TCTRL_CID_MASK 119,4947
#define CPAI_TSENSE_MASK 121,5028
#define CPAI_TSENSE_SHIFT 122,5103
#define DEVICE_SERIAL_RXC 124,5179
#define DEVICE_SERIAL_TXC 125,5216
#define CPAI_TCTRL_PORT 127,5254
#define CPAI_TSENSE_PORT 128,5325
#define CPAI_HSHAKE_PORT 129,5396
#define CPAI_CLOCK_PORT 130,5467
#define MAX_CPIC_INTR_INDEX	133,5540
