

================================================================
== Vitis HLS Report for 'DoCompute_Loop_VITIS_LOOP_300_3_proc4'
================================================================
* Date:           Thu May 29 09:36:49 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                           |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                 |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3_fu_62  |DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     181|    234|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     219|    349|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                  Instance                                 |                              Module                             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3_fu_62  |DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3  |        0|   0|  181|  234|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                      |                                                                 |        0|   0|  181|  234|    0|
    +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |totalIters_fu_77_p2  |         +|   0|  0|  39|          32|          32|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  41|          33|          33|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  20|          4|    1|          4|
    |ap_done                |   9|          2|    1|          2|
    |inter4_write           |   9|          2|    1|          2|
    |mvOut_m_buffer_8_read  |   9|          2|    1|          2|
    |numReps_blk_n          |   9|          2|    1|          2|
    |numReps_c149_blk_n     |   9|          2|    1|          2|
    |real_start             |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  74|         16|    7|         16|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                          Name                                          | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                               |   3|   0|    3|          0|
    |ap_done_reg                                                                             |   1|   0|    1|          0|
    |grp_DoCompute_Loop_VITIS_LOOP_300_3_proc4_Pipeline_VITIS_LOOP_300_3_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |start_once_reg                                                                          |   1|   0|    1|          0|
    |totalIters_reg_83                                                                       |  32|   0|   32|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                   |  38|   0|   38|          0|
    +----------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+---------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|start_full_n                     |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|start_out                        |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|start_write                      |  out|    1|  ap_ctrl_hs|  DoCompute_Loop_VITIS_LOOP_300_3_proc4|  return value|
|numReps_dout                     |   in|   32|     ap_fifo|                                numReps|       pointer|
|numReps_num_data_valid           |   in|    3|     ap_fifo|                                numReps|       pointer|
|numReps_fifo_cap                 |   in|    3|     ap_fifo|                                numReps|       pointer|
|numReps_empty_n                  |   in|    1|     ap_fifo|                                numReps|       pointer|
|numReps_read                     |  out|    1|     ap_fifo|                                numReps|       pointer|
|p_read                           |   in|   32|     ap_none|                                 p_read|        scalar|
|mvOut_m_buffer_8_dout            |   in|   16|     ap_fifo|                       mvOut_m_buffer_8|       pointer|
|mvOut_m_buffer_8_num_data_valid  |   in|    3|     ap_fifo|                       mvOut_m_buffer_8|       pointer|
|mvOut_m_buffer_8_fifo_cap        |   in|    3|     ap_fifo|                       mvOut_m_buffer_8|       pointer|
|mvOut_m_buffer_8_empty_n         |   in|    1|     ap_fifo|                       mvOut_m_buffer_8|       pointer|
|mvOut_m_buffer_8_read            |  out|    1|     ap_fifo|                       mvOut_m_buffer_8|       pointer|
|inter4_din                       |  out|  128|     ap_fifo|                                 inter4|       pointer|
|inter4_num_data_valid            |   in|    8|     ap_fifo|                                 inter4|       pointer|
|inter4_fifo_cap                  |   in|    8|     ap_fifo|                                 inter4|       pointer|
|inter4_full_n                    |   in|    1|     ap_fifo|                                 inter4|       pointer|
|inter4_write                     |  out|    1|     ap_fifo|                                 inter4|       pointer|
|numReps_c149_din                 |  out|   32|     ap_fifo|                           numReps_c149|       pointer|
|numReps_c149_num_data_valid      |   in|    3|     ap_fifo|                           numReps_c149|       pointer|
|numReps_c149_fifo_cap            |   in|    3|     ap_fifo|                           numReps_c149|       pointer|
|numReps_c149_full_n              |   in|    1|     ap_fifo|                           numReps_c149|       pointer|
|numReps_c149_write               |  out|    1|     ap_fifo|                           numReps_c149|       pointer|
+---------------------------------+-----+-----+------------+---------------------------------------+--------------+

