$date
	Tue May 05 17:49:25 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module shiftllTest $end
$scope module shiftll $end
$var wire 32 ! Level1 [31:0] $end
$var wire 32 " Level2 [31:0] $end
$var wire 32 # busA [31:0] $end
$var wire 32 $ busSLL [31:0] $end
$var wire 32 % sel [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b10000000100000001000000010 $
b1000000010000000100000001 #
b1000000010000000100000001 "
b1000000010000000100000001 !
$end
#20
b100000001000000010000000100 !
b100000001000000010000000100 $
b10 %
#40
b1000000010000000100000001000 $
b11 %
#60
b10000000100000001000000010000 "
b10000000100000001000000010000 !
b10000000100000001000000010000 $
b100 %
#80
b100000001000000010000000100000 $
b101 %
#100
b1000000010000000100000001000000 !
b1000000010000000100000001000000 $
b110 %
#120
b10000000100000001000000010000000 $
b111 %
#140
b1111 %
#220
