INFO-FLOW: Workspace /home/chiaen/yanlun/template1/myproject_prj/solution1 opened at Thu Jun 27 23:43:05 CST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute   config_compile -name_max_length 60 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 60 
INFO: [XFORM 203-1161] The maximum of name length is set to 60.
Execute   set_part xcu50-fsvh2104-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2L-e 
Execute     create_platform xcu50-fsvh2104-2L-e -board  
DBG:HLSDevice: Trying to load device library: /home/xilinx2022/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /home/xilinx2022/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2L-e'
Command     create_platform done; 3.16 sec.
Execute     source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /home/xilinx2022/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xcu50-fsvh2104-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 60.
Command   set_part done; 3.29 sec.
Execute   create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute   cleanup_all 
