
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.424039                       # Number of seconds simulated
sim_ticks                                424039420000                       # Number of ticks simulated
final_tick                               924043089500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 290197                       # Simulator instruction rate (inst/s)
host_op_rate                                   290197                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41018271                       # Simulator tick rate (ticks/s)
host_mem_usage                                2341240                       # Number of bytes of host memory used
host_seconds                                 10337.82                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        18560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        42368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              60928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        18560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        18432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           18432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          290                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          662                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                288                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        43770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        99915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                143685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        43770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            43770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           43468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                43468                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           43468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        43770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        99915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               187152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         952                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                        288                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       952                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                      288                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      60928                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   18432                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                60928                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                18432                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  19                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 350                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  19                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  25                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                  11                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 145                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  44                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 110                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  34                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 40                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 18                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 23                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 66                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 10                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 22                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  18                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                  28                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  18                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  20                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  11                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                  13                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  20                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                  25                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                  36                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  24                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 32                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 10                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  2                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  6                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  6                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 19                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  423018770000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   952                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                  288                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          445                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    169.851685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.423332                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   518.594519                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65          303     68.09%     68.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129           76     17.08%     85.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193           25      5.62%     90.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257            9      2.02%     92.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321            9      2.02%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385            2      0.45%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577            2      0.45%     95.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641            2      0.45%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705            3      0.67%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769            1      0.22%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897            1      0.22%     97.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025            1      0.22%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089            1      0.22%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473            4      0.90%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537            1      0.22%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601            1      0.22%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729            1      0.22%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033            1      0.22%     99.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289            1      0.22%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8320-8321            1      0.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          445                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     11472750                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                34465250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    4760000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  18232500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     12051.21                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  19151.79                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                36202.99                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.14                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.04                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.14                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.04                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       6.80                       # Average write queue length over time
system.mem_ctrls.readRowHits                      733                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      50                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                17.36                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  341144169.35                       # Average gap between requests
system.membus.throughput                       187152                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 520                       # Transaction distribution
system.membus.trans_dist::ReadResp                520                       # Transaction distribution
system.membus.trans_dist::Writeback               288                       # Transaction distribution
system.membus.trans_dist::ReadExReq               432                       # Transaction distribution
system.membus.trans_dist::ReadExResp              432                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2192                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        79360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               79360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  79360                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             1772000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4512750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       307865350                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    175926981                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8012483                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    177724077                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       155530644                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     87.512422                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        54021070                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        20606                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            621186231                       # DTB read hits
system.switch_cpus.dtb.read_misses             923284                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        622109515                       # DTB read accesses
system.switch_cpus.dtb.write_hits           320343647                       # DTB write hits
system.switch_cpus.dtb.write_misses               913                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       320344560                       # DTB write accesses
system.switch_cpus.dtb.data_hits            941529878                       # DTB hits
system.switch_cpus.dtb.data_misses             924197                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        942454075                       # DTB accesses
system.switch_cpus.itb.fetch_hits           326017408                       # ITB hits
system.switch_cpus.itb.fetch_misses              7533                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       326024941                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles                848078848                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    331164522                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2387691259                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           307865350                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    209551714                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             419456500                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        35346287                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       69325006                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         6829                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        35344                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          137                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         326017408                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2961988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    847244730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.818184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.307706                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        427788230     50.49%     50.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20638768      2.44%     52.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         45056815      5.32%     58.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37291204      4.40%     62.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37353703      4.41%     67.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26234291      3.10%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         51388819      6.07%     76.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         35797132      4.23%     80.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        165695768     19.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    847244730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.363015                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.815412                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        350293624                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      54775409                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         395459584                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      19637616                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       27078496                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60728464                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        177968                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2359460659                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        437200                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       27078496                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        360117748                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        10508345                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2760367                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         405020964                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      41758809                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2333024749                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         46743                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         563205                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      36559293                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1645180667                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3067736382                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2068226842                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    999509540                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162864                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        169017775                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120548                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87161                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         116040063                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    638262932                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    326974874                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     18220921                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6669539                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2181939569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173730                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2136643787                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5609591                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    173447428                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     95467931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          955                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    847244730                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.521873                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.953804                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    157483269     18.59%     18.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    144438790     17.05%     35.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    147679396     17.43%     53.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    139574038     16.47%     69.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    115841071     13.67%     83.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     71603120      8.45%     91.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     45778029      5.40%     97.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     16700103      1.97%     99.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8146914      0.96%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    847244730                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           64805      0.08%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        172770      0.23%      0.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         85565      0.11%      0.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            10      0.00%      0.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     13599153     17.83%     18.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        575887      0.76%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       38963775     51.09%     70.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22799954     29.90%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     869350796     40.69%     40.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       587744      0.03%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154916154      7.25%     47.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40499252      1.90%     49.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7239840      0.34%     50.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    108613883      5.08%     55.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3869379      0.18%     55.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       226666      0.01%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    629658686     29.47%     84.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    321681387     15.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2136643787                       # Type of FU issued
system.switch_cpus.iq.rate                   2.519393                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            76261922                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035692                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3945267916                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1659647304                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1511196078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1257135898                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    696011762                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    593907475                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1569311910                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       643593799                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads    101002950                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     57640728                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses      2426162                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       103599                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     31325670                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1861                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          130                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       27078496                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1820766                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         65588                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2287454486                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3584294                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     638262932                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    326974874                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        87089                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          12999                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            95                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       103599                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5127258                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2975216                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8102474                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2118122034                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     622109616                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     18521750                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             105341187                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            942454223                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        288425904                       # Number of branches executed
system.switch_cpus.iew.exec_stores          320344607                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.497553                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2109129256                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2105103553                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1047869793                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1480322803                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.482203                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.707866                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    188044955                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7834587                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    820166234                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.559717                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.981268                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    302225175     36.85%     36.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    153468964     18.71%     55.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     73650679      8.98%     64.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     41841394      5.10%     69.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37584627      4.58%     74.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29109935      3.55%     77.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29768094      3.63%     81.40% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     21536820      2.63%     84.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    130980546     15.97%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    820166234                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099393359                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099393359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271395                       # Number of memory references committed
system.switch_cpus.commit.loads             580622191                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693124                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572041650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679454444                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233723                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     130980546                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2976606712                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4602006538                       # The number of ROB writes
system.switch_cpus.timesIdled                    1370                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  834118                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.424039                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.424039                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.358271                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.358271                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2281224253                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1046785917                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         628562144                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        505298155                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1947006                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1              3558                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               282                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.108582                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008606                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                  828480440                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                   51288207                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         1241948.748032                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         81815.000000                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1323763.748032                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  47                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  47                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 17627243.404255                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 1091238.446809                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.941703                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.058297                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1619.168902                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        13254                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        13254                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1        153972                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2         153972                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      1372870                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      1372870                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1            0                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                       314                       # number of replacements
system.l2.tags.tagsinuse                 28944.777908                       # Cycle average of tags in use
system.l2.tags.total_refs                    10835238                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     29289                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    369.942231                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    19200.382543                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   226.795192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    43.141502                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1738.906225                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7735.552446                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.585949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.006921                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.001317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.053067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.236070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.883325                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        37459                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      5496832                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 5534291                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          2301820                       # number of Writeback hits
system.l2.Writeback_hits::total               2301820                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       462163                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                462163                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         37459                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       5958995                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5996454                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        37459                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      5958995                       # number of overall hits
system.l2.overall_hits::total                 5996454                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          290                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          230                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   520                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data          432                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 432                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          290                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          662                       # number of demand (read+write) misses
system.l2.demand_misses::total                    952                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          290                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          662                       # number of overall misses
system.l2.overall_misses::total                   952                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     27880500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     14806750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        42687250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     23671000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23671000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     27880500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     38477750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         66358250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     27880500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     38477750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        66358250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        37749                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      5497062                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             5534811                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      2301820                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           2301820                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       462595                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            462595                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        37749                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5959657                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5997406                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        37749                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5959657                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5997406                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.007682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000042                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000094                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.000934                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000934                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.007682                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000111                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000159                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.007682                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000111                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000159                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 96139.655172                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 64377.173913                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 82090.865385                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 54793.981481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 54793.981481                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 96139.655172                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 58123.489426                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69704.044118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 96139.655172                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 58123.489426                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69704.044118                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  288                       # number of writebacks
system.l2.writebacks::total                       288                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          230                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              520                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          432                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            432                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          662                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               952                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          662                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              952                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     24551500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     12166250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     36717750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     18711000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     18711000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     24551500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     30877250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     55428750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     24551500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     30877250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     55428750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007682                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000042                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000094                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.000934                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000934                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.007682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000159                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.007682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000159                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 84660.344828                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 52896.739130                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 70611.057692                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 43312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43312.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 84660.344828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 46642.371601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 58223.476891                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 84660.344828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 46642.371601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 58223.476891                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1252596902                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            5534811                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           5534811                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          2301820                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           462595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          462595                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        75498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     14221134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              14296632                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2415936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    528734528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          531150464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             531150464                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         6451433000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56698485                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8939645497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1848086178                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 8499273.654017                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  8499273.654017                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             37749                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           807392792                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20823.583215                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   603.183613                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   420.816387                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.589046                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.410954                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    325979515                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       325979515                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    325979515                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        325979515                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    325979515                       # number of overall hits
system.cpu.icache.overall_hits::total       325979515                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        37888                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37888                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        37888                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37888                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        37888                       # number of overall misses
system.cpu.icache.overall_misses::total         37888                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    230557732                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    230557732                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    230557732                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    230557732                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    230557732                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    230557732                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    326017403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    326017403                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    326017403                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    326017403                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    326017403                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    326017403                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000116                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000116                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  6085.244193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  6085.244193                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  6085.244193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  6085.244193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  6085.244193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  6085.244193                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2112                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                68                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.058824                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          139                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        37749                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37749                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        37749                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37749                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        37749                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37749                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    144277012                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144277012                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    144277012                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144277012                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    144277012                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144277012                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3822.008848                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3822.008848                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3822.008848                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3822.008848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3822.008848                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3822.008848                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           80                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            4                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.078125                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.003906                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1          805809314                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           42548042                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 16899413.942716                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 936882.833613                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  17836296.776329                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          408                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          409                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 1975022.828431                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 104029.442543                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.949847                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.050153                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      59.737438                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         1632                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         1636                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1          849                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1        30159                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2        31084                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       385152                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       386096                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1     2.080882                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           5953797                       # number of replacements
system.cpu.dcache.tags.tagsinuse           944.682369                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           843755860                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5954755                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            141.694471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   842.646912                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   102.035457                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.822897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.099644                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.922541                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    509200731                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       509200731                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    294460753                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      294460753                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86278                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86278                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    803661484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        803661484                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    803661484                       # number of overall hits
system.cpu.dcache.overall_hits::total       803661484                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     10894294                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10894294                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1102171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1102171                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           23                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     11996465                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11996465                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     11996465                       # number of overall misses
system.cpu.dcache.overall_misses::total      11996465                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  52627575750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52627575750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5776448958                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5776448958                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       124000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  58404024708                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58404024708                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  58404024708                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58404024708                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    520095025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    520095025                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    815657949                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    815657949                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    815657949                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    815657949                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.020947                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020947                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.003729                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003729                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000267                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.014708                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014708                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.014708                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014708                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4830.746788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4830.746788                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  5240.973459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5240.973459                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5391.304348                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5391.304348                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4868.436219                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4868.436219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4868.436219                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4868.436219                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          214                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                56                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.821429                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2301820                       # number of writebacks
system.cpu.dcache.writebacks::total           2301820                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      5396171                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5396171                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       640642                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       640642                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           18                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      6036813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      6036813                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      6036813                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      6036813                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      5498123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      5498123                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       461529                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       461529                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5959652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5959652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5959652                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5959652                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  16938495250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  16938495250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1643739253                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1643739253                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  18582234503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18582234503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  18582234503                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18582234503                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.010571                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010571                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.007307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.007307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007307                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3080.777795                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3080.777795                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3561.508059                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3561.508059                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3118.006639                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3118.006639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3118.006639                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3118.006639                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
