// Seed: 3704693012
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    input wor id_3
    , id_5
);
  wire id_6 = 1'd0;
  wire id_7, id_8, id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    input tri id_2,
    output wor id_3,
    input wire id_4,
    input tri id_5,
    input tri1 id_6,
    output supply0 id_7,
    input tri0 id_8,
    output wire id_9,
    output uwire id_10,
    input uwire id_11,
    output uwire id_12
);
  wire id_14;
  id_15(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1)
  );
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4
  );
  wire id_16, id_17;
endmodule
