#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 26 01:02:05 2023
# Process ID: 17352
# Current directory: E:/Learning/ComputerOrganization/project/code/cs202-CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26272 E:\Learning\ComputerOrganization\project\code\cs202-CPU\project_1.xpr
# Log file: E:/Learning/ComputerOrganization/project/code/cs202-CPU/vivado.log
# Journal file: E:/Learning/ComputerOrganization/project/code/cs202-CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci] -no_script -reset -force -quiet
remove_files  -fileset cpuclk E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk/cpuclk.xci
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.4 -module_name cpuclk -dir e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {cpuclk} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {23} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {10} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {46.000} CONFIG.MMCM_CLKOUT0_DIVIDE_F {40.000} CONFIG.MMCM_CLKOUT1_DIVIDE {92} CONFIG.NUM_OUT_CLKS {2} CONFIG.CLKOUT1_JITTER {342.117} CONFIG.CLKOUT1_PHASE_ERROR {303.235} CONFIG.CLKOUT2_JITTER {391.228} CONFIG.CLKOUT2_PHASE_ERROR {303.235}] [get_ips cpuclk]
generate_target {instantiation_template} [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -reset -force -quiet
remove_files  -fileset uart_bmpg_0 E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci
file delete -force E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0
create_ip -name uart_bmpg -vendor SEU_CSE_507 -library user -version 1.3 -module_name uart_bmpg_0 -dir e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip
generate_target {instantiation_template} [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
catch { config_ip_cache -export [get_ips -all uart_bmpg_0] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci]
launch_runs -jobs 8 uart_bmpg_0_synth_1
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/uart_bmpg_0/uart_bmpg_0.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -reset -force -quiet
remove_files  -fileset RAM E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci
file delete -force E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name RAM -dir e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {RAM} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips RAM]
generate_target {instantiation_template} [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
launch_runs -jobs 8 RAM_synth_1
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -no_script -reset -force -quiet
remove_files  E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci
file delete -force E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name programrom -dir e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {programrom} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {16384} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Load_Init_File {true} CONFIG.Coe_File {E:/Learning/ComputerOrganization/uart-tools/uart-tools/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips programrom]
generate_target {instantiation_template} [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
catch { config_ip_cache -export [get_ips -all programrom] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci]
launch_runs -jobs 8 programrom_synth_1
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/programrom/programrom.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property -dict [list CONFIG.Fill_Remaining_Memory_Locations {true}] [get_ips RAM]
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/dmem32.coe}] [get_ips RAM]
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
set_property -dict [list CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips RAM]
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci]
catch { config_ip_cache -export [get_ips -all RAM] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -no_script -sync -force -quiet
reset_run RAM_synth_1
launch_runs -jobs 8 RAM_synth_1
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/RAM/RAM.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {18} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {49.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {55.000} CONFIG.MMCM_CLKOUT1_DIVIDE {99} CONFIG.CLKOUT1_JITTER {327.791} CONFIG.CLKOUT1_PHASE_ERROR {296.868} CONFIG.CLKOUT2_JITTER {359.525} CONFIG.CLKOUT2_PHASE_ERROR {296.868}] [get_ips cpuclk]
generate_target all [get_files  e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci]
catch { config_ip_cache -export [get_ips -all cpuclk] }
export_ip_user_files -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -no_script -sync -force -quiet
reset_run cpuclk_synth_1
launch_runs -jobs 8 cpuclk_synth_1
export_simulation -of_objects [get_files e:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.srcs/sources_1/ip/cpuclk_1/cpuclk.xci] -directory E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files -ipstatic_source_dir E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/modelsim} {questa=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/questa} {riviera=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/riviera} {activehdl=E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/Learning/ComputerOrganization/project/code/cs202-CPU/project_1.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
