verilog xil_defaultlib --include "../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/616d/hdl/verilog/acc1024_1024_mau_bkb.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/616d/hdl/verilog/acc1024_1024_mau_cud.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/616d/hdl/verilog/HLS_free_1_s.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/616d/hdl/verilog/HLS_malloc_1_s.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/616d/hdl/verilog/acc1024_1024_mau.v" \
"../../../bd/design_1/ip/design_1_acc1024_1024_mau_0_0/sim/design_1_acc1024_1024_mau_0_0.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_addhbi.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_addibs.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_budfYi.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_budg8j.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_grobkb.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_grodEe.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_marjbC.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_muxkbM.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta_shieOg.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/log_2_64bit.v" \
"../../../../test1024mau1024.srcs/sources_1/bd/design_1/ipshared/42fc/hdl/verilog/HTA1024_theta.v" \
"../../../bd/design_1/ip/design_1_HTA1024_theta_0_0/sim/design_1_HTA1024_theta_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
