A 3-to-8 decoder circuit with non-inverted outputs and a single active-high enable using logic gates.
Included a Verilog description for the design using structural modeling and a simulation test bench to test the decoder design.
