// Seed: 3238215798
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri id_4,
    output logic id_5
);
  always_comb begin : LABEL_0
    id_5 <= id_2;
  end
  wire id_7, id_8, id_9;
  assign module_1.id_8 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd5
) (
    output tri0 id_0,
    input wor _id_1,
    output logic id_2,
    input uwire id_3,
    output supply1 id_4,
    input wand id_5,
    input tri1 id_6
);
  supply0 id_8;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_0,
      id_6,
      id_2
  );
  logic id_9 = id_1;
  wire  id_10;
  assign id_4 = id_9;
  assign id_4 = id_5;
  logic id_11;
  assign id_11[id_1] = 1;
  logic id_12;
  ;
  initial assume (-1) $clog2(50);
  ;
  assign id_8 = 1;
  wire id_13;
  wire id_14, id_15, id_16, id_17;
  assign id_14 = -1;
  always id_2 <= id_13;
  logic id_18;
  assign id_10 = id_17;
endmodule
