\doxysection{uart\+\_\+rx Entity Reference}
\hypertarget{classuart__rx}{}\label{classuart__rx}\index{uart\_rx@{uart\_rx}}
Inheritance diagram for uart\+\_\+rx\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=6.000000cm]{d0/d43/classuart__rx}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classuart__rx_1_1behavioral}{uart\+\_\+rx.\+behavioral}} architecture
\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classuart__rx_a0a6af6eef40212dbaf130d57ce711256}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classuart__rx_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classuart__rx_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\item 
\mbox{\hyperlink{classuart__rx_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classuart__rx_ac809a502575df941b823c2b93a2ce447}{DBIT}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }}}
\begin{DoxyCompactList}\small\item\em Number of data bits. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classuart__rx_ae74a9b328cac9ecf06f54be731e2023c}{SB\+\_\+\+TICK}} {\bfseries {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }}}
\begin{DoxyCompactList}\small\item\em Number of ticks for stop bits. 16\+: 1 stop bit, 24\+: 1.\+5 stop bit, 32\+: 2 stop bits. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classuart__rx_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Clock input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classuart__rx_a108f6801ba4104063b9d5f9286194302}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Reset input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classuart__rx_aac0fac1729520eecb19e9bc8061bec84}{rx}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Serial data input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classuart__rx_a1c65b18b938fe10f12d04183444195f8}{s\+\_\+tick}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Sampling tick input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classuart__rx_a960d9e368b380b59c03b5debb92a6784}{rx\+\_\+done\+\_\+tick}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Flag indicating reception is done. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classuart__rx_a2bc0176254244b80e2399ad17f1f956d}{dout}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classuart__rx_ac809a502575df941b823c2b93a2ce447}{DBIT}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Parallel data output. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
UART Receiver Entity

The UART receiver entity is responsible for receiving serial data and converting it into parallel data. 

\doxysubsection{Member Data Documentation}
\Hypertarget{classuart__rx_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classuart__rx_ac7d2714e799fc3b1af36d5ebbc3c3564} 
\index{uart\_rx@{uart\_rx}!clock@{clock}}
\index{clock@{clock}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Clock input. 

\Hypertarget{classuart__rx_ac809a502575df941b823c2b93a2ce447}\label{classuart__rx_ac809a502575df941b823c2b93a2ce447} 
\index{uart\_rx@{uart\_rx}!DBIT@{DBIT}}
\index{DBIT@{DBIT}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{DBIT}{DBIT}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_ac809a502575df941b823c2b93a2ce447}{DBIT}} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}



Number of data bits. 

\Hypertarget{classuart__rx_a2bc0176254244b80e2399ad17f1f956d}\label{classuart__rx_a2bc0176254244b80e2399ad17f1f956d} 
\index{uart\_rx@{uart\_rx}!dout@{dout}}
\index{dout@{dout}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{dout}{dout}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_a2bc0176254244b80e2399ad17f1f956d}{dout}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \mbox{\hyperlink{classuart__rx_ac809a502575df941b823c2b93a2ce447}{DBIT}}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Parallel data output. 

\Hypertarget{classuart__rx_a0a6af6eef40212dbaf130d57ce711256}\label{classuart__rx_a0a6af6eef40212dbaf130d57ce711256} 
\index{uart\_rx@{uart\_rx}!ieee@{ieee}}
\index{ieee@{ieee}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_a0a6af6eef40212dbaf130d57ce711256}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classuart__rx_acb415f2e3abd505b8338da5b5bf9e2fb}\label{classuart__rx_acb415f2e3abd505b8338da5b5bf9e2fb} 
\index{uart\_rx@{uart\_rx}!math\_real@{math\_real}}
\index{math\_real@{math\_real}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{math\_real}{math\_real}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_acb415f2e3abd505b8338da5b5bf9e2fb}{math\+\_\+real}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classuart__rx_a2edc34402b573437d5f25fa90ba4013e}\label{classuart__rx_a2edc34402b573437d5f25fa90ba4013e} 
\index{uart\_rx@{uart\_rx}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classuart__rx_a108f6801ba4104063b9d5f9286194302}\label{classuart__rx_a108f6801ba4104063b9d5f9286194302} 
\index{uart\_rx@{uart\_rx}!reset@{reset}}
\index{reset@{reset}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_a108f6801ba4104063b9d5f9286194302}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Reset input. 

\Hypertarget{classuart__rx_aac0fac1729520eecb19e9bc8061bec84}\label{classuart__rx_aac0fac1729520eecb19e9bc8061bec84} 
\index{uart\_rx@{uart\_rx}!rx@{rx}}
\index{rx@{rx}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{rx}{rx}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_aac0fac1729520eecb19e9bc8061bec84}{rx}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Serial data input. 

\Hypertarget{classuart__rx_a960d9e368b380b59c03b5debb92a6784}\label{classuart__rx_a960d9e368b380b59c03b5debb92a6784} 
\index{uart\_rx@{uart\_rx}!rx\_done\_tick@{rx\_done\_tick}}
\index{rx\_done\_tick@{rx\_done\_tick}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{rx\_done\_tick}{rx\_done\_tick}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_a960d9e368b380b59c03b5debb92a6784}{rx\+\_\+done\+\_\+tick}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Flag indicating reception is done. 

\Hypertarget{classuart__rx_a1c65b18b938fe10f12d04183444195f8}\label{classuart__rx_a1c65b18b938fe10f12d04183444195f8} 
\index{uart\_rx@{uart\_rx}!s\_tick@{s\_tick}}
\index{s\_tick@{s\_tick}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{s\_tick}{s\_tick}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_a1c65b18b938fe10f12d04183444195f8}{s\+\_\+tick}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Sampling tick input. 

\Hypertarget{classuart__rx_ae74a9b328cac9ecf06f54be731e2023c}\label{classuart__rx_ae74a9b328cac9ecf06f54be731e2023c} 
\index{uart\_rx@{uart\_rx}!SB\_TICK@{SB\_TICK}}
\index{SB\_TICK@{SB\_TICK}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{SB\_TICK}{SB\_TICK}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_ae74a9b328cac9ecf06f54be731e2023c}{SB\+\_\+\+TICK}} {\bfseries \textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Generic]}}



Number of ticks for stop bits. 16\+: 1 stop bit, 24\+: 1.\+5 stop bit, 32\+: 2 stop bits. 

\Hypertarget{classuart__rx_acd03516902501cd1c7296a98e22c6fcb}\label{classuart__rx_acd03516902501cd1c7296a98e22c6fcb} 
\index{uart\_rx@{uart\_rx}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!uart\_rx@{uart\_rx}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classuart__rx_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/uart/\mbox{\hyperlink{uart__rx_8vhdl}{uart\+\_\+rx.\+vhdl}}\end{DoxyCompactItemize}
