// Seed: 3899813531
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2 != id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  assign id_4 = "";
  module_0(
      id_1, id_3, id_5, id_5, id_1, id_2, id_1
  );
  assign id_2 = 1;
  or (id_1, id_3, id_2, id_5);
endmodule
