<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: cov_work/report_cov_apb</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B>top<BR>

<B>Type name: </B>top<BR>

<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">Statement</TH>
<TH class="wht">Fsm</TH>
<TH class="wht">Fsm Covered</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range100"><A HREF="#_Blockcov">100.00%&nbsp;(17/17)</A></TD>
<TD class="range100"><A HREF="#_Expressioncov">100.00%&nbsp;(7/7)</A></TD>
<TD class="range60to64"><A HREF="#_Togglecov">63.91%&nbsp;(108/169)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">top</TD>

</TR>


</TABLE>
<A NAME="_Blockcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top<BR>
<B>Type name: </B>top<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v</A><BR><B>Number of covered blocks: </B>17 of 17<BR>
<B>Number of uncovered blocks: </B>0 of 17<BR>
<B>Number of excluded blocks: </B>0<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
1      1     116   code block           116    initial begin                  
1      2     119   code block           118    #5 pclk = ~pclk;               
1      3     122   code block           122    initial begin                  
1      4     129   code block           129    #15  presetn     = 1'b1;       
1      5     135   code block           135    #20  sys_ready_i = 1'b1;         // write A:0x12345678 D:0x9ABCDEF0 
1      6     140   code block           140    #20  sys_ready_i = 1'b0;       
1      7     142   code block           142    #20  sys_ready_i = 1'b1;         // write A:0x9ABCDEF0 D:0x12345678 
1      8     147   code block           147    #20  sys_ready_i = 1'b0;       
1      9     151   code block           151    #20  sys_ready_i = 1'b1;         // Read A:0x12345678 
1      10    156   code block           156    #20  sys_ready_i = 1'b0;       
1      11    158   code block           158    #20  sys_ready_i = 1'b1;         // Read A:0x9ABCDEF0 
1      12    163   code block           163    #20  sys_ready_i = 1'b0;       
1      13    168   code block           168    #20  sys_ready_i = 1'b1;       
1      14    173   code block           173    #40  sys_ready_i = 1'b0;       
1      15    175   code block           175    #20  sys_ready_i = 1'b1;       
1      16    180   code block           180    #20  sys_ready_i = 1'b0;       
1      17    182   code block           182    #20  sys_ready_i = 1'b0;       

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top<BR>
<B>Type name: </B>top<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v</A><BR><B>Number of covered expressions: </B>7 of 7<BR>
<B>Number of uncovered expressions: </B>0 of 7<BR>
<B>Number of excluded expressions: </B>0<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 100.00% (3/3) | 47     | (pready && (! pwrite))                             
2.1    | 100.00% (4/4) | 52     | ((psel && penable) && pready)                      

<B>index: </B><B>1.1</B><B> grade: </B><B>100.00% (3/3)</B><B> line: </B><B>47</B><B> source: </B><B>assign prdata  = (pready && !pwrite) ? sys_data_i : 32'h00000000;</B>

(pready && (! pwrite))<BR>
 <B><</B>-<B>1</B>--<B>></B>       <B><</B>-<B>2</B>--<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; 
-----------------------------------
1.1.1     | 1     | 1    | 1   0   
1.1.2     | 1     | 0    | -   1   
1.1.3     | 1     | 0    | 0   -   

<B>index: </B><B>2.1</B><B> grade: </B><B>100.00% (4/4)</B><B> line: </B><B>52</B><B> source: </B><B>assign pslverr = !(psel && penable && pready) ? 1'b0 : 1'b1;</B>

((psel && penable) && pready)<BR>
  <B><</B><B>1</B>-<B>></B>    <B><</B>--<B>2</B>--<B>></B>     <B><</B>-<B>3</B>--<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
-------------------------------- '&&'
2.1.1     | 1     | 0   -   -   
2.1.2     | 1     | -   0   -   
2.1.3     | 1     | -   -   0   
2.1.4     | 1     | 1   1   1   


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top<BR>
<B>Type name: </B>top<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v</A><BR><B>Number of covered signal bits: </B>108 of 169<BR>
<B>Number of uncovered signal bits: </B>61 of 169<BR>
<B>Number of excluded signal bits: </B>0<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>25 of 169<BR>
<B>Number of signal bits partially toggled(fall): </B>0 of 169<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
1          1          1          pclk                      
0          1          0          presetn                   
1          1          1          psel                      
1          1          1          penable                   
1          1          1          paddr[31]                 
0          0          0          paddr[30]                 
0          0          0          paddr[29]                 
0          1          0          paddr[28]                 
1          1          1          paddr[27]                 
0          0          0          paddr[26]                 
1          1          1          paddr[25]                 
0          1          0          paddr[24]                 
1          1          1          paddr[23]                 
0          0          0          paddr[22]                 
1          1          1          paddr[21]                 
0          1          0          paddr[20]                 
1          1          1          paddr[19]                 
1          1          1          paddr[18]                 
0          0          0          paddr[17]                 
0          1          0          paddr[16]                 
1          1          1          paddr[15]                 
1          1          1          paddr[14]                 
0          1          0          paddr[13]                 
1          1          1          paddr[12]                 
1          1          1          paddr[11]                 
1          1          1          paddr[10]                 
0          1          0          paddr[9]                  
0          0          0          paddr[8]                  
1          1          1          paddr[7]                  
1          1          1          paddr[6]                  
0          1          0          paddr[5]                  
1          1          1          paddr[4]                  
1          1          1          paddr[3]                  
0          0          0          paddr[2]                  
0          1          0          paddr[1]                  
0          0          0          paddr[0]                  
1          1          1          pwrite                    
1          1          1          pwdata[31]                
0          1          0          pwdata[30]                
0          0          0          pwdata[29]                
0          1          0          pwdata[28]                
1          1          1          pwdata[27]                
0          1          0          pwdata[26]                
1          1          1          pwdata[25]                
0          1          0          pwdata[24]                
1          1          1          pwdata[23]                
0          1          0          pwdata[22]                
1          1          1          pwdata[21]                
0          1          0          pwdata[20]                
1          1          1          pwdata[19]                
0          1          0          pwdata[18]                
0          0          0          pwdata[17]                
0          1          0          pwdata[16]                
1          1          1          pwdata[15]                
0          1          0          pwdata[14]                
0          1          0          pwdata[13]                
1          1          1          pwdata[12]                
1          1          1          pwdata[11]                
0          1          0          pwdata[10]                
0          1          0          pwdata[9]                 
0          0          0          pwdata[8]                 
1          1          1          pwdata[7]                 
0          1          0          pwdata[6]                 
0          1          0          pwdata[5]                 
1          1          1          pwdata[4]                 
1          1          1          pwdata[3]                 
0          1          0          pwdata[2]                 
0          1          0          pwdata[1]                 
0          0          0          pwdata[0]                 
1          1          1          prdata[31]                
0          0          0          prdata[30]                
0          0          0          prdata[29]                
1          1          1          prdata[28]                
1          1          1          prdata[27]                
0          0          0          prdata[26]                
1          1          1          prdata[25]                
0          0          0          prdata[24]                
1          1          1          prdata[23]                
0          0          0          prdata[22]                
1          1          1          prdata[21]                
1          1          1          prdata[20]                
1          1          1          prdata[19]                
1          1          1          prdata[18]                
0          0          0          prdata[17]                
0          0          0          prdata[16]                
1          1          1          prdata[15]                
1          1          1          prdata[14]                
0          0          0          prdata[13]                
1          1          1          prdata[12]                
1          1          1          prdata[11]                
1          1          1          prdata[10]                
1          1          1          prdata[9]                 
0          0          0          prdata[8]                 
1          1          1          prdata[7]                 
1          1          1          prdata[6]                 
1          1          1          prdata[5]                 
1          1          1          prdata[4]                 
1          1          1          prdata[3]                 
0          0          0          prdata[2]                 
0          0          0          prdata[1]                 
0          0          0          prdata[0]                 
1          1          1          pready                    
1          1          1          pslverr                   
1          1          1          sys_ready_i               
1          1          1          sys_addr_i[31]            
0          0          0          sys_addr_i[30]            
0          0          0          sys_addr_i[29]            
1          1          1          sys_addr_i[28]            
1          1          1          sys_addr_i[27]            
0          0          0          sys_addr_i[26]            
1          1          1          sys_addr_i[25]            
1          1          1          sys_addr_i[24]            
1          1          1          sys_addr_i[23]            
0          0          0          sys_addr_i[22]            
1          1          1          sys_addr_i[21]            
1          1          1          sys_addr_i[20]            
1          1          1          sys_addr_i[19]            
1          1          1          sys_addr_i[18]            
0          0          0          sys_addr_i[17]            
1          1          1          sys_addr_i[16]            
1          1          1          sys_addr_i[15]            
1          1          1          sys_addr_i[14]            
1          1          1          sys_addr_i[13]            
1          1          1          sys_addr_i[12]            
1          1          1          sys_addr_i[11]            
1          1          1          sys_addr_i[10]            
1          1          1          sys_addr_i[9]             
0          0          0          sys_addr_i[8]             
1          1          1          sys_addr_i[7]             
1          1          1          sys_addr_i[6]             
1          1          1          sys_addr_i[5]             
1          1          1          sys_addr_i[4]             
1          1          1          sys_addr_i[3]             
0          0          0          sys_addr_i[2]             
1          1          1          sys_addr_i[1]             
0          0          0          sys_addr_i[0]             
1          1          1          sys_data_i[31]            
1          1          1          sys_data_i[30]            
0          0          0          sys_data_i[29]            
1          1          1          sys_data_i[28]            
1          1          1          sys_data_i[27]            
1          1          1          sys_data_i[26]            
1          1          1          sys_data_i[25]            
1          1          1          sys_data_i[24]            
1          1          1          sys_data_i[23]            
1          1          1          sys_data_i[22]            
1          1          1          sys_data_i[21]            
1          1          1          sys_data_i[20]            
1          1          1          sys_data_i[19]            
1          1          1          sys_data_i[18]            
0          0          0          sys_data_i[17]            
1          1          1          sys_data_i[16]            
1          1          1          sys_data_i[15]            
1          1          1          sys_data_i[14]            
1          1          1          sys_data_i[13]            
1          1          1          sys_data_i[12]            
1          1          1          sys_data_i[11]            
1          1          1          sys_data_i[10]            
1          1          1          sys_data_i[9]             
0          0          0          sys_data_i[8]             
1          1          1          sys_data_i[7]             
1          1          1          sys_data_i[6]             
1          1          1          sys_data_i[5]             
1          1          1          sys_data_i[4]             
1          1          1          sys_data_i[3]             
1          1          1          sys_data_i[2]             
1          1          1          sys_data_i[1]             
0          0          0          sys_data_i[0]             
1          1          1          sys_write_i               

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top<BR>
<B>Type name: </B>top<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top<BR>
<B>Type name: </B>top<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v</A><BR><B>Number of covered assertions: </B>0 of 0<BR>
<B>Number of uncovered assertions: </B>0 of 0<BR>
<B>Number of excluded assertions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>top<BR>
<B>Type name: </B>top<BR>
<B>File name: </B><A HREF="/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v" TARGET="_blank">/home/grads/t/tscotti24/labs/lab-1-Ty700/examples/sim/top.v</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
