// Seed: 80979191
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri0 id_12 = 1;
  always id_8 <= id_9;
endmodule
module module_1;
  id_1 :
  assert property (@(id_1 or 1 + id_1) id_1)
  else;
  supply0 id_2 = 1;
  assign id_1 = 1;
  wire id_3;
  wire id_4;
  assign id_1 = id_2;
  reg id_5;
  always begin
    id_5 <= 1;
  end
  module_0(
      id_4, id_4, id_3, id_4, id_4, id_2, id_1, id_5, id_5, id_3, id_3
  );
endmodule
