Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 20:12:13 2023
| Host         : seshanpc running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.830ns  (required time - arrival time)
  Source:                 main/distance_calc/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            main/distance_calc/intermediate_subs_out_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        8.898ns  (logic 3.658ns (41.110%)  route 5.240ns (58.890%))
  Logic Levels:           15  (CARRY4=11 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.545     5.053    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X11Y69         FDRE                                         r  main/distance_calc/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_fdre_C_Q)         0.419     5.472 r  main/distance_calc/i_reg[1]/Q
                         net (fo=96, routed)          1.339     6.811    main/distance_calc/i[1]
    SLICE_X13Y62         LUT6 (Prop_lut6_I2_O)        0.299     7.110 r  main/distance_calc/intermediate_subs_out[7][3]_i_19/O
                         net (fo=1, routed)           0.000     7.110    main/distance_calc/intermediate_subs_out[7][3]_i_19_n_0
    SLICE_X13Y62         MUXF7 (Prop_muxf7_I1_O)      0.217     7.327 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_10/O
                         net (fo=4, routed)           1.307     8.633    main/distance_calc/intermediate_subs_out_reg[7][3]_i_10_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I1_O)        0.299     8.932 r  main/distance_calc/intermediate_subs_out[7][31]_i_55/O
                         net (fo=1, routed)           0.000     8.932    main/distance_calc/intermediate_subs_out[7][31]_i_55_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.482 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_40/CO[3]
                         net (fo=1, routed)           0.000     9.482    main/distance_calc/intermediate_subs_out_reg[7][31]_i_40_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.596 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.596    main/distance_calc/intermediate_subs_out_reg[7][31]_i_31_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.710 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.710    main/distance_calc/intermediate_subs_out_reg[7][31]_i_16_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.824 r  main/distance_calc/intermediate_subs_out_reg[7][31]_i_10/CO[3]
                         net (fo=31, routed)          1.016    10.841    main/distance_calc/p_0_in
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.150    10.991 r  main/distance_calc/intermediate_subs_out[7][3]_i_5/O
                         net (fo=1, routed)           0.000    10.991    main/distance_calc/p_1_in[0]
    SLICE_X4Y69          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483    11.474 r  main/distance_calc/intermediate_subs_out_reg[7][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.474    main/distance_calc/intermediate_subs_out_reg[7][3]_i_1_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.588 r  main/distance_calc/intermediate_subs_out_reg[7][7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.588    main/distance_calc/intermediate_subs_out_reg[7][7]_i_1_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.702 r  main/distance_calc/intermediate_subs_out_reg[7][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.702    main/distance_calc/intermediate_subs_out_reg[7][11]_i_1_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  main/distance_calc/intermediate_subs_out_reg[7][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.816    main/distance_calc/intermediate_subs_out_reg[7][15]_i_1_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.930 r  main/distance_calc/intermediate_subs_out_reg[7][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.930    main/distance_calc/intermediate_subs_out_reg[7][19]_i_1_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  main/distance_calc/intermediate_subs_out_reg[7][23]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.053    main/distance_calc/intermediate_subs_out_reg[7][23]_i_1_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.382 r  main/distance_calc/intermediate_subs_out_reg[7][27]_i_1/O[3]
                         net (fo=8, routed)           1.569    13.951    main/distance_calc/intermediate_subs_out0_in[27]
    SLICE_X12Y93         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=3250, routed)        1.440    14.769    main/distance_calc/clk_100mhz_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  main/distance_calc/intermediate_subs_out_reg[4][27]/C
                         clock pessimism              0.257    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X12Y93         FDRE (Setup_fdre_C_D)       -0.210    14.780    main/distance_calc/intermediate_subs_out_reg[4][27]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  0.830    




