$date
	Thu Jan  2 12:59:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module udptest $end
$var wire 1 ! z $end
$var reg 1 " x $end
$var reg 1 # y $end
$scope module uut $end
$var wire 1 " x $end
$var wire 1 # y $end
$var wire 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
1!
$end
#150
0!
1"
#210
1!
1#
#360
0!
0"
