<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="CSI Control Register 1"><title>imxrt_ral::csi::CSICR1 - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-1a91846b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.88.0 (6b00bc388 2025-06-23)" data-channel="1.88.0" data-search-js="search-f7877310.js" data-settings-js="settings-5514c975.js" ><script src="../../../static.files/storage-4e99c027.js"></script><script defer src="../sidebar-items.js"></script><script defer src="../../../static.files/main-7ef8a74a.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-893ab5e7.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-6580c154.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../imxrt_ral/index.html">imxrt_<wbr>ral</a><span class="version">0.6.0</span></h2></div><div class="sidebar-elems"><section id="rustdoc-toc"><h2 class="location"><a href="#">Module CSICR1</a></h2><h3><a href="#modules">Module Items</a></h3><ul class="block"><li><a href="#modules" title="Modules">Modules</a></li></ul></section><div id="rustdoc-modnav"><h2><a href="../index.html">In imxrt_<wbr>ral::<wbr>csi</a></h2></div></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><div class="rustdoc-breadcrumbs"><a href="../../index.html">imxrt_ral</a>::<wbr><a href="../index.html">csi</a></div><h1>Module <span>CSICR1</span><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><rustdoc-toolbar></rustdoc-toolbar><span class="sub-heading"><a class="src" href="../../../src/imxrt_ral/blocks/imxrt1052/csi.rs.html#38">Source</a> </span></div><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>CSI Control Register 1</p>
</div></details><h2 id="modules" class="section-header">Modules<a href="#modules" class="anchor">ยง</a></h2><dl class="item-table"><dt><a class="mod" href="CCIR_EN/index.html" title="mod imxrt_ral::csi::CSICR1::CCIR_EN">CCIR_EN</a></dt><dd>CCIR656 Interface Enable</dd><dt><a class="mod" href="CCIR_MODE/index.html" title="mod imxrt_ral::csi::CSICR1::CCIR_MODE">CCIR_<wbr>MODE</a></dt><dd>CCIR Mode Select</dd><dt><a class="mod" href="CLR_RXFIFO/index.html" title="mod imxrt_ral::csi::CSICR1::CLR_RXFIFO">CLR_<wbr>RXFIFO</a></dt><dd>Asynchronous RXFIFO Clear</dd><dt><a class="mod" href="CLR_STATFIFO/index.html" title="mod imxrt_ral::csi::CSICR1::CLR_STATFIFO">CLR_<wbr>STATFIFO</a></dt><dd>Asynchronous STATFIFO Clear</dd><dt><a class="mod" href="COF_INT_EN/index.html" title="mod imxrt_ral::csi::CSICR1::COF_INT_EN">COF_<wbr>INT_<wbr>EN</a></dt><dd>Change Of Image Field (COF) Interrupt Enable</dd><dt><a class="mod" href="EOF_INT_EN/index.html" title="mod imxrt_ral::csi::CSICR1::EOF_INT_EN">EOF_<wbr>INT_<wbr>EN</a></dt><dd>End-of-Frame Interrupt Enable. This bit enables and disables the EOF interrupt.</dd><dt><a class="mod" href="EXT_VSYNC/index.html" title="mod imxrt_ral::csi::CSICR1::EXT_VSYNC">EXT_<wbr>VSYNC</a></dt><dd>External VSYNC Enable</dd><dt><a class="mod" href="FB1_DMA_DONE_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::FB1_DMA_DONE_INTEN">FB1_<wbr>DMA_<wbr>DONE_<wbr>INTEN</a></dt><dd>Frame Buffer1 DMA Transfer Done Interrupt Enable</dd><dt><a class="mod" href="FB2_DMA_DONE_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::FB2_DMA_DONE_INTEN">FB2_<wbr>DMA_<wbr>DONE_<wbr>INTEN</a></dt><dd>Frame Buffer2 DMA Transfer Done Interrupt Enable</dd><dt><a class="mod" href="FCC/index.html" title="mod imxrt_ral::csi::CSICR1::FCC">FCC</a></dt><dd>FIFO Clear Control</dd><dt><a class="mod" href="GCLK_MODE/index.html" title="mod imxrt_ral::csi::CSICR1::GCLK_MODE">GCLK_<wbr>MODE</a></dt><dd>Gated Clock Mode Enable</dd><dt><a class="mod" href="HSYNC_POL/index.html" title="mod imxrt_ral::csi::CSICR1::HSYNC_POL">HSYNC_<wbr>POL</a></dt><dd>HSYNC Polarity Select</dd><dt><a class="mod" href="INV_DATA/index.html" title="mod imxrt_ral::csi::CSICR1::INV_DATA">INV_<wbr>DATA</a></dt><dd>Invert Data Input. This bit enables or disables internal inverters on the data lines.</dd><dt><a class="mod" href="INV_PCLK/index.html" title="mod imxrt_ral::csi::CSICR1::INV_PCLK">INV_<wbr>PCLK</a></dt><dd>Invert Pixel Clock Input</dd><dt><a class="mod" href="PACK_DIR/index.html" title="mod imxrt_ral::csi::CSICR1::PACK_DIR">PACK_<wbr>DIR</a></dt><dd>Data Packing Direction</dd><dt><a class="mod" href="PIXEL_BIT/index.html" title="mod imxrt_ral::csi::CSICR1::PIXEL_BIT">PIXEL_<wbr>BIT</a></dt><dd>Pixel Bit</dd><dt><a class="mod" href="PRP_IF_EN/index.html" title="mod imxrt_ral::csi::CSICR1::PRP_IF_EN">PRP_<wbr>IF_<wbr>EN</a></dt><dd>CSI-PrP Interface Enable</dd><dt><a class="mod" href="REDGE/index.html" title="mod imxrt_ral::csi::CSICR1::REDGE">REDGE</a></dt><dd>Valid Pixel Clock Edge Select</dd><dt><a class="mod" href="RF_OR_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::RF_OR_INTEN">RF_<wbr>OR_<wbr>INTEN</a></dt><dd>RxFIFO Overrun Interrupt Enable. This bit enables the RX FIFO overrun interrupt.</dd><dt><a class="mod" href="RXFF_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::RXFF_INTEN">RXFF_<wbr>INTEN</a></dt><dd>RxFIFO Full Interrupt Enable. This bit enables the RxFIFO full interrupt.</dd><dt><a class="mod" href="SFF_DMA_DONE_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::SFF_DMA_DONE_INTEN">SFF_<wbr>DMA_<wbr>DONE_<wbr>INTEN</a></dt><dd>STATFIFO DMA Transfer Done Interrupt Enable</dd><dt><a class="mod" href="SF_OR_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::SF_OR_INTEN">SF_<wbr>OR_<wbr>INTEN</a></dt><dd>STAT FIFO Overrun Interrupt Enable. This bit enables the STATFIFO overrun interrupt.</dd><dt><a class="mod" href="SOF_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::SOF_INTEN">SOF_<wbr>INTEN</a></dt><dd>Start Of Frame (SOF) Interrupt Enable. This bit enables the SOF interrupt.</dd><dt><a class="mod" href="SOF_POL/index.html" title="mod imxrt_ral::csi::CSICR1::SOF_POL">SOF_POL</a></dt><dd>SOF Interrupt Polarity. This bit controls the condition that generates an SOF interrupt.</dd><dt><a class="mod" href="STATFF_INTEN/index.html" title="mod imxrt_ral::csi::CSICR1::STATFF_INTEN">STATFF_<wbr>INTEN</a></dt><dd>STATFIFO Full Interrupt Enable. This bit enables the STAT FIFO interrupt.</dd><dt><a class="mod" href="SWAP16_EN/index.html" title="mod imxrt_ral::csi::CSICR1::SWAP16_EN">SWAP16_<wbr>EN</a></dt><dd>SWAP 16-Bit Enable</dd></dl></section></div></main></body></html>