# Compile of cpu_bram.v was successful.
# Compile of cpu_bram_d.v was successful.
# Compile of memory_tester.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim work.memory_tester -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -voptargs="+acc"
# vsim work.memory_tester -L C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf -voptargs=""+acc"" 
# Start time: 16:35:12 on Mar 16,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.memory_tester(fast)
# Loading work.cpu_bram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.cpu_bram_d(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast__1)
add wave -position insertpoint  \
sim:/memory_tester/aclr \
sim:/memory_tester/address \
sim:/memory_tester/byteena \
sim:/memory_tester/clock \
sim:/memory_tester/data \
sim:/memory_tester/rden \
sim:/memory_tester/wren \
sim:/memory_tester/q_mem1 \
sim:/memory_tester/q_mem2 \
sim:/memory_tester/i
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcobian  Hostname: WIN-8132  ProcessID: 14872
#           Attempting to use alternate WLF file "./wlftj4t2fw".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftj4t2fw
run -all
# ===== Begin Memory Tests =====
# [Addr 0] Wrote: 0xa0000000 | mem1=0xa0000000, mem2=0xa0000000
# [Addr 1] Wrote: 0xa0000001 | mem1=0xa0000001, mem2=0xa0000001
# [Addr 2] Wrote: 0xa0000002 | mem1=0xa0000002, mem2=0xa0000002
# [Addr 3] Wrote: 0xa0000003 | mem1=0xa0000003, mem2=0xa0000003
# [Addr 4] Wrote: 0xa0000004 | mem1=0xa0000004, mem2=0xa0000004
# Partial Write Test @ Address 0x000A:
#   Wrote 0xDEAD_BEEF with byteena=4'b0011 (low half only).
#   mem1 read = 0x0000beef
#   mem2 read = 0x0000beef
# Partial Write Test @ Address 0x000B:
#   Wrote 0x1234_ABCD with byteena=4'b1100 (upper half only).
#   mem1 read = 0x12340000
#   mem2 read = 0x12340000
# ===== All Tests Complete =====
# ** Note: $stop    : I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv(156)
#    Time: 320 ns  Iteration: 0  Instance: /memory_tester
# Break in Module memory_tester at I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv line 156
# Compile of memory_tester.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.memory_tester(fast)
# Loading work.cpu_bram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.cpu_bram_d(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast__1)
run -all
# ===== Begin Memory Tests =====
# [Addr 0] Wrote: 0xa0000000 | mem1=0xa0000000, mem2=0xa0000000
# [Addr 1] Wrote: 0xa0000001 | mem1=0xa0000001, mem2=0xa0000001
# [Addr 2] Wrote: 0xa0000002 | mem1=0xa0000002, mem2=0xa0000002
# [Addr 3] Wrote: 0xa0000003 | mem1=0xa0000003, mem2=0xa0000003
# [Addr 4] Wrote: 0xa0000004 | mem1=0xa0000004, mem2=0xa0000004
# Partial Write Test @ Address 0x000A:
#   Wrote 0xDEAD_BEEF with byteena=4'b0011 (low half only).
#   mem1 read = 0xa0000004
#   mem2 read = 0x00000000
#   ** ERROR: mem1 != mem2 in partial write test **
# Partial Write Test @ Address 0x000B:
#   Wrote 0x1234_ABCD with byteena=4'b1100 (upper half only).
#   mem1 read = 0x12340000
#   mem2 read = 0x12340000
# ===== All Tests Complete =====
# ** Note: $stop    : I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv(156)
#    Time: 320 ns  Iteration: 0  Instance: /memory_tester
# Break in Module memory_tester at I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv line 156
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.memory_tester(fast)
# Loading work.cpu_bram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.cpu_bram_d(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast__1)
# Compile of memory_tester.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.memory_tester(fast)
# Loading work.cpu_bram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.cpu_bram_d(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast__1)
run -all
# ===== Begin Memory Tests =====
# [Addr 0] Wrote: 0xa0000000 | mem1=0xa0000000, mem2=0xa0000000
# [Addr 1] Wrote: 0xa0000001 | mem1=0xa0000001, mem2=0xa0000001
# [Addr 2] Wrote: 0xa0000002 | mem1=0xa0000002, mem2=0xa0000002
# [Addr 3] Wrote: 0xa0000003 | mem1=0xa0000003, mem2=0xa0000003
# [Addr 4] Wrote: 0xa0000004 | mem1=0xa0000004, mem2=0xa0000004
# Partial Write Test @ Address 0x000A:
#   Wrote 0xDEAD_BEEF with byteena=4'b0011 (low half only).
#   mem1 read = 0xa0000004
#   mem2 read = 0x00000000
#   ** ERROR: mem1 != mem2 in partial write test **
# Partial Write Test @ Address 0x000B:
#   Wrote 0x1234_ABCD with byteena=4'b1100 (upper half only).
#   mem1 read = 0x12340000
#   mem2 read = 0x12340000
# ===== All Tests Complete =====
# ** Note: $stop    : I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv(158)
#    Time: 320 ns  Iteration: 0  Instance: /memory_tester
# Break in Module memory_tester at I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv line 158
# Compile of memory_tester.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.memory_tester(fast)
# Loading work.cpu_bram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.cpu_bram_d(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast__1)
run -all
# ===== Begin Memory Tests =====
# [Addr 0] Wrote: 0xa0000000 | mem1=0xa0000000, mem2=0xa0000000
# [Addr 1] Wrote: 0xa0000001 | mem1=0xa0000001, mem2=0xa0000001
# [Addr 2] Wrote: 0xa0000002 | mem1=0xa0000002, mem2=0xa0000002
# [Addr 3] Wrote: 0xa0000003 | mem1=0xa0000003, mem2=0xa0000003
# [Addr 4] Wrote: 0xa0000004 | mem1=0xa0000004, mem2=0xa0000004
# Partial Write Test @ Address 0x000A:
#   Wrote 0xDEAD_BEEF with byteena=4'b0011 (low half only).
#   mem1 read = 0xdeadbeef
#   mem2 read = 0x00000000
#   ** ERROR: mem1 != mem2 in partial write test **
# Partial Write Test @ Address 0x000B:
#   Wrote 0x1234_ABCD with byteena=4'b1100 (upper half only).
#   mem1 read = 0x12340000
#   mem2 read = 0x12340000
# ===== All Tests Complete =====
# ** Note: $stop    : I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv(158)
#    Time: 320 ns  Iteration: 0  Instance: /memory_tester
# Break in Module memory_tester at I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv line 158
# Compile of memory_tester.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.memory_tester(fast)
# Loading work.cpu_bram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.cpu_bram_d(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast__1)
run -all
# ===== Begin Memory Tests =====
# [Addr 0] Wrote: 0xa0000000 | mem1=0x00000000, mem2=0xa0000000
#   ** ERROR: mem1 != mem2 at address 0 **
# [Addr 1] Wrote: 0xa0000001 | mem1=0xa0000000, mem2=0xa0000001
#   ** ERROR: mem1 != mem2 at address 1 **
# [Addr 2] Wrote: 0xa0000002 | mem1=0xa0000001, mem2=0xa0000002
#   ** ERROR: mem1 != mem2 at address 2 **
# [Addr 3] Wrote: 0xa0000003 | mem1=0xa0000002, mem2=0xa0000003
#   ** ERROR: mem1 != mem2 at address 3 **
# [Addr 4] Wrote: 0xa0000004 | mem1=0xa0000003, mem2=0xa0000004
#   ** ERROR: mem1 != mem2 at address 4 **
# Partial Write Test @ Address 0x000A:
#   Wrote 0xDEAD_BEEF with byteena=4'b0011 (low half only).
#   mem1 read = 0xa0000004
#   mem2 read = 0x00000000
#   ** ERROR: mem1 != mem2 in partial write test **
# Partial Write Test @ Address 0x000B:
#   Wrote 0x1234_ABCD with byteena=4'b1100 (upper half only).
#   mem1 read = 0xdeadbeef
#   mem2 read = 0x12340000
#   ** ERROR: mem1 != mem2 in partial write test (upper half) **
# ===== All Tests Complete =====
# ** Note: $stop    : I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv(165)
#    Time: 315 ns  Iteration: 1  Instance: /memory_tester
# Break in Module memory_tester at I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv line 165
restart
# Compile of memory_tester.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.memory_tester(fast)
# Loading work.cpu_bram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.cpu_bram_d(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast__1)
run -all
# ===== Begin Memory Tests =====
# [Addr 0] Wrote: 0xa0000000 | mem1=0xa0000000, mem2=0xa0000000
# [Addr 1] Wrote: 0xa0000001 | mem1=0xa0000001, mem2=0xa0000001
# [Addr 2] Wrote: 0xa0000002 | mem1=0xa0000002, mem2=0xa0000002
# [Addr 3] Wrote: 0xa0000003 | mem1=0xa0000003, mem2=0xa0000003
# [Addr 4] Wrote: 0xa0000004 | mem1=0xa0000004, mem2=0xa0000004
# Partial Write Test @ Address 0x000A:
#   Wrote 0xDEAD_BEEF with byteena=4'b0011 (low half only).
#   mem1 read = 0xdeadbeef
#   mem2 read = 0x00000000
#   ** ERROR: mem1 != mem2 in partial write test **
# Partial Write Test @ Address 0x000B:
#   Wrote 0x1234_ABCD with byteena=4'b1100 (upper half only).
#   mem1 read = 0x12340000
#   mem2 read = 0x12340000
# ===== All Tests Complete =====
# ** Note: $stop    : I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv(165)
#    Time: 320 ns  Iteration: 0  Instance: /memory_tester
# Break in Module memory_tester at I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv line 165
# Compile of memory_tester.sv was successful.
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.memory_tester(fast)
# Loading work.cpu_bram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_DEVICE_FAMILIES(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.ALTERA_MF_MEMORY_INITIALIZATION(fast)
# Loading work.cpu_bram_d(fast)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram(fast__1)
# Loading C:/intelFPGA_lite/23.1std/questa_fse/intel/verilog/altera_mf.altsyncram_body(fast__1)
run -all
# ===== Begin Memory Tests =====
# [Addr 0] Wrote: 0xa0000000 | mem1=0x00000000, mem2=0xa0000000
#   ** ERROR: mem1 != mem2 at address 0 **
# [Addr 1] Wrote: 0xa0000001 | mem1=0xa0000000, mem2=0xa0000001
#   ** ERROR: mem1 != mem2 at address 1 **
# [Addr 2] Wrote: 0xa0000002 | mem1=0xa0000001, mem2=0xa0000002
#   ** ERROR: mem1 != mem2 at address 2 **
# [Addr 3] Wrote: 0xa0000003 | mem1=0xa0000002, mem2=0xa0000003
#   ** ERROR: mem1 != mem2 at address 3 **
# [Addr 4] Wrote: 0xa0000004 | mem1=0xa0000003, mem2=0xa0000004
#   ** ERROR: mem1 != mem2 at address 4 **
# Partial Write Test @ Address 0x000A:
#   Wrote 0xDEAD_BEEF with byteena=4'b0011 (low half only).
#   mem1 read = 0xdeadbeef
#   mem2 read = 0x00000000
#   ** ERROR: mem1 != mem2 in partial write test **
# Partial Write Test @ Address 0x000B:
#   Wrote 0x1234_ABCD with byteena=4'b1100 (upper half only).
#   mem1 read = 0x12340000
#   mem2 read = 0x12340000
# ===== All Tests Complete =====
# ** Note: $stop    : I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv(165)
#    Time: 220 ns  Iteration: 0  Instance: /memory_tester
# Break in Module memory_tester at I:/ece554/Battleship/Verilog/processor/Memory/Testing/Memory_testing/memory_tester.sv line 165
quit -sim
# End time: 18:11:54 on Mar 16,2025, Elapsed time: 1:36:42
# Errors: 0, Warnings: 2
