// Seed: 3339494940
module module_0 #(
    parameter id_20 = 32'd17,
    parameter id_40 = 32'd97
) (
    input wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input supply0 id_4
);
  assign id_2 = -1 <= id_0;
  logic id_6 = 1;
  wire  id_7;
  assign id_2 = 1'b0;
  always @(-1'b0 or negedge 1) $signed(24);
  ;
  assign id_6 = -1;
  bit
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      _id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      _id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48;
  assign module_1.id_2 = 0;
  wire id_49;
  ;
  wire [-1 'b0 : id_40] id_50;
  wire id_51;
  always_latch @(posedge !id_12 >= id_7 or posedge id_32) begin : LABEL_0
    if (1) disable id_52;
    else id_12 <= id_43;
  end
  wire [-1 : id_20] id_53;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wire id_4,
    output wire id_5,
    input supply1 id_6,
    inout tri1 id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    output tri0 id_11,
    input tri1 id_12
    , id_15,
    input tri id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_2,
      id_10,
      id_13
  );
  wire id_17;
endmodule
