// Seed: 2998838319
module module_0 #(
    parameter id_5 = 32'd26
) (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2
    , _id_5,
    output tri id_3
);
  assign id_5 = id_0;
  wire [-1 : id_5] id_6;
  wire id_7;
  ;
  assign module_1.id_1 = 0;
  wire id_8;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    output logic id_5
);
  assign id_0 = -1'b0;
  always @(id_3 - id_3 or posedge 1'b0) begin : LABEL_0
    id_5 = -1;
    integer id_7;
    id_0 <= "";
    id_0 <= id_4;
    disable id_8;
  end
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_1
  );
endmodule
