

================================================================
== Vivado HLS Report for 'k2c_dense_3'
================================================================
* Date:           Wed Apr 24 12:32:25 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Group_5
* Solution:       Resource_optimized
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.609|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |                              |                   |  Latency  |  Interval | Pipeline|
        |           Instance           |       Module      | min | max | min | max |   Type  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_fu_191            |k2c_dot            |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_affine_matmul_fu_215  |k2c_affine_matmul  |    ?|    ?|    ?|    ?|   none  |
        +------------------------------+-------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1  |    ?|    ?|         8|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	15  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / (tmp_i)
	12  / (!tmp_i)
4 --> 
	5  / (!exitcond_i)
	3  / (exitcond_i)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	4  / true
12 --> 
	13  / (!tmp & !exitcond4)
	17  / (tmp & !exitcond1)
13 --> 
	14  / true
14 --> 
	12  / true
15 --> 
	16  / true
16 --> 
	12  / true
17 --> 
	18  / true
18 --> 
	12  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.99>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_dim)"   --->   Operation 19 'read' 'kernel_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 20 'read' 'input_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_dim_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_dim)"   --->   Operation 21 'read' 'input_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%output_numel_read_1 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)"   --->   Operation 22 'read' 'output_numel_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'input_shape_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %input_dim_read, 3" [Group_5/sample.c:1985]   --->   Operation 24 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %3" [Group_5/sample.c:1985]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.99ns)   --->   "%tmp_s = add i64 %input_dim_read, -1" [Group_5/sample.c:2014]   --->   Operation 26 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dense_13_kernel_nume_1 = load i64* @dense_13_kernel_nume, align 8" [Group_5/sample.c:2020]   --->   Operation 27 'load' 'dense_13_kernel_nume_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot([128 x float]* @dense_13_output_arra, [128 x float]* %input_array, i64 %input_dim_read, i64 %input_numel_read_1, [5 x i64]* %input_shape, i64 %kernel_dim_read, i64 %dense_13_kernel_nume_1, i64 %tmp_s)" [Group_5/sample.c:2020]   --->   Operation 28 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_50 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_dim_read, i32 1, i32 63)" [Group_5/sample.c:1987]   --->   Operation 29 'partselect' 'tmp_50' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.34ns)   --->   "%icmp = icmp ne i63 %tmp_50, 0" [Group_5/sample.c:1987]   --->   Operation 30 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [2/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5/sample.c:1988]   --->   Operation 31 'load' 'outrows' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 32 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot([128 x float]* @dense_13_output_arra, [128 x float]* %input_array, i64 %input_dim_read, i64 %input_numel_read_1, [5 x i64]* %input_shape, i64 %kernel_dim_read, i64 %dense_13_kernel_nume_1, i64 %tmp_s)" [Group_5/sample.c:2020]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dense_13_bias_numel_s = load i64* @dense_13_bias_numel, align 8" [Group_5/sample.c:2025]   --->   Operation 33 'load' 'dense_13_bias_numel_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.35ns)   --->   "br label %4" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%i_i = phi i64 [ 0, %3 ], [ %i_29, %6 ]"   --->   Operation 35 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (2.34ns)   --->   "%tmp_i = icmp ult i64 %i_i, %output_numel_read_1" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 36 'icmp' 'tmp_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %.preheader2.preheader" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.35ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 38 'br' <Predicate = (tmp_i)> <Delay = 1.35>
ST_3 : Operation 39 [1/1] (1.35ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 39 'br' <Predicate = (!tmp_i)> <Delay = 1.35>

State 4 <SV = 3> <Delay = 4.50>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%j_i = phi i64 [ %j, %5 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 40 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i64 %j_i to i9" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 41 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.34ns)   --->   "%exitcond_i = icmp eq i64 %j_i, %dense_13_bias_numel_s" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 42 'icmp' 'exitcond_i' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (2.99ns)   --->   "%j = add i64 1, %j_i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %6, label %5" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%dense_13_bias_array_s = getelementptr [128 x float]* @dense_13_bias_array, i64 0, i64 %j_i" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 45 'getelementptr' 'dense_13_bias_array_s' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 46 [2/2] (2.77ns)   --->   "%dense_13_bias_array_1 = load float* %dense_13_bias_array_s, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 46 'load' 'dense_13_bias_array_1' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_54 = trunc i64 %i_i to i9" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 47 'trunc' 'tmp_54' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.73ns)   --->   "%sum_i = add i9 %tmp_54, %tmp_53" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 48 'add' 'sum_i' <Predicate = (!exitcond_i)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i9 %sum_i to i64" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 49 'zext' 'sum_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%dense_13_output_arra_4 = getelementptr [128 x float]* @dense_13_output_arra, i64 0, i64 %sum_i_cast" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 50 'getelementptr' 'dense_13_output_arra_4' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.77ns)   --->   "%dense_13_output_arra_5 = load float* %dense_13_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 51 'load' 'dense_13_output_arra_5' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_4 : Operation 52 [1/1] (2.99ns)   --->   "%i_29 = add i64 %dense_13_bias_numel_s, %i_i" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 52 'add' 'i_29' <Predicate = (exitcond_i)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %4" [Group_5/sample.c:1767->Group_5/sample.c:2025]   --->   Operation 53 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 54 [1/2] (2.77ns)   --->   "%dense_13_bias_array_1 = load float* %dense_13_bias_array_s, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 54 'load' 'dense_13_bias_array_1' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 128> <ROM>
ST_5 : Operation 55 [1/2] (2.77ns)   --->   "%dense_13_output_arra_5 = load float* %dense_13_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 55 'load' 'dense_13_output_arra_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 6 <SV = 5> <Delay = 6.51>
ST_6 : Operation 56 [5/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 56 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.51>
ST_7 : Operation 57 [4/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 57 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.51>
ST_8 : Operation 58 [3/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 58 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.51>
ST_9 : Operation 59 [2/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 59 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.51>
ST_10 : Operation 60 [1/5] (6.51ns)   --->   "%tmp_i_13 = fadd float %dense_13_output_arra_5, %dense_13_bias_array_1" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 60 'fadd' 'tmp_i_13' <Predicate = true> <Delay = 6.51> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 6.51> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.77>
ST_11 : Operation 61 [1/1] (2.77ns)   --->   "store float %tmp_i_13, float* %dense_13_output_arra_4, align 4" [Group_5/sample.c:1770->Group_5/sample.c:2025]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader.i" [Group_5/sample.c:1768->Group_5/sample.c:2025]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 2.99>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%i_2 = phi i64 [ %i_30, %._crit_edge8 ], [ 0, %.preheader2.preheader ]"   --->   Operation 63 'phi' 'i_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (2.34ns)   --->   "%exitcond4 = icmp eq i64 %i_2, %output_numel_read_1" [Group_5/sample.c:2029]   --->   Operation 64 'icmp' 'exitcond4' <Predicate = (!tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 65 [1/1] (2.99ns)   --->   "%i_30 = add i64 %i_2, 1" [Group_5/sample.c:2029]   --->   Operation 65 'add' 'i_30' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit4.loopexit, label %7" [Group_5/sample.c:2029]   --->   Operation 66 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%dense_13_output_arra_6 = getelementptr [128 x float]* @dense_13_output_arra, i64 0, i64 %i_2" [Group_5/sample.c:2030]   --->   Operation 67 'getelementptr' 'dense_13_output_arra_6' <Predicate = (!tmp & !exitcond4)> <Delay = 0.00>
ST_12 : Operation 68 [2/2] (2.77ns)   --->   "%dense_13_output_arra_7 = load float* %dense_13_output_arra_6, align 4" [Group_5/sample.c:2030]   --->   Operation 68 'load' 'dense_13_output_arra_7' <Predicate = (!tmp & !exitcond4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 69 'br' <Predicate = (!tmp & exitcond4)> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%i = phi i64 [ %i_28, %._crit_edge7 ], [ 0, %_ifconv ]"   --->   Operation 70 'phi' 'i' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i, %tmp_51" [Group_5/sample.c:2000]   --->   Operation 71 'icmp' 'exitcond1' <Predicate = (tmp)> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 72 [1/1] (2.99ns)   --->   "%i_28 = add i64 %i, 1" [Group_5/sample.c:2000]   --->   Operation 72 'add' 'i_28' <Predicate = (tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit4.loopexit9, label %1" [Group_5/sample.c:2000]   --->   Operation 73 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%dense_13_output_arra_1 = getelementptr [128 x float]* @dense_13_output_arra, i64 0, i64 %i" [Group_5/sample.c:2001]   --->   Operation 74 'getelementptr' 'dense_13_output_arra_1' <Predicate = (tmp & !exitcond1)> <Delay = 0.00>
ST_12 : Operation 75 [2/2] (2.77ns)   --->   "%dense_13_output_arra_2 = load float* %dense_13_output_arra_1, align 4" [Group_5/sample.c:2001]   --->   Operation 75 'load' 'dense_13_output_arra_2' <Predicate = (tmp & !exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "br label %.loopexit4"   --->   Operation 76 'br' <Predicate = (tmp & exitcond1)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [Group_5/sample.c:2042]   --->   Operation 77 'ret' <Predicate = (!tmp & exitcond4) | (tmp & exitcond1)> <Delay = 0.00>

State 13 <SV = 4> <Delay = 8.08>
ST_13 : Operation 78 [1/2] (2.77ns)   --->   "%dense_13_output_arra_7 = load float* %dense_13_output_arra_6, align 4" [Group_5/sample.c:2030]   --->   Operation 78 'load' 'dense_13_output_arra_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_13 : Operation 79 [1/1] (0.00ns)   --->   "%dense_13_output_arra_8 = bitcast float %dense_13_output_arra_7 to i32" [Group_5/sample.c:2030]   --->   Operation 79 'bitcast' 'dense_13_output_arra_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_13_output_arra_8, i32 23, i32 30)" [Group_5/sample.c:2030]   --->   Operation 80 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i32 %dense_13_output_arra_8 to i23" [Group_5/sample.c:2030]   --->   Operation 81 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (1.24ns)   --->   "%notlhs = icmp ne i8 %tmp_6, -1" [Group_5/sample.c:2030]   --->   Operation 82 'icmp' 'notlhs' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 83 [1/1] (2.03ns)   --->   "%notrhs = icmp eq i23 %tmp_55, 0" [Group_5/sample.c:2030]   --->   Operation 83 'icmp' 'notrhs' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [1/1] (5.30ns)   --->   "%tmp_8 = fcmp ole float %dense_13_output_arra_7, 0.000000e+00" [Group_5/sample.c:2030]   --->   Operation 84 'fcmp' 'tmp_8' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 2.77>
ST_14 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node tmp_9)   --->   "%tmp_7 = or i1 %notrhs, %notlhs" [Group_5/sample.c:2030]   --->   Operation 85 'or' 'tmp_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_9 = and i1 %tmp_7, %tmp_8" [Group_5/sample.c:2030]   --->   Operation 86 'and' 'tmp_9' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %8, label %._crit_edge8" [Group_5/sample.c:2030]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_6, align 4" [Group_5/sample.c:2031]   --->   Operation 88 'store' <Predicate = (tmp_9)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_14 : Operation 89 [1/1] (0.00ns)   --->   "br label %._crit_edge8" [Group_5/sample.c:2032]   --->   Operation 89 'br' <Predicate = (tmp_9)> <Delay = 0.00>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "br label %.preheader2" [Group_5/sample.c:2029]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 1> <Delay = 2.58>
ST_15 : Operation 91 [1/2] (1.75ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [Group_5/sample.c:1988]   --->   Operation 91 'load' 'outrows' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_15 : Operation 92 [1/1] (0.83ns)   --->   "%outrows1 = select i1 %icmp, i64 %outrows, i64 1" [Group_5/sample.c:1987]   --->   Operation 92 'select' 'outrows1' <Predicate = true> <Delay = 0.83> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 93 [2/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([128 x float]* @dense_13_output_arra, [128 x float]* %input_array, [2560 x float]* @dense_13_kernel_arra, [128 x float]* @dense_13_bias_array, i64 %outrows1)" [Group_5/sample.c:1996]   --->   Operation 93 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 2> <Delay = 1.35>
ST_16 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @k2c_affine_matmul([128 x float]* @dense_13_output_arra, [128 x float]* %input_array, [2560 x float]* @dense_13_kernel_arra, [128 x float]* @dense_13_bias_array, i64 %outrows1)" [Group_5/sample.c:1996]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_51 = shl i64 %outrows1, 7" [Group_5/sample.c:2000]   --->   Operation 95 'shl' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 96 [1/1] (1.35ns)   --->   "br label %.preheader7" [Group_5/sample.c:1998]   --->   Operation 96 'br' <Predicate = true> <Delay = 1.35>

State 17 <SV = 4> <Delay = 8.08>
ST_17 : Operation 97 [1/2] (2.77ns)   --->   "%dense_13_output_arra_2 = load float* %dense_13_output_arra_1, align 4" [Group_5/sample.c:2001]   --->   Operation 97 'load' 'dense_13_output_arra_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%dense_13_output_arra_3 = bitcast float %dense_13_output_arra_2 to i32" [Group_5/sample.c:2001]   --->   Operation 98 'bitcast' 'dense_13_output_arra_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %dense_13_output_arra_3, i32 23, i32 30)" [Group_5/sample.c:2001]   --->   Operation 99 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i32 %dense_13_output_arra_3 to i23" [Group_5/sample.c:2001]   --->   Operation 100 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (1.24ns)   --->   "%notlhs2 = icmp ne i8 %tmp_2, -1" [Group_5/sample.c:2001]   --->   Operation 101 'icmp' 'notlhs2' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/1] (2.03ns)   --->   "%notrhs3 = icmp eq i23 %tmp_52, 0" [Group_5/sample.c:2001]   --->   Operation 102 'icmp' 'notrhs3' <Predicate = true> <Delay = 2.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 103 [1/1] (5.30ns)   --->   "%tmp_4 = fcmp ole float %dense_13_output_arra_2, 0.000000e+00" [Group_5/sample.c:2001]   --->   Operation 103 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.30> <Core = "FCmp">   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 5.30> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 5> <Delay = 2.77>
ST_18 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tmp_5)   --->   "%tmp_3 = or i1 %notrhs3, %notlhs2" [Group_5/sample.c:2001]   --->   Operation 104 'or' 'tmp_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 105 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_5 = and i1 %tmp_3, %tmp_4" [Group_5/sample.c:2001]   --->   Operation 105 'and' 'tmp_5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %2, label %._crit_edge7" [Group_5/sample.c:2001]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (2.77ns)   --->   "store float 0.000000e+00, float* %dense_13_output_arra_1, align 4" [Group_5/sample.c:2002]   --->   Operation 107 'store' <Predicate = (tmp_5)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "br label %._crit_edge7" [Group_5/sample.c:2003]   --->   Operation 108 'br' <Predicate = (tmp_5)> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader7" [Group_5/sample.c:2000]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ input_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_13_output_arra]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_arra]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ dense_13_bias_array]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_kernel_nume]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
Port [ dense_13_kernel_shap]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dense_13_fwork]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ dense_13_bias_numel]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_dim_read        (read         ) [ 0010000000000000000]
input_numel_read_1     (read         ) [ 0010000000000000000]
input_dim_read         (read         ) [ 0010000000000000000]
output_numel_read_1    (read         ) [ 0011111111111111111]
input_shape_addr       (getelementptr) [ 0000000000000001000]
tmp                    (icmp         ) [ 0111111111111111111]
StgValue_25            (br           ) [ 0000000000000000000]
tmp_s                  (add          ) [ 0010000000000000000]
dense_13_kernel_nume_1 (load         ) [ 0010000000000000000]
tmp_50                 (partselect   ) [ 0000000000000000000]
icmp                   (icmp         ) [ 0000000000000001000]
StgValue_32            (call         ) [ 0000000000000000000]
dense_13_bias_numel_s  (load         ) [ 0001111111110000000]
StgValue_34            (br           ) [ 0011111111110000000]
i_i                    (phi          ) [ 0001111111110000000]
tmp_i                  (icmp         ) [ 0001111111110000000]
StgValue_37            (br           ) [ 0000000000000000000]
StgValue_38            (br           ) [ 0001111111110000000]
StgValue_39            (br           ) [ 0001111111111110011]
j_i                    (phi          ) [ 0000100000000000000]
tmp_53                 (trunc        ) [ 0000000000000000000]
exitcond_i             (icmp         ) [ 0001111111110000000]
j                      (add          ) [ 0001111111110000000]
StgValue_44            (br           ) [ 0000000000000000000]
dense_13_bias_array_s  (getelementptr) [ 0000010000000000000]
tmp_54                 (trunc        ) [ 0000000000000000000]
sum_i                  (add          ) [ 0000000000000000000]
sum_i_cast             (zext         ) [ 0000000000000000000]
dense_13_output_arra_4 (getelementptr) [ 0000011111110000000]
i_29                   (add          ) [ 0011111111110000000]
StgValue_53            (br           ) [ 0011111111110000000]
dense_13_bias_array_1  (load         ) [ 0000001111100000000]
dense_13_output_arra_5 (load         ) [ 0000001111100000000]
tmp_i_13               (fadd         ) [ 0000000000010000000]
StgValue_61            (store        ) [ 0000000000000000000]
StgValue_62            (br           ) [ 0001111111110000000]
i_2                    (phi          ) [ 0000000000001000000]
exitcond4              (icmp         ) [ 0000000000001110011]
i_30                   (add          ) [ 0001000000001110011]
StgValue_66            (br           ) [ 0000000000000000000]
dense_13_output_arra_6 (getelementptr) [ 0000000000000110000]
StgValue_69            (br           ) [ 0000000000000000000]
i                      (phi          ) [ 0000000000001000000]
exitcond1              (icmp         ) [ 0000000000001110011]
i_28                   (add          ) [ 0000000000001110111]
StgValue_73            (br           ) [ 0000000000000000000]
dense_13_output_arra_1 (getelementptr) [ 0000000000000000011]
StgValue_76            (br           ) [ 0000000000000000000]
StgValue_77            (ret          ) [ 0000000000000000000]
dense_13_output_arra_7 (load         ) [ 0000000000000000000]
dense_13_output_arra_8 (bitcast      ) [ 0000000000000000000]
tmp_6                  (partselect   ) [ 0000000000000000000]
tmp_55                 (trunc        ) [ 0000000000000000000]
notlhs                 (icmp         ) [ 0000000000000010000]
notrhs                 (icmp         ) [ 0000000000000010000]
tmp_8                  (fcmp         ) [ 0000000000000010000]
tmp_7                  (or           ) [ 0000000000000000000]
tmp_9                  (and          ) [ 0000000000001110011]
StgValue_87            (br           ) [ 0000000000000000000]
StgValue_88            (store        ) [ 0000000000000000000]
StgValue_89            (br           ) [ 0000000000000000000]
StgValue_90            (br           ) [ 0001000000001110011]
outrows                (load         ) [ 0000000000000000000]
outrows1               (select       ) [ 0000000000000000100]
StgValue_94            (call         ) [ 0000000000000000000]
tmp_51                 (shl          ) [ 0000000000001110011]
StgValue_96            (br           ) [ 0000000000001110111]
dense_13_output_arra_2 (load         ) [ 0000000000000000000]
dense_13_output_arra_3 (bitcast      ) [ 0000000000000000000]
tmp_2                  (partselect   ) [ 0000000000000000000]
tmp_52                 (trunc        ) [ 0000000000000000000]
notlhs2                (icmp         ) [ 0000000000000000001]
notrhs3                (icmp         ) [ 0000000000000000001]
tmp_4                  (fcmp         ) [ 0000000000000000001]
tmp_3                  (or           ) [ 0000000000000000000]
tmp_5                  (and          ) [ 0000000000001110011]
StgValue_106           (br           ) [ 0000000000000000000]
StgValue_107           (store        ) [ 0000000000000000000]
StgValue_108           (br           ) [ 0000000000000000000]
StgValue_109           (br           ) [ 0000000000001110111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_numel_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_numel_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_dim">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_dim"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_numel_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_shape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_dim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_dim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_13_output_arra">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_output_arra"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_13_kernel_arra">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_arra"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_13_bias_array">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_13_kernel_nume">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_nume"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_13_kernel_shap">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_kernel_shap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dense_13_fwork">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dense_13_bias_numel">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_13_bias_numel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_affine_matmul"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="kernel_dim_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="64" slack="0"/>
<pin id="65" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_dim_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="input_numel_read_1_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="0"/>
<pin id="70" dir="0" index="1" bw="64" slack="0"/>
<pin id="71" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="input_dim_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_dim_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_numel_read_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="64" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_numel_read_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_shape_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="1" slack="0"/>
<pin id="90" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="3" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="dense_13_bias_array_s_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="64" slack="0"/>
<pin id="104" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_bias_array_s/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="7" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_13_bias_array_1/4 "/>
</bind>
</comp>

<comp id="113" class="1004" name="dense_13_output_arra_4_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_4/4 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="dense_13_output_arra_5/4 StgValue_61/11 dense_13_output_arra_7/12 dense_13_output_arra_2/12 StgValue_88/14 StgValue_107/18 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dense_13_output_arra_6_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="64" slack="0"/>
<pin id="130" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_6/12 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dense_13_output_arra_1_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="64" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_13_output_arra_1/12 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="1"/>
<pin id="145" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_i_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="64" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/3 "/>
</bind>
</comp>

<comp id="155" class="1005" name="j_i_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="j_i_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_2_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="1"/>
<pin id="169" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_2_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/12 "/>
</bind>
</comp>

<comp id="179" class="1005" name="i_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="0"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="1" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/12 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_k2c_dot_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="32" slack="0"/>
<pin id="195" dir="0" index="3" bw="64" slack="0"/>
<pin id="196" dir="0" index="4" bw="64" slack="0"/>
<pin id="197" dir="0" index="5" bw="64" slack="0"/>
<pin id="198" dir="0" index="6" bw="64" slack="0"/>
<pin id="199" dir="0" index="7" bw="64" slack="0"/>
<pin id="200" dir="0" index="8" bw="64" slack="0"/>
<pin id="201" dir="0" index="9" bw="64" slack="0"/>
<pin id="202" dir="0" index="10" bw="32" slack="0"/>
<pin id="203" dir="0" index="11" bw="32" slack="0"/>
<pin id="204" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_k2c_affine_matmul_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="0" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="0"/>
<pin id="219" dir="0" index="3" bw="32" slack="0"/>
<pin id="220" dir="0" index="4" bw="32" slack="0"/>
<pin id="221" dir="0" index="5" bw="64" slack="0"/>
<pin id="222" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_93/15 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="0" index="1" bw="32" slack="1"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_i_13/6 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/13 tmp_4/17 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_s_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="dense_13_kernel_nume_1_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_13_kernel_nume_1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_50_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="63" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="0" index="3" bw="7" slack="0"/>
<pin id="261" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_50/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="icmp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="63" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="dense_13_bias_numel_s_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_13_bias_numel_s/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="2"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_53_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="0"/>
<pin id="283" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="exitcond_i_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="2"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_54_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sum_i_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="9" slack="0"/>
<pin id="303" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_i/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="sum_i_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_i_cast/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_29_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="2"/>
<pin id="313" dir="0" index="1" bw="64" slack="1"/>
<pin id="314" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_29/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exitcond4_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="3"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/12 "/>
</bind>
</comp>

<comp id="321" class="1004" name="i_30_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_30/12 "/>
</bind>
</comp>

<comp id="327" class="1004" name="exitcond1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="64" slack="1"/>
<pin id="330" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/12 "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_28_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_28/12 "/>
</bind>
</comp>

<comp id="338" class="1004" name="dense_13_output_arra_8_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dense_13_output_arra_8/13 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_6_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="0" index="2" bw="6" slack="0"/>
<pin id="346" dir="0" index="3" bw="6" slack="0"/>
<pin id="347" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_55_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/13 "/>
</bind>
</comp>

<comp id="356" class="1004" name="notlhs_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/13 "/>
</bind>
</comp>

<comp id="362" class="1004" name="notrhs_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="23" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/13 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_7_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="0" index="1" bw="1" slack="1"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_9_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="1"/>
<pin id="375" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9/14 "/>
</bind>
</comp>

<comp id="377" class="1004" name="outrows1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="1"/>
<pin id="379" dir="0" index="1" bw="64" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows1/15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_51_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="64" slack="1"/>
<pin id="387" dir="0" index="1" bw="4" slack="0"/>
<pin id="388" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_51/16 "/>
</bind>
</comp>

<comp id="390" class="1004" name="dense_13_output_arra_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dense_13_output_arra_3/17 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="6" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/17 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_52_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/17 "/>
</bind>
</comp>

<comp id="408" class="1004" name="notlhs2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs2/17 "/>
</bind>
</comp>

<comp id="414" class="1004" name="notrhs3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="23" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs3/17 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="1" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_5_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="1"/>
<pin id="427" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_5/18 "/>
</bind>
</comp>

<comp id="429" class="1005" name="kernel_dim_read_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="kernel_dim_read "/>
</bind>
</comp>

<comp id="434" class="1005" name="input_numel_read_1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="1"/>
<pin id="436" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="input_dim_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_dim_read "/>
</bind>
</comp>

<comp id="444" class="1005" name="output_numel_read_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="2"/>
<pin id="446" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_numel_read_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="input_shape_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="1"/>
<pin id="452" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="3"/>
<pin id="457" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_s_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="464" class="1005" name="dense_13_kernel_nume_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="1"/>
<pin id="466" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_kernel_nume_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="icmp_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="474" class="1005" name="dense_13_bias_numel_s_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="64" slack="2"/>
<pin id="476" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="dense_13_bias_numel_s "/>
</bind>
</comp>

<comp id="486" class="1005" name="j_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="64" slack="0"/>
<pin id="488" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="491" class="1005" name="dense_13_bias_array_s_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="7" slack="1"/>
<pin id="493" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_bias_array_s "/>
</bind>
</comp>

<comp id="496" class="1005" name="dense_13_output_arra_4_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="7" slack="1"/>
<pin id="498" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_4 "/>
</bind>
</comp>

<comp id="501" class="1005" name="i_29_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="1"/>
<pin id="503" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_29 "/>
</bind>
</comp>

<comp id="506" class="1005" name="dense_13_bias_array_1_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_bias_array_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="dense_13_output_arra_5_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="1"/>
<pin id="513" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_5 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_i_13_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_13 "/>
</bind>
</comp>

<comp id="524" class="1005" name="i_30_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="64" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="529" class="1005" name="dense_13_output_arra_6_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="1"/>
<pin id="531" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_6 "/>
</bind>
</comp>

<comp id="537" class="1005" name="i_28_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i_28 "/>
</bind>
</comp>

<comp id="542" class="1005" name="dense_13_output_arra_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="1"/>
<pin id="544" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="dense_13_output_arra_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="notlhs_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs "/>
</bind>
</comp>

<comp id="552" class="1005" name="notrhs_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_8_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="565" class="1005" name="outrows1_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="64" slack="1"/>
<pin id="567" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outrows1 "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp_51_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="64" slack="1"/>
<pin id="573" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_51 "/>
</bind>
</comp>

<comp id="576" class="1005" name="notlhs2_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notlhs2 "/>
</bind>
</comp>

<comp id="581" class="1005" name="notrhs3_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="1"/>
<pin id="583" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="notrhs3 "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_4_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="1"/>
<pin id="588" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="28" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="86" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="142"><net_src comp="56" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="28" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="166"><net_src comp="159" pin="4"/><net_sink comp="100" pin=2"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="126" pin=2"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="134" pin=2"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="206"><net_src comp="12" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="208"><net_src comp="74" pin="2"/><net_sink comp="191" pin=3"/></net>

<net id="209"><net_src comp="68" pin="2"/><net_sink comp="191" pin=4"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="191" pin=5"/></net>

<net id="211"><net_src comp="62" pin="2"/><net_sink comp="191" pin=6"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="191" pin=9"/></net>

<net id="213"><net_src comp="22" pin="0"/><net_sink comp="191" pin=10"/></net>

<net id="214"><net_src comp="14" pin="0"/><net_sink comp="191" pin=11"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="226"><net_src comp="14" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="227"><net_src comp="16" pin="0"/><net_sink comp="215" pin=4"/></net>

<net id="236"><net_src comp="120" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="74" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="74" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="250"><net_src comp="244" pin="2"/><net_sink comp="191" pin=8"/></net>

<net id="254"><net_src comp="18" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="191" pin=7"/></net>

<net id="262"><net_src comp="36" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="74" pin="2"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="270"><net_src comp="256" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="280"><net_src comp="147" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="159" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="159" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="159" pin="4"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="143" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="281" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="300" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="315"><net_src comp="143" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="171" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="171" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="44" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="183" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="183" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="120" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="48" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="50" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="355"><net_src comp="338" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="342" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="52" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="352" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="54" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="94" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="383"><net_src comp="44" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="215" pin=5"/></net>

<net id="389"><net_src comp="60" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="120" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="390" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="407"><net_src comp="390" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="394" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="52" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="404" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="428"><net_src comp="420" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="62" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="191" pin=6"/></net>

<net id="437"><net_src comp="68" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="191" pin=4"/></net>

<net id="442"><net_src comp="74" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="191" pin=3"/></net>

<net id="447"><net_src comp="80" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="453"><net_src comp="86" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="458"><net_src comp="238" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="244" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="191" pin=8"/></net>

<net id="467"><net_src comp="251" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="191" pin=7"/></net>

<net id="472"><net_src comp="266" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="477"><net_src comp="272" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="489"><net_src comp="290" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="494"><net_src comp="100" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="499"><net_src comp="113" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="504"><net_src comp="311" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="509"><net_src comp="107" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="514"><net_src comp="120" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="519"><net_src comp="228" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="527"><net_src comp="321" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="532"><net_src comp="126" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="540"><net_src comp="332" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="545"><net_src comp="134" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="550"><net_src comp="356" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="555"><net_src comp="362" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="560"><net_src comp="232" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="568"><net_src comp="377" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="215" pin=5"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="574"><net_src comp="385" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="579"><net_src comp="408" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="584"><net_src comp="414" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="589"><net_src comp="232" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="424" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_13_output_arra | {1 2 11 14 15 16 18 }
	Port: dense_13_fwork | {1 2 }
 - Input state : 
	Port: k2c_dense.3 : output_numel_read | {1 }
	Port: k2c_dense.3 : input_array | {1 2 15 16 }
	Port: k2c_dense.3 : input_dim | {1 }
	Port: k2c_dense.3 : input_numel_read | {1 }
	Port: k2c_dense.3 : input_shape | {1 2 15 }
	Port: k2c_dense.3 : kernel_dim | {1 }
	Port: k2c_dense.3 : dense_13_output_arra | {1 2 4 5 12 13 17 }
	Port: k2c_dense.3 : dense_13_kernel_arra | {1 2 15 16 }
	Port: k2c_dense.3 : dense_13_bias_array | {4 5 15 16 }
	Port: k2c_dense.3 : dense_13_kernel_nume | {1 }
	Port: k2c_dense.3 : dense_13_kernel_shap | {1 2 }
	Port: k2c_dense.3 : dense_13_fwork | {1 2 }
	Port: k2c_dense.3 : dense_13_bias_numel | {2 }
  - Chain level:
	State 1
		StgValue_25 : 1
		StgValue_28 : 1
		icmp : 1
		outrows : 1
	State 2
	State 3
		tmp_i : 1
		StgValue_37 : 2
	State 4
		tmp_53 : 1
		exitcond_i : 1
		j : 1
		StgValue_44 : 2
		dense_13_bias_array_s : 1
		dense_13_bias_array_1 : 2
		sum_i : 2
		sum_i_cast : 3
		dense_13_output_arra_4 : 4
		dense_13_output_arra_5 : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		exitcond4 : 1
		i_30 : 1
		StgValue_66 : 2
		dense_13_output_arra_6 : 1
		dense_13_output_arra_7 : 2
		exitcond1 : 1
		i_28 : 1
		StgValue_73 : 2
		dense_13_output_arra_1 : 1
		dense_13_output_arra_2 : 2
	State 13
		dense_13_output_arra_8 : 1
		tmp_6 : 2
		tmp_55 : 2
		notlhs : 3
		notrhs : 3
		tmp_8 : 1
	State 14
	State 15
		outrows1 : 1
		StgValue_93 : 2
	State 16
	State 17
		dense_13_output_arra_3 : 1
		tmp_2 : 2
		tmp_52 : 2
		notlhs2 : 3
		notrhs3 : 3
		tmp_4 : 1
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   call   |       grp_k2c_dot_fu_191       |    4    |    71   | 70.3502 |  11969  |   6595  |
|          |  grp_k2c_affine_matmul_fu_215  |    0    |    9    | 14.3437 |   1375  |   1234  |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_228           |    0    |    2    |    0    |   205   |   203   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_s_fu_244          |    0    |    0    |    0    |    0    |    71   |
|          |            j_fu_290            |    0    |    0    |    0    |    0    |    71   |
|    add   |          sum_i_fu_300          |    0    |    0    |    0    |    0    |    16   |
|          |           i_29_fu_311          |    0    |    0    |    0    |    0    |    71   |
|          |           i_30_fu_321          |    0    |    0    |    0    |    0    |    71   |
|          |           i_28_fu_332          |    0    |    0    |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_238           |    0    |    0    |    0    |    0    |    29   |
|          |           icmp_fu_266          |    0    |    0    |    0    |    0    |    29   |
|          |          tmp_i_fu_276          |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_i_fu_285       |    0    |    0    |    0    |    0    |    29   |
|   icmp   |        exitcond4_fu_316        |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond1_fu_327        |    0    |    0    |    0    |    0    |    29   |
|          |          notlhs_fu_356         |    0    |    0    |    0    |    0    |    11   |
|          |          notrhs_fu_362         |    0    |    0    |    0    |    0    |    18   |
|          |         notlhs2_fu_408         |    0    |    0    |    0    |    0    |    11   |
|          |         notrhs3_fu_414         |    0    |    0    |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_232           |    0    |    0    |    0    |    66   |    67   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|  select  |         outrows1_fu_377        |    0    |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    or    |          tmp_7_fu_368          |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_3_fu_420          |    0    |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    and   |          tmp_9_fu_372          |    0    |    0    |    0    |    0    |    2    |
|          |          tmp_5_fu_424          |    0    |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |   kernel_dim_read_read_fu_62   |    0    |    0    |    0    |    0    |    0    |
|   read   |  input_numel_read_1_read_fu_68 |    0    |    0    |    0    |    0    |    0    |
|          |    input_dim_read_read_fu_74   |    0    |    0    |    0    |    0    |    0    |
|          | output_numel_read_1_read_fu_80 |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_50_fu_256         |    0    |    0    |    0    |    0    |    0    |
|partselect|          tmp_6_fu_342          |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_394          |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|          |          tmp_53_fu_281         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |          tmp_54_fu_296         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_55_fu_352         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_52_fu_404         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   zext   |        sum_i_cast_fu_306       |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|    shl   |          tmp_51_fu_385         |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                |    4    |    82   | 84.6938 |  13615  |   8774  |
|----------|--------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| dense_13_bias_array_1_reg_506|   32   |
| dense_13_bias_array_s_reg_491|    7   |
| dense_13_bias_numel_s_reg_474|   64   |
|dense_13_kernel_nume_1_reg_464|   64   |
|dense_13_output_arra_1_reg_542|    7   |
|dense_13_output_arra_4_reg_496|    7   |
|dense_13_output_arra_5_reg_511|   32   |
|dense_13_output_arra_6_reg_529|    7   |
|         i_28_reg_537         |   64   |
|         i_29_reg_501         |   64   |
|          i_2_reg_167         |   64   |
|         i_30_reg_524         |   64   |
|          i_i_reg_143         |   64   |
|           i_reg_179          |   64   |
|         icmp_reg_469         |    1   |
|    input_dim_read_reg_439    |   64   |
|  input_numel_read_1_reg_434  |   64   |
|   input_shape_addr_reg_450   |    3   |
|          j_i_reg_155         |   64   |
|           j_reg_486          |   64   |
|    kernel_dim_read_reg_429   |   64   |
|        notlhs2_reg_576       |    1   |
|        notlhs_reg_547        |    1   |
|        notrhs3_reg_581       |    1   |
|        notrhs_reg_552        |    1   |
|  output_numel_read_1_reg_444 |   64   |
|       outrows1_reg_565       |   64   |
|         tmp_4_reg_586        |    1   |
|        tmp_51_reg_571        |   64   |
|         tmp_8_reg_557        |    1   |
|       tmp_i_13_reg_516       |   32   |
|          tmp_reg_455         |    1   |
|         tmp_s_reg_459        |   64   |
+------------------------------+--------+
|             Total            |  1223  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------|------|------|------|--------||---------||---------|
|             Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_94       |  p0  |   2  |   3  |    6   ||    9    |
|       grp_access_fu_107      |  p0  |   2  |   7  |   14   ||    9    |
|       grp_access_fu_120      |  p0  |   6  |   7  |   42   ||    33   |
|       grp_access_fu_120      |  p1  |   2  |  32  |   64   ||    9    |
|          i_i_reg_143         |  p0  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_191      |  p3  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_191      |  p4  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_191      |  p6  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_191      |  p7  |   2  |  64  |   128  ||    9    |
|      grp_k2c_dot_fu_191      |  p8  |   2  |  64  |   128  ||    9    |
| grp_k2c_affine_matmul_fu_215 |  p5  |   2  |  64  |   128  ||    9    |
|------------------------------|------|------|------|--------||---------||---------|
|             Total            |      |      |      |  1022  ||  15.257 ||   123   |
|------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    4   |   82   |   84   |  13615 |  8774  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   15   |    -   |   123  |
|  Register |    -   |    -   |    -   |  1223  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   82   |   99   |  14838 |  8897  |
+-----------+--------+--------+--------+--------+--------+
