Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 17:12:15 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : mkDelayWorker32B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_128/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_128/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y122                                                     r  prevent_hanging_nodes_INST_0_i_128/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_128/Q
                         net (fo=2, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I39
    SLICE_X73Y122                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_260/I2
    SLICE_X73Y122        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_260/O
                         net (fo=1, routed)           0.012     0.108    n_51_sizefifo1
    SLICE_X73Y122        FDRE                                         r  prevent_hanging_nodes_INST_0_i_128/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y122                                                     r  prevent_hanging_nodes_INST_0_i_128/C
                         clock pessimism              0.000     0.000    
    SLICE_X73Y122        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_128
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_206/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_206/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y128                                                     r  prevent_hanging_nodes_INST_0_i_206/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y128        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_206/Q
                         net (fo=1, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I54
    SLICE_X74Y128                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_64/I2
    SLICE_X74Y128        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_64/O
                         net (fo=2, routed)           0.012     0.108    n_66_sizefifo1
    SLICE_X74Y128        FDRE                                         r  prevent_hanging_nodes_INST_0_i_206/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y128                                                     r  prevent_hanging_nodes_INST_0_i_206/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y128        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_206
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_307/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_307/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y123                                                     r  prevent_hanging_nodes_INST_0_i_307/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y123        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_307/Q
                         net (fo=2, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I9
    SLICE_X74Y123                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_377/I2
    SLICE_X74Y123        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_377/O
                         net (fo=1, routed)           0.012     0.108    n_21_sizefifo1
    SLICE_X74Y123        FDRE                                         r  prevent_hanging_nodes_INST_0_i_307/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y123                                                     r  prevent_hanging_nodes_INST_0_i_307/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y123        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_307
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_322/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_322/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y129                                                     r  prevent_hanging_nodes_INST_0_i_322/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_322/Q
                         net (fo=2, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I51
    SLICE_X74Y129                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_389/I2
    SLICE_X74Y129        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_389/O
                         net (fo=1, routed)           0.012     0.108    n_63_sizefifo1
    SLICE_X74Y129        FDRE                                         r  prevent_hanging_nodes_INST_0_i_322/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y129                                                     r  prevent_hanging_nodes_INST_0_i_322/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y129        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_322
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_340/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_340/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X75Y123                                                     r  prevent_hanging_nodes_INST_0_i_340/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y123        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_340/Q
                         net (fo=2, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I55
    SLICE_X75Y123                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_398/I2
    SLICE_X75Y123        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_398/O
                         net (fo=1, routed)           0.012     0.108    n_67_sizefifo1
    SLICE_X75Y123        FDRE                                         r  prevent_hanging_nodes_INST_0_i_340/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X75Y123                                                     r  prevent_hanging_nodes_INST_0_i_340/C
                         clock pessimism              0.000     0.000    
    SLICE_X75Y123        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_340
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_350/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_350/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y124                                                     r  prevent_hanging_nodes_INST_0_i_350/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y124        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_350/Q
                         net (fo=2, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I15
    SLICE_X74Y124                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_401/I2
    SLICE_X74Y124        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_401/O
                         net (fo=1, routed)           0.012     0.108    n_27_sizefifo1
    SLICE_X74Y124        FDRE                                         r  prevent_hanging_nodes_INST_0_i_350/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y124                                                     r  prevent_hanging_nodes_INST_0_i_350/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y124        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_350
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_367/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_367/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y126                                                     r  prevent_hanging_nodes_INST_0_i_367/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_367/Q
                         net (fo=2, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I30
    SLICE_X73Y126                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_404/I2
    SLICE_X73Y126        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_404/O
                         net (fo=1, routed)           0.012     0.108    n_42_sizefifo1
    SLICE_X73Y126        FDRE                                         r  prevent_hanging_nodes_INST_0_i_367/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y126                                                     r  prevent_hanging_nodes_INST_0_i_367/C
                         clock pessimism              0.000     0.000    
    SLICE_X73Y126        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_367
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_387/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_387/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y127                                                     r  prevent_hanging_nodes_INST_0_i_387/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y127        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_387/Q
                         net (fo=2, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I20
    SLICE_X74Y127                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_407/I2
    SLICE_X74Y127        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_407/O
                         net (fo=1, routed)           0.012     0.108    n_32_sizefifo1
    SLICE_X74Y127        FDRE                                         r  prevent_hanging_nodes_INST_0_i_387/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y127                                                     r  prevent_hanging_nodes_INST_0_i_387/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y127        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_387
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_56/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_56/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y125                                                     r  prevent_hanging_nodes_INST_0_i_56/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y125        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_56/Q
                         net (fo=2, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I2
    SLICE_X73Y125                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_204/I2
    SLICE_X73Y125        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_204/O
                         net (fo=1, routed)           0.012     0.108    n_14_sizefifo1
    SLICE_X73Y125        FDRE                                         r  prevent_hanging_nodes_INST_0_i_56/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X73Y125                                                     r  prevent_hanging_nodes_INST_0_i_56/C
                         clock pessimism              0.000     0.000    
    SLICE_X73Y125        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_56
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 prevent_hanging_nodes_INST_0_i_80/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            prevent_hanging_nodes_INST_0_i_80/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.067ns (62.275%)  route 0.041ns (37.725%))
  Logic Levels:           1  (LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y125                                                     r  prevent_hanging_nodes_INST_0_i_80/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y125        FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  prevent_hanging_nodes_INST_0_i_80/Q
                         net (fo=2, estimated)        0.029     0.081    sizefifo1/fifo_1/ram2/I27
    SLICE_X74Y125                                                     r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_209/I2
    SLICE_X74Y125        LUT3 (Prop_LUT3_I2_O)        0.015     0.096 r  sizefifo1/fifo_1/ram2/prevent_hanging_nodes_INST_0_i_209/O
                         net (fo=1, routed)           0.012     0.108    n_39_sizefifo1
    SLICE_X74Y125        FDRE                                         r  prevent_hanging_nodes_INST_0_i_80/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  wciS0_Clk
                         net (fo=802, unset)          0.000     0.000    wciS0_Clk
    SLICE_X74Y125                                                     r  prevent_hanging_nodes_INST_0_i_80/C
                         clock pessimism              0.000     0.000    
    SLICE_X74Y125        FDRE (Hold_FDRE_C_D)         0.056     0.056    prevent_hanging_nodes_INST_0_i_80
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.052    




