#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Aug 24 11:34:13 2023
# Process ID: 18284
# Current directory: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44408 C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\pruebas_RF_v2\pruebas_RF.xpr
# Log file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/vivado.log
# Journal file: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2\vivado.jou
# Running On: DESKTOP-37DH2T5, OS: Windows, CPU Frequency: 1382 MHz, CPU Physical cores: 4, Host memory: 8303 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script 'C:/Users/raque/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
open_project C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:01:17 ; elapsed = 00:01:03 . Memory (MB): peak = 1563.207 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:zynq_ultra_ps_e:3.4 - zynq_ultra_ps_e_0
Adding component instance block -- xilinx.com:ip:usp_rf_data_converter:2.6 - usp_rf_data_converter_0
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 307200000
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_usp_rf_data_converter_0_307M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_rgbled1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_rgbled0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:user:DAC_generator_2channels:1.0 - DAC_generator_2chann_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_2
Successfully read diagram <design_1> from block design file <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1563.207 ; gain = 0.000
startgroup
set_property -dict [list CONFIG.ADC0_Fabric_Freq {307.200} CONFIG.ADC0_Link_Coupling {0} CONFIG.ADC_RESERVED_1_00 {0} CONFIG.ADC_Slice02_Enable {true} CONFIG.ADC_Decimation_Mode02 {16} CONFIG.ADC_Mixer_Type02 {1} CONFIG.ADC_Data_Width02 {1} CONFIG.ADC_RESERVED_1_02 {0} CONFIG.ADC_OBS02 {0} CONFIG.ADC_Slice03_Enable {true} CONFIG.ADC_Decimation_Mode03 {16} CONFIG.ADC_Mixer_Type03 {1} CONFIG.ADC_Data_Width03 {1} CONFIG.ADC2_Fabric_Freq {307.200} CONFIG.ADC_RESERVED_1_20 {0} CONFIG.ADC_Slice22_Enable {true} CONFIG.ADC_Decimation_Mode22 {16} CONFIG.ADC_Mixer_Type22 {1} CONFIG.ADC_Data_Width22 {1} CONFIG.ADC_RESERVED_1_22 {0} CONFIG.ADC_OBS22 {0} CONFIG.ADC_Slice23_Enable {true} CONFIG.ADC_Decimation_Mode23 {16} CONFIG.ADC_Mixer_Type23 {1} CONFIG.ADC_Data_Width23 {1} CONFIG.DAC0_PLL_Enable {false} CONFIG.DAC0_Sampling_Rate {6.5} CONFIG.DAC0_Refclk_Freq {6500.000} CONFIG.DAC0_Outclk_Freq {406.250} CONFIG.DAC0_Fabric_Freq {406.250} CONFIG.DAC0_Link_Coupling {0} CONFIG.DAC0_Multi_Tile_Sync {true} CONFIG.DAC0_Clock_Source {6} CONFIG.DAC1_Enable {1} CONFIG.DAC1_PLL_Enable {false} CONFIG.DAC1_Sampling_Rate {6.5} CONFIG.DAC1_Refclk_Freq {6500.000} CONFIG.DAC1_Outclk_Freq {406.250} CONFIG.DAC1_Fabric_Freq {406.250} CONFIG.DAC1_Multi_Tile_Sync {true} CONFIG.DAC_Slice10_Enable {true} CONFIG.DAC_Data_Width10 {1} CONFIG.DAC_Interpolation_Mode10 {16} CONFIG.DAC_Mixer_Type10 {1} CONFIG.DAC_Coarse_Mixer_Freq10 {3} CONFIG.DAC_RESERVED_1_10 {0} CONFIG.DAC_RESERVED_1_11 {0} CONFIG.DAC_RESERVED_1_12 {0} CONFIG.DAC_RESERVED_1_13 {0} CONFIG.DAC2_Sampling_Rate {6.5} CONFIG.DAC2_Refclk_Freq {500.000} CONFIG.DAC2_Outclk_Freq {406.250} CONFIG.DAC2_Fabric_Freq {406.250} CONFIG.DAC2_Multi_Tile_Sync {true} CONFIG.DAC2_Clock_Dist {2}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 406250000
delete_bd_objs [get_bd_intf_nets dac0_clk_1]
endgroup
startgroup
set_property -dict [list CONFIG.DAC0_PLL_Enable {false} CONFIG.DAC0_Refclk_Freq {6500.000} CONFIG.DAC0_Multi_Tile_Sync {false} CONFIG.DAC0_Clock_Source {6} CONFIG.DAC1_Multi_Tile_Sync {false} CONFIG.DAC2_Multi_Tile_Sync {false}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 406250000
endgroup
startgroup
endgroup
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aclk] [get_bd_pins usp_rf_data_converter_0/clk_dac2]
connect_bd_net [get_bd_pins usp_rf_data_converter_0/s1_axis_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
delete_bd_objs [get_bd_intf_ports dac0_clk]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/ip_repo'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:DAC_generator:1.0'. The one found in IP location 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/ip_repo' will take precedence over the same IP in location c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/ip_repo/DAC_generator_2channels
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2799.090 ; gain = 55.172
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:DAC_generator_2channels:1.0 [get_ips  design_1_DAC_generator_2chann_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_DAC_generator_2chann_0_0 to use current project options
Wrote  : <C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\pruebas_RF_v2\pruebas_RF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2799.090 ; gain = 0.000
export_ip_user_files -of_objects [get_ips design_1_DAC_generator_2chann_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps8_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /DAC_generator_2chann_0/axi_aclk have been updated from connected ip, but BD cell '/DAC_generator_2chann_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 406250000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_generator_2chann_0> to completely resolve these warnings.
Wrote  : <C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\pruebas_RF_v2\pruebas_RF.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_generator_2chann_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/hw_handoff/design_1_system_ila_2_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/synth/design_1_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:01:54 ; elapsed = 00:04:26 . Memory (MB): peak = 3041.395 ; gain = 242.305
catch { config_ip_cache -export [get_ips -all design_1_usp_rf_data_converter_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_proc_sys_reset_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_1_1] }
catch { config_ip_cache -export [get_ips -all design_1_DAC_generator_2chann_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_system_ila_2_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_2_0, cache-ID = 875baa6c8640a723; cache size = 131.413 MB.
config_ip_cache: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 3060.070 ; gain = 18.676
catch { [ delete_ip_run [get_ips -all design_1_system_ila_2_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = abe85df83cfaa9a0; cache size = 131.413 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 234b959e6c7e3fba; cache size = 131.413 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = abe85df83cfaa9a0; cache size = 131.413 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 234b959e6c7e3fba; cache size = 131.413 MB.
export_ip_user_files -of_objects [get_files C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_usp_rf_data_converter_0_0_synth_1 design_1_system_ila_1_1_synth_1 design_1_system_ila_0_0_synth_1 design_1_proc_sys_reset_0_1_synth_1 design_1_DAC_generator_2chann_0_0_synth_1 -jobs 4
[Thu Aug 24 13:32:24 2023] Launched design_1_usp_rf_data_converter_0_0_synth_1, design_1_system_ila_1_1_synth_1, design_1_system_ila_0_0_synth_1, design_1_proc_sys_reset_0_1_synth_1, design_1_DAC_generator_2chann_0_0_synth_1...
Run output will be captured here:
design_1_usp_rf_data_converter_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_usp_rf_data_converter_0_0_synth_1/runme.log
design_1_system_ila_1_1_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_1_1_synth_1/runme.log
design_1_system_ila_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_1_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_proc_sys_reset_0_1_synth_1/runme.log
design_1_DAC_generator_2chann_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_DAC_generator_2chann_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3060.070 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.ip_user_files -ipstatic_source_dir C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.cache/compile_simlib/modelsim} {questa=C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.cache/compile_simlib/questa} {riviera=C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.cache/compile_simlib/riviera} {activehdl=C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
validate_bd_design -force
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps8_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /DAC_generator_2chann_0/axi_aclk have been updated from connected ip, but BD cell '/DAC_generator_2chann_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 406250000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_generator_2chann_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 3067.336 ; gain = 0.000
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\pruebas_RF_v2\pruebas_RF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3067.336 ; gain = 0.000
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps8_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /DAC_generator_2chann_0/axi_aclk have been updated from connected ip, but BD cell '/DAC_generator_2chann_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 406250000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_generator_2chann_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 3067.832 ; gain = 0.496
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\pruebas_RF_v2\pruebas_RF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/synth_1/design_1_wrapper.dcp to C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF/pruebas_RF.srcs/utils_1/imports/synth_1 and adding it to utils fileset
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_1_1_synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_1_synth_1
reset_run design_1_DAC_generator_2chann_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/hw_handoff/design_1_system_ila_2_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/synth/design_1_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = abe85df83cfaa9a0; cache size = 131.413 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = abe85df83cfaa9a0; cache size = 131.413 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 234b959e6c7e3fba; cache size = 131.413 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 234b959e6c7e3fba; cache size = 131.413 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_2_0, cache-ID = 875baa6c8640a723; cache size = 131.413 MB.
config_ip_cache: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 3105.438 ; gain = 0.000
[Thu Aug 24 14:08:50 2023] Launched design_1_usp_rf_data_converter_0_0_synth_1, design_1_system_ila_1_1_synth_1, design_1_system_ila_0_0_synth_1, design_1_proc_sys_reset_0_1_synth_1, design_1_DAC_generator_2chann_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_usp_rf_data_converter_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_usp_rf_data_converter_0_0_synth_1/runme.log
design_1_system_ila_1_1_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_1_1_synth_1/runme.log
design_1_system_ila_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_1_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_proc_sys_reset_0_1_synth_1/runme.log
design_1_DAC_generator_2chann_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_DAC_generator_2chann_0_0_synth_1/runme.log
synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/synth_1/runme.log
[Thu Aug 24 14:08:51 2023] Launched impl_1...
Run output will be captured here: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 3107.758 ; gain = 14.559
reset_run synth_1
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_1_1_synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 24 15:06:34 2023] Launched design_1_usp_rf_data_converter_0_0_synth_1, design_1_system_ila_1_1_synth_1, design_1_system_ila_0_0_synth_1, design_1_proc_sys_reset_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_usp_rf_data_converter_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_usp_rf_data_converter_0_0_synth_1/runme.log
design_1_system_ila_1_1_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_1_1_synth_1/runme.log
design_1_system_ila_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_1_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_proc_sys_reset_0_1_synth_1/runme.log
synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/synth_1/runme.log
[Thu Aug 24 15:06:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3109.152 ; gain = 0.000
reset_run synth_1
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_1_1_synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Aug 24 15:20:51 2023] Launched design_1_usp_rf_data_converter_0_0_synth_1, design_1_system_ila_1_1_synth_1, design_1_system_ila_0_0_synth_1, design_1_proc_sys_reset_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_usp_rf_data_converter_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_usp_rf_data_converter_0_0_synth_1/runme.log
design_1_system_ila_1_1_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_1_1_synth_1/runme.log
design_1_system_ila_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_1_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_proc_sys_reset_0_1_synth_1/runme.log
synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/synth_1/runme.log
[Thu Aug 24 15:20:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3127.039 ; gain = 0.000
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {ADC0_AXIS_SOURCE "Custom" ADC2_AXIS_SOURCE "Custom" DAC0_AXIS_SOURCE "Custom" DAC1_AXIS_SOURCE "Custom" DAC2_AXIS_SOURCE "Custom" }  [get_bd_cells usp_rf_data_converter_0]
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps8_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /DAC_generator_2chann_0/axi_aclk have been updated from connected ip, but BD cell '/DAC_generator_2chann_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 406250000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_generator_2chann_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:40 . Memory (MB): peak = 3145.621 ; gain = 7.727
save_bd_design
Wrote  : <C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\pruebas_RF_v2\pruebas_RF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_8eed33d0.ui> 
save_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 3145.621 ; gain = 0.000
reset_run synth_1
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
reset_run design_1_proc_sys_reset_0_1_synth_1
reset_run design_1_system_ila_1_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_8eed33d0.ui> 
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_8eed33d0.ui> 
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/hw_handoff/design_1_system_ila_2_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/synth/design_1_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = abe85df83cfaa9a0; cache size = 139.028 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = abe85df83cfaa9a0; cache size = 139.028 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 234b959e6c7e3fba; cache size = 139.028 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 234b959e6c7e3fba; cache size = 139.028 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = 0561632d6a0f4d0f; cache size = 139.028 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_2_0, cache-ID = 875baa6c8640a723; cache size = 139.028 MB.
config_ip_cache: Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 3165.402 ; gain = 0.000
[Thu Aug 24 15:39:24 2023] Launched design_1_usp_rf_data_converter_0_0_synth_1, design_1_system_ila_0_0_synth_1, design_1_proc_sys_reset_0_1_synth_1, synth_1...
Run output will be captured here:
design_1_usp_rf_data_converter_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_usp_rf_data_converter_0_0_synth_1/runme.log
design_1_system_ila_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_proc_sys_reset_0_1_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_proc_sys_reset_0_1_synth_1/runme.log
synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/synth_1/runme.log
[Thu Aug 24 15:39:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:47 ; elapsed = 00:01:53 . Memory (MB): peak = 3165.402 ; gain = 19.781
write_hw_platform -fixed -include_bit -force -file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2022.1/data/embeddedsw) loading 3 seconds
write_hw_platform: Time (s): cpu = 00:00:39 ; elapsed = 00:01:51 . Memory (MB): peak = 3291.578 ; gain = 126.176
startgroup
set_property -dict [list CONFIG.DAC0_Fabric_Freq {406.250} CONFIG.DAC_Data_Width00 {16} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_RESERVED_1_00 {0} CONFIG.DAC_RESERVED_1_01 {0} CONFIG.DAC_RESERVED_1_02 {0} CONFIG.DAC_RESERVED_1_03 {0} CONFIG.DAC1_Fabric_Freq {406.250} CONFIG.DAC_Data_Width10 {16} CONFIG.DAC_Interpolation_Mode10 {1} CONFIG.DAC_RESERVED_1_10 {0} CONFIG.DAC_RESERVED_1_11 {0} CONFIG.DAC_RESERVED_1_12 {0} CONFIG.DAC_RESERVED_1_13 {0} CONFIG.DAC2_Fabric_Freq {406.250} CONFIG.DAC_Data_Width20 {16} CONFIG.DAC_Interpolation_Mode20 {1} CONFIG.DAC_RESERVED_1_20 {0} CONFIG.DAC_RESERVED_1_21 {0} CONFIG.DAC_RESERVED_1_22 {0} CONFIG.DAC_RESERVED_1_23 {0}] [get_bd_cells usp_rf_data_converter_0]
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc0_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'adc2_clk' frequency is set to 307200000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac0_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac1_clk' frequency is set to 406250000
INFO: Ultrascale+ RF Data Converter instance: Clock port 'dac2_clk' frequency is set to 406250000
endgroup
delete_bd_objs [get_bd_intf_ports dac0_clk]
delete_bd_objs [get_bd_nets PButton_0_1] [get_bd_nets DAC_generator_2chann_0_phase_out_0] [get_bd_nets DAC_generator_2chann_0_phase_out_1] [get_bd_cells DAC_generator_2chann_0]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DAC_generator_16w:1.0 DAC_generator_16w_0
endgroup
set_property location {2 672 954} [get_bd_cells DAC_generator_16w_0]
connect_bd_intf_net [get_bd_intf_pins DAC_generator_16w_0/m0_axis] [get_bd_intf_pins usp_rf_data_converter_0/s00_axis]
connect_bd_intf_net [get_bd_intf_pins DAC_generator_16w_0/m1_axis] [get_bd_intf_pins usp_rf_data_converter_0/s20_axis]
connect_bd_net [get_bd_pins DAC_generator_16w_0/phase_out_0] [get_bd_pins system_ila_1/probe0]
connect_bd_net [get_bd_pins DAC_generator_16w_0/phase_out_1] [get_bd_pins system_ila_1/probe1]
connect_bd_net [get_bd_pins DAC_generator_16w_0/axi_aclk] [get_bd_pins usp_rf_data_converter_0/clk_dac2]
connect_bd_net [get_bd_ports PButton_0] [get_bd_pins DAC_generator_16w_0/new_params]
connect_bd_net [get_bd_pins DAC_generator_16w_0/axi_aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/zynq_ultra_ps_e_0/Data' to master interface '/ps8_0_axi_periph/M07_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /ps8_0_axi_periph/xbar/M07_AXI'
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-927] Following properties on pin /DAC_generator_16w_0/axi_aclk have been updated from connected ip, but BD cell '/DAC_generator_16w_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 406250000 
Please resolve any mismatches by directly setting properties on BD cell </DAC_generator_16w_0> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 3476.184 ; gain = 29.109
save_bd_design
Wrote  : <C:\Users\raque\OneDrive\Documentos\master\TFM\Vivado\pruebas_RF_v2\pruebas_RF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_8eed33d0.ui> 
save_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3476.184 ; gain = 0.000
open_bd_design {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/design_1.bd}
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF/pruebas_RF.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/synth_1/design_1_wrapper.dcp
reset_run design_1_usp_rf_data_converter_0_0_synth_1
reset_run design_1_system_ila_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_8eed33d0.ui> 
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Wrote  : <C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.srcs/sources_1/bd/design_1/ui/bd_8eed33d0.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block usp_rf_data_converter_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/design_1_system_ila_1_1_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/hw_handoff/design_1_system_ila_1_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_1_1/bd_0/synth/design_1_system_ila_1_1.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/design_1_system_ila_2_0_ooc.xdc'
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/hw_handoff/design_1_system_ila_2_0.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_system_ila_2_0/bd_0/synth/design_1_system_ila_2_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_2 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DAC_generator_16w_0 .
Exporting to file c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_0, cache-ID = abe85df83cfaa9a0; cache size = 159.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_ds_1, cache-ID = abe85df83cfaa9a0; cache size = 159.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 234b959e6c7e3fba; cache size = 159.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = 234b959e6c7e3fba; cache size = 159.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_1_1, cache-ID = 0561632d6a0f4d0f; cache size = 159.617 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_2_0, cache-ID = 875baa6c8640a723; cache size = 159.617 MB.
config_ip_cache: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 3528.352 ; gain = 0.000
[Thu Aug 24 19:12:16 2023] Launched design_1_usp_rf_data_converter_0_0_synth_1, design_1_system_ila_0_0_synth_1, design_1_DAC_generator_16w_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_usp_rf_data_converter_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_usp_rf_data_converter_0_0_synth_1/runme.log
design_1_system_ila_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_system_ila_0_0_synth_1/runme.log
design_1_DAC_generator_16w_0_0_synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/design_1_DAC_generator_16w_0_0_synth_1/runme.log
synth_1: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/synth_1/runme.log
[Thu Aug 24 19:12:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/pruebas_RF.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:12 ; elapsed = 00:05:33 . Memory (MB): peak = 3528.352 ; gain = 0.000
write_hw_platform -fixed -include_bit -force -file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 3563.977 ; gain = 35.625
write_hw_platform -fixed -include_bit -force -file C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/pruebas_RF_v2/design_1_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 3649.043 ; gain = 68.820
close_project
close_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 3649.887 ; gain = 0.844
open_project C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/ip_repo/DAC_generator_16w'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3649.887 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DAC_generator_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DAC_generator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DAC_generator_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3649.887 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DAC_generator_tb_behav xil_defaultlib.DAC_generator_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DAC_generator_tb_behav xil_defaultlib.DAC_generator_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3649.887 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DAC_generator_tb_behav -key {Behavioral:sim_1:Functional:DAC_generator_tb} -tclbatch {DAC_generator_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DAC_generator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3649.887 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DAC_generator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 3649.887 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
save_wave_config {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_tb_behav.wcfg
set_property xsim.view C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DAC_generator_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DAC_generator_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj DAC_generator_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DAC_generator_tb_behav xil_defaultlib.DAC_generator_tb -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot DAC_generator_tb_behav xil_defaultlib.DAC_generator_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_16.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DAC_generator_tb_behav -key {Behavioral:sim_1:Functional:DAC_generator_tb} -tclbatch {DAC_generator_tb.tcl} -view {C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/raque/OneDrive/Documentos/master/TFM/Vivado/DAC_generator_16/DAC_generator_tb_behav.wcfg
source DAC_generator_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DAC_generator_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3649.887 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 24 22:28:45 2023...
