LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

entity clock_divider_tb is
end entity clock_divider_tb;

architecture bhv of clock_divider_tb is
component cpu is
port (output_test : out std_logic;
		clock, reset : in std_logic);
end component cpu;

signal reset : std_logic := '1';
signal clock, output_test : std_logic := '1';
constant clk_period : time := 20000 ps;
begin
	
	dut_instance: cpu port map(output_test, clock, reset);
	clock <= not clock after clk_period/2 ;
	reset <= '1' , '0' after 12000 ps;
end bhv;
	

