{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v " "Source file: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1749738107761 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1749738107761 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v " "Source file: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1749738107875 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1749738107875 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v " "Source file: C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1749738107985 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1749738107985 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749738108554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749738108555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 12 08:21:48 2025 " "Processing started: Thu Jun 12 08:21:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749738108555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738108555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BeamForming -c BeamForming " "Command: quartus_map --read_settings_files=on --write_settings_files=off BeamForming -c BeamForming" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738108555 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1749738109156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com/synthesis/serial_com.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_com/synthesis/serial_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_com " "Found entity 1: serial_com" {  } { { "serial_com/synthesis/serial_com.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/serial_com.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "serial_com/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "serial_com/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "serial_com/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "serial_com/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "serial_com/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "serial_com/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_com/synthesis/submodules/serial_com_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file serial_com/synthesis/submodules/serial_com_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 serial_com_rs232_0 " "Found entity 1: serial_com_rs232_0" {  } { { "serial_com/synthesis/submodules/serial_com_rs232_0.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/serial_com/synthesis/submodules/serial_com_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "beamforming.v 3 3 " "Found 3 design units, including 3 entities, in source file beamforming.v" { { "Info" "ISGN_ENTITY_NAME" "1 BeamForming " "Found entity 1: BeamForming" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117918 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_delay " "Found entity 2: fifo_delay" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117918 ""} { "Info" "ISGN_ENTITY_NAME" "3 DOA_Display " "Found entity 3: DOA_Display" {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_cos/synthesis/cordic_cos.v 1 1 " "Found 1 design units, including 1 entities, in source file cordic_cos/synthesis/cordic_cos.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_cos " "Found entity 1: cordic_cos" {  } { { "cordic_cos/synthesis/cordic_cos.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/cordic_cos.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738117921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738117921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_cos/synthesis/submodules/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cordic_cos/synthesis/submodules/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (cordic_cos) " "Found design unit 1: dspba_library_package (cordic_cos)" {  } { { "cordic_cos/synthesis/submodules/dspba_library_package.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_cos/synthesis/submodules/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cordic_cos/synthesis/submodules/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118302 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118302 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118302 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118302 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118302 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "cordic_cos/synthesis/submodules/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cordic_cos/synthesis/submodules/cordic_cos_cordic_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cordic_cos/synthesis/submodules/cordic_cos_cordic_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cordic_cos_CORDIC_0-normal " "Found design unit 1: cordic_cos_CORDIC_0-normal" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118307 ""} { "Info" "ISGN_ENTITY_NAME" "1 cordic_cos_CORDIC_0 " "Found entity 1: cordic_cos_CORDIC_0" {  } { { "cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/cordic_cos/synthesis/submodules/cordic_cos_CORDIC_0.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CIC " "Found entity 1: CIC" {  } { { "CIC/synthesis/CIC.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/CIC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118315 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_small_fifo-arch " "Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118372 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_small_fifo " "Found entity 1: auk_dspip_avalon_streaming_small_fifo" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_small_fifo.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118434 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118489 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118547 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118549 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "CIC/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118551 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118554 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "CIC/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118556 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "CIC/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118559 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "CIC/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (CIC) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (CIC)" {  } { { "CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118721 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "CIC/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_differentiator.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "CIC/synthesis/submodules/auk_dspip_downsample.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118829 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "CIC/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118882 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "CIC/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118933 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_channel_buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/auk_dspip_variable_downsample.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/auk_dspip_variable_downsample.sv" { { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "CIC/synthesis/submodules/auk_dspip_variable_downsample.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/auk_dspip_variable_downsample.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738118986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738118986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/hyper_pipeline_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/hyper_pipeline_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 hyper_pipeline_interface " "Found entity 1: hyper_pipeline_interface" {  } { { "CIC/synthesis/submodules/hyper_pipeline_interface.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/hyper_pipeline_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/counter_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/counter_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_module " "Found entity 1: counter_module" {  } { { "CIC/synthesis/submodules/counter_module.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/counter_module.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "CIC/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "CIC/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_siso.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "CIC/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "CIC/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "CIC/synthesis/submodules/alt_cic_core.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cic/synthesis/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file cic/synthesis/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CIC_cic_ii_0 " "Found entity 1: CIC_cic_ii_0" {  } { { "CIC/synthesis/submodules/CIC_cic_ii_0.sv" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/CIC/synthesis/submodules/CIC_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_3m2hz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_3m2hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_3M2Hz " "Found entity 1: pll_3M2Hz" {  } { { "pll_3M2Hz.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/pll_3M2Hz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir.v 1 1 " "Found 1 design units, including 1 entities, in source file low_pass_fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOW_PASS_FIR " "Found entity 1: LOW_PASS_FIR" {  } { { "LOW_PASS_FIR.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file low_pass_fir/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (low_pass_fir) " "Found design unit 1: dspba_library_package (low_pass_fir)" {  } { { "LOW_PASS_FIR/dspba_library_package.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library_package.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/dspba_library.vhd 6 3 " "Found 6 design units, including 3 entities, in source file low_pass_fir/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119475 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 dspba_pipe-rtl " "Found design unit 3: dspba_pipe-rtl" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 356 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119475 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119475 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119475 ""} { "Info" "ISGN_ENTITY_NAME" "3 dspba_pipe " "Found entity 3: dspba_pipe" {  } { { "LOW_PASS_FIR/dspba_library.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/dspba_library.vhd" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file low_pass_fir/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (low_pass_fir) " "Found design unit 1: auk_dspip_math_pkg_hpfir (low_pass_fir)" {  } { { "LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119478 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file low_pass_fir/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (low_pass_fir) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (low_pass_fir)" {  } { { "LOW_PASS_FIR/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119483 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119486 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119489 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119492 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file low_pass_fir/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LOW_PASS_FIR/altera_avalon_sc_fifo.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/low_pass_fir_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/low_pass_fir_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOW_PASS_FIR_0002_rtl_core-normal " "Found design unit 1: LOW_PASS_FIR_0002_rtl_core-normal" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119498 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOW_PASS_FIR_0002_rtl_core " "Found entity 1: LOW_PASS_FIR_0002_rtl_core" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_rtl_core.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/low_pass_fir_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/low_pass_fir_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOW_PASS_FIR_0002_ast-struct " "Found design unit 1: LOW_PASS_FIR_0002_ast-struct" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119501 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOW_PASS_FIR_0002_ast " "Found entity 1: LOW_PASS_FIR_0002_ast" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "low_pass_fir/low_pass_fir_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file low_pass_fir/low_pass_fir_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOW_PASS_FIR_0002-syn " "Found design unit 1: LOW_PASS_FIR_0002-syn" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119503 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOW_PASS_FIR_0002 " "Found entity 1: LOW_PASS_FIR_0002" {  } { { "LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/LOW_PASS_FIR/LOW_PASS_FIR_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749738119503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119503 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "degrees BeamForming.v(211) " "Verilog HDL error at BeamForming.v(211): object \"degrees\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 211 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1749738119527 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "degrees BeamForming.v(221) " "Verilog HDL error at BeamForming.v(221): object \"degrees\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 221 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1749738119527 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "degrees BeamForming.v(222) " "Verilog HDL error at BeamForming.v(222): object \"degrees\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 222 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1749738119527 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "degrees BeamForming.v(223) " "Verilog HDL error at BeamForming.v(223): object \"degrees\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 223 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1749738119527 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "degrees BeamForming.v(224) " "Verilog HDL error at BeamForming.v(224): object \"degrees\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "BeamForming.v" "" { Text "C:/Users/LENOVO/Documents/1415063H/Procesamiento de senales/FPGA/BeamForming.v" 224 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1749738119527 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749738119707 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 12 08:21:59 2025 " "Processing ended: Thu Jun 12 08:21:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749738119707 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749738119707 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749738119707 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738119707 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1749738120322 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749738120322 ""}
