// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/07/2025 09:14:20"

// 
// Device: Altera EP2C15AF484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module REGISTRADOR_32bit (
	OUTPUT_A,
	CLOCK,
	WRITE_ENABLE,
	LOAD,
	CLR,
	INPUT_B,
	INPUT_SELECT,
	INPUT_A,
	IN_LOAD,
	OUTPUT_A_ENABLE,
	OUTPUT_B,
	OUTPUT_B_ENABLE);
output 	[31:0] OUTPUT_A;
input 	CLOCK;
input 	WRITE_ENABLE;
input 	LOAD;
input 	CLR;
input 	[31:0] INPUT_B;
input 	INPUT_SELECT;
input 	[31:0] INPUT_A;
input 	[31:0] IN_LOAD;
input 	OUTPUT_A_ENABLE;
output 	[31:0] OUTPUT_B;
input 	OUTPUT_B_ENABLE;

// Design Ports Information
// OUTPUT_A[31]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[30]	=>  Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[29]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[28]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[27]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[26]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[25]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[24]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[23]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[22]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[21]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[20]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[19]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[18]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[17]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[16]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[15]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[14]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[13]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[12]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[11]	=>  Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[10]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[9]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[8]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[7]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[6]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[5]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[4]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[3]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[2]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_A[0]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[31]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[30]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[29]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[28]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[27]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[26]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[25]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[24]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[23]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[22]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[21]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[20]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[19]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[18]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[17]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[16]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[15]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[14]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[13]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[12]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[11]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[10]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[9]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[8]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[7]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[6]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[5]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[4]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[3]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_B[0]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLR	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LOAD	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[31]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUTPUT_A_ENABLE	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[30]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[29]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[28]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[27]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[26]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[25]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[24]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[23]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[22]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[21]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[20]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[19]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[18]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[17]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[16]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[15]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[14]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[13]	=>  Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[12]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[11]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[10]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[9]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[8]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[7]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[5]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[4]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[3]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[2]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[1]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUTPUT_B_ENABLE	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[31]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_SELECT	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[31]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[30]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[30]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[29]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[29]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[28]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[28]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[27]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[27]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[26]	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[26]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[25]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[25]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[24]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[24]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[23]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[23]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[22]	=>  Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[22]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[21]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[21]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[20]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[20]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[19]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[19]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[18]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[18]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[17]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[17]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[16]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[16]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[15]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[15]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[14]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[14]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[13]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[13]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[12]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[12]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[11]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[11]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[10]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[10]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[9]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[9]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[8]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[8]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[6]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[5]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[5]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[4]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[3]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[3]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[2]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[1]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_A[0]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// INPUT_B[0]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRITE_ENABLE	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst7~combout ;
wire \CLOCK~combout ;
wire \WRITE_ENABLE~combout ;
wire \inst7~clkctrl_outclk ;
wire \LOAD~combout ;
wire \LOAD~clkctrl_outclk ;
wire \inst6|inst~1_combout ;
wire \INPUT_SELECT~combout ;
wire \inst6|inst~3_combout ;
wire \inst6|inst~_emulated_regout ;
wire \inst6|inst~2_combout ;
wire \OUTPUT_A_ENABLE~combout ;
wire \inst6|inst11~1_combout ;
wire \inst6|inst11~3_combout ;
wire \inst6|inst11~_emulated_regout ;
wire \inst6|inst11~2_combout ;
wire \inst6|inst16~1_combout ;
wire \inst6|inst16~3_combout ;
wire \inst6|inst16~_emulated_regout ;
wire \inst6|inst16~2_combout ;
wire \inst6|inst20~3_combout ;
wire \inst6|inst20~_emulated_regout ;
wire \inst6|inst20~1_combout ;
wire \inst6|inst20~2_combout ;
wire \inst6|inst12~1_combout ;
wire \inst6|inst12~3_combout ;
wire \inst6|inst12~_emulated_regout ;
wire \inst6|inst12~2_combout ;
wire \inst6|inst13~1_combout ;
wire \inst6|inst13~3_combout ;
wire \inst6|inst13~_emulated_regout ;
wire \inst6|inst13~2_combout ;
wire \inst6|inst24~1_combout ;
wire \inst6|inst24~3_combout ;
wire \inst6|inst24~_emulated_regout ;
wire \inst6|inst24~2_combout ;
wire \inst6|inst28~1_combout ;
wire \inst6|inst28~3_combout ;
wire \inst6|inst28~_emulated_regout ;
wire \inst6|inst28~2_combout ;
wire \inst5|inst~1_combout ;
wire \inst5|inst~3_combout ;
wire \inst5|inst~_emulated_regout ;
wire \inst5|inst~2_combout ;
wire \inst5|inst11~1_combout ;
wire \inst5|inst11~3_combout ;
wire \inst5|inst11~_emulated_regout ;
wire \inst5|inst11~2_combout ;
wire \inst5|inst16~1_combout ;
wire \inst5|inst16~3_combout ;
wire \inst5|inst16~_emulated_regout ;
wire \inst5|inst16~2_combout ;
wire \inst5|inst20~1_combout ;
wire \inst5|inst20~3_combout ;
wire \inst5|inst20~_emulated_regout ;
wire \inst5|inst20~2_combout ;
wire \inst5|inst12~1_combout ;
wire \inst5|inst12~3_combout ;
wire \inst5|inst12~_emulated_regout ;
wire \inst5|inst12~2_combout ;
wire \inst5|inst13~1_combout ;
wire \inst5|inst13~3_combout ;
wire \inst5|inst13~_emulated_regout ;
wire \inst5|inst13~2_combout ;
wire \inst5|inst24~3_combout ;
wire \inst5|inst24~_emulated_regout ;
wire \inst5|inst24~1_combout ;
wire \inst5|inst24~2_combout ;
wire \inst5|inst28~1_combout ;
wire \inst5|inst28~3_combout ;
wire \inst5|inst28~_emulated_regout ;
wire \inst5|inst28~2_combout ;
wire \inst4|inst~1_combout ;
wire \inst4|inst~3_combout ;
wire \inst4|inst~_emulated_regout ;
wire \inst4|inst~2_combout ;
wire \inst4|inst11~1_combout ;
wire \inst4|inst11~3_combout ;
wire \inst4|inst11~_emulated_regout ;
wire \inst4|inst11~2_combout ;
wire \inst4|inst16~1_combout ;
wire \inst4|inst16~3_combout ;
wire \inst4|inst16~_emulated_regout ;
wire \inst4|inst16~2_combout ;
wire \inst4|inst20~1_combout ;
wire \inst4|inst20~3_combout ;
wire \inst4|inst20~_emulated_regout ;
wire \inst4|inst20~2_combout ;
wire \inst4|inst12~1_combout ;
wire \inst4|inst12~3_combout ;
wire \inst4|inst12~_emulated_regout ;
wire \inst4|inst12~2_combout ;
wire \inst4|inst13~1_combout ;
wire \inst4|inst13~3_combout ;
wire \inst4|inst13~_emulated_regout ;
wire \inst4|inst13~2_combout ;
wire \inst4|inst24~3_combout ;
wire \inst4|inst24~_emulated_regout ;
wire \inst4|inst24~1_combout ;
wire \inst4|inst24~2_combout ;
wire \inst4|inst28~1_combout ;
wire \inst4|inst28~3_combout ;
wire \inst4|inst28~_emulated_regout ;
wire \inst4|inst28~2_combout ;
wire \inst|inst28~1_combout ;
wire \inst|inst28~3_combout ;
wire \inst|inst28~_emulated_regout ;
wire \inst|inst28~2_combout ;
wire \inst|inst24~1_combout ;
wire \inst|inst24~3_combout ;
wire \inst|inst24~_emulated_regout ;
wire \inst|inst24~2_combout ;
wire \inst|inst13~1_combout ;
wire \inst|inst13~3_combout ;
wire \inst|inst13~_emulated_regout ;
wire \inst|inst13~2_combout ;
wire \inst|inst12~1_combout ;
wire \inst|inst12~3_combout ;
wire \inst|inst12~_emulated_regout ;
wire \inst|inst12~2_combout ;
wire \inst|inst20~1_combout ;
wire \inst|inst20~3_combout ;
wire \inst|inst20~_emulated_regout ;
wire \inst|inst20~2_combout ;
wire \inst|inst16~1_combout ;
wire \inst|inst16~3_combout ;
wire \inst|inst16~_emulated_regout ;
wire \inst|inst16~2_combout ;
wire \inst|inst11~1_combout ;
wire \inst|inst11~3_combout ;
wire \inst|inst11~_emulated_regout ;
wire \inst|inst11~2_combout ;
wire \inst|inst~1_combout ;
wire \inst|inst~3_combout ;
wire \inst|inst~_emulated_regout ;
wire \inst|inst~2_combout ;
wire \OUTPUT_B_ENABLE~combout ;
wire [31:0] \IN_LOAD~combout ;
wire [31:0] \INPUT_B~combout ;
wire [31:0] \INPUT_A~combout ;


// Location: LCCOMB_X25_Y1_N10
cycloneii_lcell_comb inst7(
// Equation(s):
// \inst7~combout  = LCELL((\WRITE_ENABLE~combout  & \CLOCK~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\WRITE_ENABLE~combout ),
	.datad(\CLOCK~combout ),
	.cin(gnd),
	.combout(\inst7~combout ),
	.cout());
// synopsys translate_off
defparam inst7.lut_mask = 16'hF000;
defparam inst7.sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[31]));
// synopsys translate_off
defparam \INPUT_A[31]~I .input_async_reset = "none";
defparam \INPUT_A[31]~I .input_power_up = "low";
defparam \INPUT_A[31]~I .input_register_mode = "none";
defparam \INPUT_A[31]~I .input_sync_reset = "none";
defparam \INPUT_A[31]~I .oe_async_reset = "none";
defparam \INPUT_A[31]~I .oe_power_up = "low";
defparam \INPUT_A[31]~I .oe_register_mode = "none";
defparam \INPUT_A[31]~I .oe_sync_reset = "none";
defparam \INPUT_A[31]~I .operation_mode = "input";
defparam \INPUT_A[31]~I .output_async_reset = "none";
defparam \INPUT_A[31]~I .output_power_up = "low";
defparam \INPUT_A[31]~I .output_register_mode = "none";
defparam \INPUT_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[29]));
// synopsys translate_off
defparam \INPUT_A[29]~I .input_async_reset = "none";
defparam \INPUT_A[29]~I .input_power_up = "low";
defparam \INPUT_A[29]~I .input_register_mode = "none";
defparam \INPUT_A[29]~I .input_sync_reset = "none";
defparam \INPUT_A[29]~I .oe_async_reset = "none";
defparam \INPUT_A[29]~I .oe_power_up = "low";
defparam \INPUT_A[29]~I .oe_register_mode = "none";
defparam \INPUT_A[29]~I .oe_sync_reset = "none";
defparam \INPUT_A[29]~I .operation_mode = "input";
defparam \INPUT_A[29]~I .output_async_reset = "none";
defparam \INPUT_A[29]~I .output_power_up = "low";
defparam \INPUT_A[29]~I .output_register_mode = "none";
defparam \INPUT_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[27]));
// synopsys translate_off
defparam \INPUT_B[27]~I .input_async_reset = "none";
defparam \INPUT_B[27]~I .input_power_up = "low";
defparam \INPUT_B[27]~I .input_register_mode = "none";
defparam \INPUT_B[27]~I .input_sync_reset = "none";
defparam \INPUT_B[27]~I .oe_async_reset = "none";
defparam \INPUT_B[27]~I .oe_power_up = "low";
defparam \INPUT_B[27]~I .oe_register_mode = "none";
defparam \INPUT_B[27]~I .oe_sync_reset = "none";
defparam \INPUT_B[27]~I .operation_mode = "input";
defparam \INPUT_B[27]~I .output_async_reset = "none";
defparam \INPUT_B[27]~I .output_power_up = "low";
defparam \INPUT_B[27]~I .output_register_mode = "none";
defparam \INPUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[23]));
// synopsys translate_off
defparam \INPUT_A[23]~I .input_async_reset = "none";
defparam \INPUT_A[23]~I .input_power_up = "low";
defparam \INPUT_A[23]~I .input_register_mode = "none";
defparam \INPUT_A[23]~I .input_sync_reset = "none";
defparam \INPUT_A[23]~I .oe_async_reset = "none";
defparam \INPUT_A[23]~I .oe_power_up = "low";
defparam \INPUT_A[23]~I .oe_register_mode = "none";
defparam \INPUT_A[23]~I .oe_sync_reset = "none";
defparam \INPUT_A[23]~I .operation_mode = "input";
defparam \INPUT_A[23]~I .output_async_reset = "none";
defparam \INPUT_A[23]~I .output_power_up = "low";
defparam \INPUT_A[23]~I .output_register_mode = "none";
defparam \INPUT_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[22]));
// synopsys translate_off
defparam \INPUT_B[22]~I .input_async_reset = "none";
defparam \INPUT_B[22]~I .input_power_up = "low";
defparam \INPUT_B[22]~I .input_register_mode = "none";
defparam \INPUT_B[22]~I .input_sync_reset = "none";
defparam \INPUT_B[22]~I .oe_async_reset = "none";
defparam \INPUT_B[22]~I .oe_power_up = "low";
defparam \INPUT_B[22]~I .oe_register_mode = "none";
defparam \INPUT_B[22]~I .oe_sync_reset = "none";
defparam \INPUT_B[22]~I .operation_mode = "input";
defparam \INPUT_B[22]~I .output_async_reset = "none";
defparam \INPUT_B[22]~I .output_power_up = "low";
defparam \INPUT_B[22]~I .output_register_mode = "none";
defparam \INPUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[21]));
// synopsys translate_off
defparam \INPUT_B[21]~I .input_async_reset = "none";
defparam \INPUT_B[21]~I .input_power_up = "low";
defparam \INPUT_B[21]~I .input_register_mode = "none";
defparam \INPUT_B[21]~I .input_sync_reset = "none";
defparam \INPUT_B[21]~I .oe_async_reset = "none";
defparam \INPUT_B[21]~I .oe_power_up = "low";
defparam \INPUT_B[21]~I .oe_register_mode = "none";
defparam \INPUT_B[21]~I .oe_sync_reset = "none";
defparam \INPUT_B[21]~I .operation_mode = "input";
defparam \INPUT_B[21]~I .output_async_reset = "none";
defparam \INPUT_B[21]~I .output_power_up = "low";
defparam \INPUT_B[21]~I .output_register_mode = "none";
defparam \INPUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[18]));
// synopsys translate_off
defparam \INPUT_A[18]~I .input_async_reset = "none";
defparam \INPUT_A[18]~I .input_power_up = "low";
defparam \INPUT_A[18]~I .input_register_mode = "none";
defparam \INPUT_A[18]~I .input_sync_reset = "none";
defparam \INPUT_A[18]~I .oe_async_reset = "none";
defparam \INPUT_A[18]~I .oe_power_up = "low";
defparam \INPUT_A[18]~I .oe_register_mode = "none";
defparam \INPUT_A[18]~I .oe_sync_reset = "none";
defparam \INPUT_A[18]~I .operation_mode = "input";
defparam \INPUT_A[18]~I .output_async_reset = "none";
defparam \INPUT_A[18]~I .output_power_up = "low";
defparam \INPUT_A[18]~I .output_register_mode = "none";
defparam \INPUT_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[10]));
// synopsys translate_off
defparam \INPUT_A[10]~I .input_async_reset = "none";
defparam \INPUT_A[10]~I .input_power_up = "low";
defparam \INPUT_A[10]~I .input_register_mode = "none";
defparam \INPUT_A[10]~I .input_sync_reset = "none";
defparam \INPUT_A[10]~I .oe_async_reset = "none";
defparam \INPUT_A[10]~I .oe_power_up = "low";
defparam \INPUT_A[10]~I .oe_register_mode = "none";
defparam \INPUT_A[10]~I .oe_sync_reset = "none";
defparam \INPUT_A[10]~I .operation_mode = "input";
defparam \INPUT_A[10]~I .output_async_reset = "none";
defparam \INPUT_A[10]~I .output_power_up = "low";
defparam \INPUT_A[10]~I .output_register_mode = "none";
defparam \INPUT_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[8]));
// synopsys translate_off
defparam \INPUT_A[8]~I .input_async_reset = "none";
defparam \INPUT_A[8]~I .input_power_up = "low";
defparam \INPUT_A[8]~I .input_register_mode = "none";
defparam \INPUT_A[8]~I .input_sync_reset = "none";
defparam \INPUT_A[8]~I .oe_async_reset = "none";
defparam \INPUT_A[8]~I .oe_power_up = "low";
defparam \INPUT_A[8]~I .oe_register_mode = "none";
defparam \INPUT_A[8]~I .oe_sync_reset = "none";
defparam \INPUT_A[8]~I .operation_mode = "input";
defparam \INPUT_A[8]~I .output_async_reset = "none";
defparam \INPUT_A[8]~I .output_power_up = "low";
defparam \INPUT_A[8]~I .output_register_mode = "none";
defparam \INPUT_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[6]));
// synopsys translate_off
defparam \INPUT_B[6]~I .input_async_reset = "none";
defparam \INPUT_B[6]~I .input_power_up = "low";
defparam \INPUT_B[6]~I .input_register_mode = "none";
defparam \INPUT_B[6]~I .input_sync_reset = "none";
defparam \INPUT_B[6]~I .oe_async_reset = "none";
defparam \INPUT_B[6]~I .oe_power_up = "low";
defparam \INPUT_B[6]~I .oe_register_mode = "none";
defparam \INPUT_B[6]~I .oe_sync_reset = "none";
defparam \INPUT_B[6]~I .operation_mode = "input";
defparam \INPUT_B[6]~I .output_async_reset = "none";
defparam \INPUT_B[6]~I .output_power_up = "low";
defparam \INPUT_B[6]~I .output_register_mode = "none";
defparam \INPUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[4]));
// synopsys translate_off
defparam \INPUT_B[4]~I .input_async_reset = "none";
defparam \INPUT_B[4]~I .input_power_up = "low";
defparam \INPUT_B[4]~I .input_register_mode = "none";
defparam \INPUT_B[4]~I .input_sync_reset = "none";
defparam \INPUT_B[4]~I .oe_async_reset = "none";
defparam \INPUT_B[4]~I .oe_power_up = "low";
defparam \INPUT_B[4]~I .oe_register_mode = "none";
defparam \INPUT_B[4]~I .oe_sync_reset = "none";
defparam \INPUT_B[4]~I .operation_mode = "input";
defparam \INPUT_B[4]~I .output_async_reset = "none";
defparam \INPUT_B[4]~I .output_power_up = "low";
defparam \INPUT_B[4]~I .output_register_mode = "none";
defparam \INPUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[3]));
// synopsys translate_off
defparam \INPUT_B[3]~I .input_async_reset = "none";
defparam \INPUT_B[3]~I .input_power_up = "low";
defparam \INPUT_B[3]~I .input_register_mode = "none";
defparam \INPUT_B[3]~I .input_sync_reset = "none";
defparam \INPUT_B[3]~I .oe_async_reset = "none";
defparam \INPUT_B[3]~I .oe_power_up = "low";
defparam \INPUT_B[3]~I .oe_register_mode = "none";
defparam \INPUT_B[3]~I .oe_sync_reset = "none";
defparam \INPUT_B[3]~I .operation_mode = "input";
defparam \INPUT_B[3]~I .output_async_reset = "none";
defparam \INPUT_B[3]~I .output_power_up = "low";
defparam \INPUT_B[3]~I .output_register_mode = "none";
defparam \INPUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[2]));
// synopsys translate_off
defparam \INPUT_A[2]~I .input_async_reset = "none";
defparam \INPUT_A[2]~I .input_power_up = "low";
defparam \INPUT_A[2]~I .input_register_mode = "none";
defparam \INPUT_A[2]~I .input_sync_reset = "none";
defparam \INPUT_A[2]~I .oe_async_reset = "none";
defparam \INPUT_A[2]~I .oe_power_up = "low";
defparam \INPUT_A[2]~I .oe_register_mode = "none";
defparam \INPUT_A[2]~I .oe_sync_reset = "none";
defparam \INPUT_A[2]~I .operation_mode = "input";
defparam \INPUT_A[2]~I .output_async_reset = "none";
defparam \INPUT_A[2]~I .output_power_up = "low";
defparam \INPUT_A[2]~I .output_register_mode = "none";
defparam \INPUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[0]));
// synopsys translate_off
defparam \INPUT_B[0]~I .input_async_reset = "none";
defparam \INPUT_B[0]~I .input_power_up = "low";
defparam \INPUT_B[0]~I .input_register_mode = "none";
defparam \INPUT_B[0]~I .input_sync_reset = "none";
defparam \INPUT_B[0]~I .oe_async_reset = "none";
defparam \INPUT_B[0]~I .oe_power_up = "low";
defparam \INPUT_B[0]~I .oe_register_mode = "none";
defparam \INPUT_B[0]~I .oe_sync_reset = "none";
defparam \INPUT_B[0]~I .operation_mode = "input";
defparam \INPUT_B[0]~I .output_async_reset = "none";
defparam \INPUT_B[0]~I .output_power_up = "low";
defparam \INPUT_B[0]~I .output_register_mode = "none";
defparam \INPUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRITE_ENABLE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\WRITE_ENABLE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRITE_ENABLE));
// synopsys translate_off
defparam \WRITE_ENABLE~I .input_async_reset = "none";
defparam \WRITE_ENABLE~I .input_power_up = "low";
defparam \WRITE_ENABLE~I .input_register_mode = "none";
defparam \WRITE_ENABLE~I .input_sync_reset = "none";
defparam \WRITE_ENABLE~I .oe_async_reset = "none";
defparam \WRITE_ENABLE~I .oe_power_up = "low";
defparam \WRITE_ENABLE~I .oe_register_mode = "none";
defparam \WRITE_ENABLE~I .oe_sync_reset = "none";
defparam \WRITE_ENABLE~I .operation_mode = "input";
defparam \WRITE_ENABLE~I .output_async_reset = "none";
defparam \WRITE_ENABLE~I .output_power_up = "low";
defparam \WRITE_ENABLE~I .output_register_mode = "none";
defparam \WRITE_ENABLE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneii_clkctrl \inst7~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\inst7~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\inst7~clkctrl_outclk ));
// synopsys translate_off
defparam \inst7~clkctrl .clock_type = "global clock";
defparam \inst7~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\LOAD~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[31]));
// synopsys translate_off
defparam \INPUT_B[31]~I .input_async_reset = "none";
defparam \INPUT_B[31]~I .input_power_up = "low";
defparam \INPUT_B[31]~I .input_register_mode = "none";
defparam \INPUT_B[31]~I .input_sync_reset = "none";
defparam \INPUT_B[31]~I .oe_async_reset = "none";
defparam \INPUT_B[31]~I .oe_power_up = "low";
defparam \INPUT_B[31]~I .oe_register_mode = "none";
defparam \INPUT_B[31]~I .oe_sync_reset = "none";
defparam \INPUT_B[31]~I .operation_mode = "input";
defparam \INPUT_B[31]~I .output_async_reset = "none";
defparam \INPUT_B[31]~I .output_power_up = "low";
defparam \INPUT_B[31]~I .output_register_mode = "none";
defparam \INPUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \LOAD~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\LOAD~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\LOAD~clkctrl_outclk ));
// synopsys translate_off
defparam \LOAD~clkctrl .clock_type = "global clock";
defparam \LOAD~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N24
cycloneii_lcell_comb \inst6|inst~1 (
// Equation(s):
// \inst6|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [31])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst~1_combout )))

	.dataa(\IN_LOAD~combout [31]),
	.datab(vcc),
	.datac(\inst6|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst~1 .lut_mask = 16'hAAF0;
defparam \inst6|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_SELECT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_SELECT~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_SELECT));
// synopsys translate_off
defparam \INPUT_SELECT~I .input_async_reset = "none";
defparam \INPUT_SELECT~I .input_power_up = "low";
defparam \INPUT_SELECT~I .input_register_mode = "none";
defparam \INPUT_SELECT~I .input_sync_reset = "none";
defparam \INPUT_SELECT~I .oe_async_reset = "none";
defparam \INPUT_SELECT~I .oe_power_up = "low";
defparam \INPUT_SELECT~I .oe_register_mode = "none";
defparam \INPUT_SELECT~I .oe_sync_reset = "none";
defparam \INPUT_SELECT~I .operation_mode = "input";
defparam \INPUT_SELECT~I .output_async_reset = "none";
defparam \INPUT_SELECT~I .output_power_up = "low";
defparam \INPUT_SELECT~I .output_register_mode = "none";
defparam \INPUT_SELECT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N0
cycloneii_lcell_comb \inst6|inst~3 (
// Equation(s):
// \inst6|inst~3_combout  = \inst6|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [31]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [31]))))

	.dataa(\INPUT_A~combout [31]),
	.datab(\INPUT_B~combout [31]),
	.datac(\inst6|inst~1_combout ),
	.datad(\INPUT_SELECT~combout ),
	.cin(gnd),
	.combout(\inst6|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst~3 .lut_mask = 16'h3C5A;
defparam \inst6|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N1
cycloneii_lcell_ff \inst6|inst~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst6|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst~_emulated_regout ));

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[31]));
// synopsys translate_off
defparam \IN_LOAD[31]~I .input_async_reset = "none";
defparam \IN_LOAD[31]~I .input_power_up = "low";
defparam \IN_LOAD[31]~I .input_register_mode = "none";
defparam \IN_LOAD[31]~I .input_sync_reset = "none";
defparam \IN_LOAD[31]~I .oe_async_reset = "none";
defparam \IN_LOAD[31]~I .oe_power_up = "low";
defparam \IN_LOAD[31]~I .oe_register_mode = "none";
defparam \IN_LOAD[31]~I .oe_sync_reset = "none";
defparam \IN_LOAD[31]~I .operation_mode = "input";
defparam \IN_LOAD[31]~I .output_async_reset = "none";
defparam \IN_LOAD[31]~I .output_power_up = "low";
defparam \IN_LOAD[31]~I .output_register_mode = "none";
defparam \IN_LOAD[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N18
cycloneii_lcell_comb \inst6|inst~2 (
// Equation(s):
// \inst6|inst~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [31])))) # (!\LOAD~combout  & (\inst6|inst~_emulated_regout  $ ((\inst6|inst~1_combout ))))

	.dataa(\LOAD~combout ),
	.datab(\inst6|inst~_emulated_regout ),
	.datac(\inst6|inst~1_combout ),
	.datad(\IN_LOAD~combout [31]),
	.cin(gnd),
	.combout(\inst6|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst~2 .lut_mask = 16'hBE14;
defparam \inst6|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUTPUT_A_ENABLE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUTPUT_A_ENABLE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A_ENABLE));
// synopsys translate_off
defparam \OUTPUT_A_ENABLE~I .input_async_reset = "none";
defparam \OUTPUT_A_ENABLE~I .input_power_up = "low";
defparam \OUTPUT_A_ENABLE~I .input_register_mode = "none";
defparam \OUTPUT_A_ENABLE~I .input_sync_reset = "none";
defparam \OUTPUT_A_ENABLE~I .oe_async_reset = "none";
defparam \OUTPUT_A_ENABLE~I .oe_power_up = "low";
defparam \OUTPUT_A_ENABLE~I .oe_register_mode = "none";
defparam \OUTPUT_A_ENABLE~I .oe_sync_reset = "none";
defparam \OUTPUT_A_ENABLE~I .operation_mode = "input";
defparam \OUTPUT_A_ENABLE~I .output_async_reset = "none";
defparam \OUTPUT_A_ENABLE~I .output_power_up = "low";
defparam \OUTPUT_A_ENABLE~I .output_register_mode = "none";
defparam \OUTPUT_A_ENABLE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[30]));
// synopsys translate_off
defparam \IN_LOAD[30]~I .input_async_reset = "none";
defparam \IN_LOAD[30]~I .input_power_up = "low";
defparam \IN_LOAD[30]~I .input_register_mode = "none";
defparam \IN_LOAD[30]~I .input_sync_reset = "none";
defparam \IN_LOAD[30]~I .oe_async_reset = "none";
defparam \IN_LOAD[30]~I .oe_power_up = "low";
defparam \IN_LOAD[30]~I .oe_register_mode = "none";
defparam \IN_LOAD[30]~I .oe_sync_reset = "none";
defparam \IN_LOAD[30]~I .operation_mode = "input";
defparam \IN_LOAD[30]~I .output_async_reset = "none";
defparam \IN_LOAD[30]~I .output_power_up = "low";
defparam \IN_LOAD[30]~I .output_register_mode = "none";
defparam \IN_LOAD[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N24
cycloneii_lcell_comb \inst6|inst11~1 (
// Equation(s):
// \inst6|inst11~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [30])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst11~1_combout )))

	.dataa(\IN_LOAD~combout [30]),
	.datab(vcc),
	.datac(\inst6|inst11~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst11~1 .lut_mask = 16'hAAF0;
defparam \inst6|inst11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[30]));
// synopsys translate_off
defparam \INPUT_B[30]~I .input_async_reset = "none";
defparam \INPUT_B[30]~I .input_power_up = "low";
defparam \INPUT_B[30]~I .input_register_mode = "none";
defparam \INPUT_B[30]~I .input_sync_reset = "none";
defparam \INPUT_B[30]~I .oe_async_reset = "none";
defparam \INPUT_B[30]~I .oe_power_up = "low";
defparam \INPUT_B[30]~I .oe_register_mode = "none";
defparam \INPUT_B[30]~I .oe_sync_reset = "none";
defparam \INPUT_B[30]~I .operation_mode = "input";
defparam \INPUT_B[30]~I .output_async_reset = "none";
defparam \INPUT_B[30]~I .output_power_up = "low";
defparam \INPUT_B[30]~I .output_register_mode = "none";
defparam \INPUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[30]));
// synopsys translate_off
defparam \INPUT_A[30]~I .input_async_reset = "none";
defparam \INPUT_A[30]~I .input_power_up = "low";
defparam \INPUT_A[30]~I .input_register_mode = "none";
defparam \INPUT_A[30]~I .input_sync_reset = "none";
defparam \INPUT_A[30]~I .oe_async_reset = "none";
defparam \INPUT_A[30]~I .oe_power_up = "low";
defparam \INPUT_A[30]~I .oe_register_mode = "none";
defparam \INPUT_A[30]~I .oe_sync_reset = "none";
defparam \INPUT_A[30]~I .operation_mode = "input";
defparam \INPUT_A[30]~I .output_async_reset = "none";
defparam \INPUT_A[30]~I .output_power_up = "low";
defparam \INPUT_A[30]~I .output_register_mode = "none";
defparam \INPUT_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N0
cycloneii_lcell_comb \inst6|inst11~3 (
// Equation(s):
// \inst6|inst11~3_combout  = \inst6|inst11~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [30])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [30])))))

	.dataa(\inst6|inst11~1_combout ),
	.datab(\INPUT_B~combout [30]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [30]),
	.cin(gnd),
	.combout(\inst6|inst11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst11~3 .lut_mask = 16'h656A;
defparam \inst6|inst11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N1
cycloneii_lcell_ff \inst6|inst11~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst6|inst11~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst11~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N10
cycloneii_lcell_comb \inst6|inst11~2 (
// Equation(s):
// \inst6|inst11~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [30])) # (!\LOAD~combout  & ((\inst6|inst11~1_combout  $ (\inst6|inst11~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [30]),
	.datab(\LOAD~combout ),
	.datac(\inst6|inst11~1_combout ),
	.datad(\inst6|inst11~_emulated_regout ),
	.cin(gnd),
	.combout(\inst6|inst11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst11~2 .lut_mask = 16'h8BB8;
defparam \inst6|inst11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[29]));
// synopsys translate_off
defparam \IN_LOAD[29]~I .input_async_reset = "none";
defparam \IN_LOAD[29]~I .input_power_up = "low";
defparam \IN_LOAD[29]~I .input_register_mode = "none";
defparam \IN_LOAD[29]~I .input_sync_reset = "none";
defparam \IN_LOAD[29]~I .oe_async_reset = "none";
defparam \IN_LOAD[29]~I .oe_power_up = "low";
defparam \IN_LOAD[29]~I .oe_register_mode = "none";
defparam \IN_LOAD[29]~I .oe_sync_reset = "none";
defparam \IN_LOAD[29]~I .operation_mode = "input";
defparam \IN_LOAD[29]~I .output_async_reset = "none";
defparam \IN_LOAD[29]~I .output_power_up = "low";
defparam \IN_LOAD[29]~I .output_register_mode = "none";
defparam \IN_LOAD[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N2
cycloneii_lcell_comb \inst6|inst16~1 (
// Equation(s):
// \inst6|inst16~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [29]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst6|inst16~1_combout ))

	.dataa(vcc),
	.datab(\inst6|inst16~1_combout ),
	.datac(\IN_LOAD~combout [29]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst16~1 .lut_mask = 16'hF0CC;
defparam \inst6|inst16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[29]));
// synopsys translate_off
defparam \INPUT_B[29]~I .input_async_reset = "none";
defparam \INPUT_B[29]~I .input_power_up = "low";
defparam \INPUT_B[29]~I .input_register_mode = "none";
defparam \INPUT_B[29]~I .input_sync_reset = "none";
defparam \INPUT_B[29]~I .oe_async_reset = "none";
defparam \INPUT_B[29]~I .oe_power_up = "low";
defparam \INPUT_B[29]~I .oe_register_mode = "none";
defparam \INPUT_B[29]~I .oe_sync_reset = "none";
defparam \INPUT_B[29]~I .operation_mode = "input";
defparam \INPUT_B[29]~I .output_async_reset = "none";
defparam \INPUT_B[29]~I .output_power_up = "low";
defparam \INPUT_B[29]~I .output_register_mode = "none";
defparam \INPUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N28
cycloneii_lcell_comb \inst6|inst16~3 (
// Equation(s):
// \inst6|inst16~3_combout  = \inst6|inst16~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [29]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [29]))))

	.dataa(\INPUT_A~combout [29]),
	.datab(\inst6|inst16~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [29]),
	.cin(gnd),
	.combout(\inst6|inst16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst16~3 .lut_mask = 16'h36C6;
defparam \inst6|inst16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N29
cycloneii_lcell_ff \inst6|inst16~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst6|inst16~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst16~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N6
cycloneii_lcell_comb \inst6|inst16~2 (
// Equation(s):
// \inst6|inst16~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [29])))) # (!\LOAD~combout  & (\inst6|inst16~1_combout  $ (((\inst6|inst16~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst6|inst16~1_combout ),
	.datac(\IN_LOAD~combout [29]),
	.datad(\inst6|inst16~_emulated_regout ),
	.cin(gnd),
	.combout(\inst6|inst16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst16~2 .lut_mask = 16'hB1E4;
defparam \inst6|inst16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[28]));
// synopsys translate_off
defparam \INPUT_A[28]~I .input_async_reset = "none";
defparam \INPUT_A[28]~I .input_power_up = "low";
defparam \INPUT_A[28]~I .input_register_mode = "none";
defparam \INPUT_A[28]~I .input_sync_reset = "none";
defparam \INPUT_A[28]~I .oe_async_reset = "none";
defparam \INPUT_A[28]~I .oe_power_up = "low";
defparam \INPUT_A[28]~I .oe_register_mode = "none";
defparam \INPUT_A[28]~I .oe_sync_reset = "none";
defparam \INPUT_A[28]~I .operation_mode = "input";
defparam \INPUT_A[28]~I .output_async_reset = "none";
defparam \INPUT_A[28]~I .output_power_up = "low";
defparam \INPUT_A[28]~I .output_register_mode = "none";
defparam \INPUT_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[28]));
// synopsys translate_off
defparam \INPUT_B[28]~I .input_async_reset = "none";
defparam \INPUT_B[28]~I .input_power_up = "low";
defparam \INPUT_B[28]~I .input_register_mode = "none";
defparam \INPUT_B[28]~I .input_sync_reset = "none";
defparam \INPUT_B[28]~I .oe_async_reset = "none";
defparam \INPUT_B[28]~I .oe_power_up = "low";
defparam \INPUT_B[28]~I .oe_register_mode = "none";
defparam \INPUT_B[28]~I .oe_sync_reset = "none";
defparam \INPUT_B[28]~I .operation_mode = "input";
defparam \INPUT_B[28]~I .output_async_reset = "none";
defparam \INPUT_B[28]~I .output_power_up = "low";
defparam \INPUT_B[28]~I .output_register_mode = "none";
defparam \INPUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N16
cycloneii_lcell_comb \inst6|inst20~3 (
// Equation(s):
// \inst6|inst20~3_combout  = \inst6|inst20~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [28]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [28]))))

	.dataa(\inst6|inst20~1_combout ),
	.datab(\INPUT_A~combout [28]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [28]),
	.cin(gnd),
	.combout(\inst6|inst20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst20~3 .lut_mask = 16'h56A6;
defparam \inst6|inst20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N17
cycloneii_lcell_ff \inst6|inst20~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst6|inst20~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst20~_emulated_regout ));

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[28]));
// synopsys translate_off
defparam \IN_LOAD[28]~I .input_async_reset = "none";
defparam \IN_LOAD[28]~I .input_power_up = "low";
defparam \IN_LOAD[28]~I .input_register_mode = "none";
defparam \IN_LOAD[28]~I .input_sync_reset = "none";
defparam \IN_LOAD[28]~I .oe_async_reset = "none";
defparam \IN_LOAD[28]~I .oe_power_up = "low";
defparam \IN_LOAD[28]~I .oe_register_mode = "none";
defparam \IN_LOAD[28]~I .oe_sync_reset = "none";
defparam \IN_LOAD[28]~I .operation_mode = "input";
defparam \IN_LOAD[28]~I .output_async_reset = "none";
defparam \IN_LOAD[28]~I .output_power_up = "low";
defparam \IN_LOAD[28]~I .output_register_mode = "none";
defparam \IN_LOAD[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N12
cycloneii_lcell_comb \inst6|inst20~1 (
// Equation(s):
// \inst6|inst20~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [28])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst20~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [28]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst6|inst20~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst20~1 .lut_mask = 16'hCFC0;
defparam \inst6|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N18
cycloneii_lcell_comb \inst6|inst20~2 (
// Equation(s):
// \inst6|inst20~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [28])))) # (!\LOAD~combout  & (\inst6|inst20~_emulated_regout  $ ((\inst6|inst20~1_combout ))))

	.dataa(\inst6|inst20~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\inst6|inst20~1_combout ),
	.datad(\IN_LOAD~combout [28]),
	.cin(gnd),
	.combout(\inst6|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst20~2 .lut_mask = 16'hDE12;
defparam \inst6|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[27]));
// synopsys translate_off
defparam \IN_LOAD[27]~I .input_async_reset = "none";
defparam \IN_LOAD[27]~I .input_power_up = "low";
defparam \IN_LOAD[27]~I .input_register_mode = "none";
defparam \IN_LOAD[27]~I .input_sync_reset = "none";
defparam \IN_LOAD[27]~I .oe_async_reset = "none";
defparam \IN_LOAD[27]~I .oe_power_up = "low";
defparam \IN_LOAD[27]~I .oe_register_mode = "none";
defparam \IN_LOAD[27]~I .oe_sync_reset = "none";
defparam \IN_LOAD[27]~I .operation_mode = "input";
defparam \IN_LOAD[27]~I .output_async_reset = "none";
defparam \IN_LOAD[27]~I .output_power_up = "low";
defparam \IN_LOAD[27]~I .output_register_mode = "none";
defparam \IN_LOAD[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[27]));
// synopsys translate_off
defparam \INPUT_A[27]~I .input_async_reset = "none";
defparam \INPUT_A[27]~I .input_power_up = "low";
defparam \INPUT_A[27]~I .input_register_mode = "none";
defparam \INPUT_A[27]~I .input_sync_reset = "none";
defparam \INPUT_A[27]~I .oe_async_reset = "none";
defparam \INPUT_A[27]~I .oe_power_up = "low";
defparam \INPUT_A[27]~I .oe_register_mode = "none";
defparam \INPUT_A[27]~I .oe_sync_reset = "none";
defparam \INPUT_A[27]~I .operation_mode = "input";
defparam \INPUT_A[27]~I .output_async_reset = "none";
defparam \INPUT_A[27]~I .output_power_up = "low";
defparam \INPUT_A[27]~I .output_register_mode = "none";
defparam \INPUT_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N30
cycloneii_lcell_comb \inst6|inst12~1 (
// Equation(s):
// \inst6|inst12~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [27])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst6|inst12~1_combout )))

	.dataa(\IN_LOAD~combout [27]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst6|inst12~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst12~1 .lut_mask = 16'hAFA0;
defparam \inst6|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y4_N20
cycloneii_lcell_comb \inst6|inst12~3 (
// Equation(s):
// \inst6|inst12~3_combout  = \inst6|inst12~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [27])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [27])))))

	.dataa(\INPUT_B~combout [27]),
	.datab(\INPUT_A~combout [27]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\inst6|inst12~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst12~3 .lut_mask = 16'h53AC;
defparam \inst6|inst12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y4_N21
cycloneii_lcell_ff \inst6|inst12~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst6|inst12~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst12~_emulated_regout ));

// Location: LCCOMB_X49_Y4_N22
cycloneii_lcell_comb \inst6|inst12~2 (
// Equation(s):
// \inst6|inst12~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [27])) # (!\LOAD~combout  & ((\inst6|inst12~_emulated_regout  $ (\inst6|inst12~1_combout ))))

	.dataa(\IN_LOAD~combout [27]),
	.datab(\LOAD~combout ),
	.datac(\inst6|inst12~_emulated_regout ),
	.datad(\inst6|inst12~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst12~2 .lut_mask = 16'h8BB8;
defparam \inst6|inst12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[26]));
// synopsys translate_off
defparam \IN_LOAD[26]~I .input_async_reset = "none";
defparam \IN_LOAD[26]~I .input_power_up = "low";
defparam \IN_LOAD[26]~I .input_register_mode = "none";
defparam \IN_LOAD[26]~I .input_sync_reset = "none";
defparam \IN_LOAD[26]~I .oe_async_reset = "none";
defparam \IN_LOAD[26]~I .oe_power_up = "low";
defparam \IN_LOAD[26]~I .oe_register_mode = "none";
defparam \IN_LOAD[26]~I .oe_sync_reset = "none";
defparam \IN_LOAD[26]~I .operation_mode = "input";
defparam \IN_LOAD[26]~I .output_async_reset = "none";
defparam \IN_LOAD[26]~I .output_power_up = "low";
defparam \IN_LOAD[26]~I .output_register_mode = "none";
defparam \IN_LOAD[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N10
cycloneii_lcell_comb \inst6|inst13~1 (
// Equation(s):
// \inst6|inst13~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [26]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst6|inst13~1_combout ))

	.dataa(\inst6|inst13~1_combout ),
	.datab(vcc),
	.datac(\IN_LOAD~combout [26]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst13~1 .lut_mask = 16'hF0AA;
defparam \inst6|inst13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[26]));
// synopsys translate_off
defparam \INPUT_A[26]~I .input_async_reset = "none";
defparam \INPUT_A[26]~I .input_power_up = "low";
defparam \INPUT_A[26]~I .input_register_mode = "none";
defparam \INPUT_A[26]~I .input_sync_reset = "none";
defparam \INPUT_A[26]~I .oe_async_reset = "none";
defparam \INPUT_A[26]~I .oe_power_up = "low";
defparam \INPUT_A[26]~I .oe_register_mode = "none";
defparam \INPUT_A[26]~I .oe_sync_reset = "none";
defparam \INPUT_A[26]~I .operation_mode = "input";
defparam \INPUT_A[26]~I .output_async_reset = "none";
defparam \INPUT_A[26]~I .output_power_up = "low";
defparam \INPUT_A[26]~I .output_register_mode = "none";
defparam \INPUT_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[26]));
// synopsys translate_off
defparam \INPUT_B[26]~I .input_async_reset = "none";
defparam \INPUT_B[26]~I .input_power_up = "low";
defparam \INPUT_B[26]~I .input_register_mode = "none";
defparam \INPUT_B[26]~I .input_sync_reset = "none";
defparam \INPUT_B[26]~I .oe_async_reset = "none";
defparam \INPUT_B[26]~I .oe_power_up = "low";
defparam \INPUT_B[26]~I .oe_register_mode = "none";
defparam \INPUT_B[26]~I .oe_sync_reset = "none";
defparam \INPUT_B[26]~I .operation_mode = "input";
defparam \INPUT_B[26]~I .output_async_reset = "none";
defparam \INPUT_B[26]~I .output_power_up = "low";
defparam \INPUT_B[26]~I .output_register_mode = "none";
defparam \INPUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N28
cycloneii_lcell_comb \inst6|inst13~3 (
// Equation(s):
// \inst6|inst13~3_combout  = \inst6|inst13~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [26]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [26]))))

	.dataa(\inst6|inst13~1_combout ),
	.datab(\INPUT_A~combout [26]),
	.datac(\INPUT_B~combout [26]),
	.datad(\INPUT_SELECT~combout ),
	.cin(gnd),
	.combout(\inst6|inst13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst13~3 .lut_mask = 16'h5A66;
defparam \inst6|inst13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N29
cycloneii_lcell_ff \inst6|inst13~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst6|inst13~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst13~_emulated_regout ));

// Location: LCCOMB_X1_Y4_N6
cycloneii_lcell_comb \inst6|inst13~2 (
// Equation(s):
// \inst6|inst13~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [26])))) # (!\LOAD~combout  & (\inst6|inst13~1_combout  $ ((\inst6|inst13~_emulated_regout ))))

	.dataa(\inst6|inst13~1_combout ),
	.datab(\inst6|inst13~_emulated_regout ),
	.datac(\IN_LOAD~combout [26]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst6|inst13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst13~2 .lut_mask = 16'hF066;
defparam \inst6|inst13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[25]));
// synopsys translate_off
defparam \IN_LOAD[25]~I .input_async_reset = "none";
defparam \IN_LOAD[25]~I .input_power_up = "low";
defparam \IN_LOAD[25]~I .input_register_mode = "none";
defparam \IN_LOAD[25]~I .input_sync_reset = "none";
defparam \IN_LOAD[25]~I .oe_async_reset = "none";
defparam \IN_LOAD[25]~I .oe_power_up = "low";
defparam \IN_LOAD[25]~I .oe_register_mode = "none";
defparam \IN_LOAD[25]~I .oe_sync_reset = "none";
defparam \IN_LOAD[25]~I .operation_mode = "input";
defparam \IN_LOAD[25]~I .output_async_reset = "none";
defparam \IN_LOAD[25]~I .output_power_up = "low";
defparam \IN_LOAD[25]~I .output_register_mode = "none";
defparam \IN_LOAD[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N12
cycloneii_lcell_comb \inst6|inst24~1 (
// Equation(s):
// \inst6|inst24~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [25]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst6|inst24~1_combout ))

	.dataa(\inst6|inst24~1_combout ),
	.datab(vcc),
	.datac(\IN_LOAD~combout [25]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst24~1 .lut_mask = 16'hF0AA;
defparam \inst6|inst24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[25]));
// synopsys translate_off
defparam \INPUT_A[25]~I .input_async_reset = "none";
defparam \INPUT_A[25]~I .input_power_up = "low";
defparam \INPUT_A[25]~I .input_register_mode = "none";
defparam \INPUT_A[25]~I .input_sync_reset = "none";
defparam \INPUT_A[25]~I .oe_async_reset = "none";
defparam \INPUT_A[25]~I .oe_power_up = "low";
defparam \INPUT_A[25]~I .oe_register_mode = "none";
defparam \INPUT_A[25]~I .oe_sync_reset = "none";
defparam \INPUT_A[25]~I .operation_mode = "input";
defparam \INPUT_A[25]~I .output_async_reset = "none";
defparam \INPUT_A[25]~I .output_power_up = "low";
defparam \INPUT_A[25]~I .output_register_mode = "none";
defparam \INPUT_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[25]));
// synopsys translate_off
defparam \INPUT_B[25]~I .input_async_reset = "none";
defparam \INPUT_B[25]~I .input_power_up = "low";
defparam \INPUT_B[25]~I .input_register_mode = "none";
defparam \INPUT_B[25]~I .input_sync_reset = "none";
defparam \INPUT_B[25]~I .oe_async_reset = "none";
defparam \INPUT_B[25]~I .oe_power_up = "low";
defparam \INPUT_B[25]~I .oe_register_mode = "none";
defparam \INPUT_B[25]~I .oe_sync_reset = "none";
defparam \INPUT_B[25]~I .operation_mode = "input";
defparam \INPUT_B[25]~I .output_async_reset = "none";
defparam \INPUT_B[25]~I .output_power_up = "low";
defparam \INPUT_B[25]~I .output_register_mode = "none";
defparam \INPUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N8
cycloneii_lcell_comb \inst6|inst24~3 (
// Equation(s):
// \inst6|inst24~3_combout  = \inst6|inst24~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [25]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [25]))))

	.dataa(\inst6|inst24~1_combout ),
	.datab(\INPUT_A~combout [25]),
	.datac(\INPUT_B~combout [25]),
	.datad(\INPUT_SELECT~combout ),
	.cin(gnd),
	.combout(\inst6|inst24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst24~3 .lut_mask = 16'h5A66;
defparam \inst6|inst24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N9
cycloneii_lcell_ff \inst6|inst24~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst6|inst24~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst24~_emulated_regout ));

// Location: LCCOMB_X1_Y4_N26
cycloneii_lcell_comb \inst6|inst24~2 (
// Equation(s):
// \inst6|inst24~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [25])))) # (!\LOAD~combout  & (\inst6|inst24~1_combout  $ ((\inst6|inst24~_emulated_regout ))))

	.dataa(\inst6|inst24~1_combout ),
	.datab(\inst6|inst24~_emulated_regout ),
	.datac(\IN_LOAD~combout [25]),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst6|inst24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst24~2 .lut_mask = 16'hF066;
defparam \inst6|inst24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[24]));
// synopsys translate_off
defparam \IN_LOAD[24]~I .input_async_reset = "none";
defparam \IN_LOAD[24]~I .input_power_up = "low";
defparam \IN_LOAD[24]~I .input_register_mode = "none";
defparam \IN_LOAD[24]~I .input_sync_reset = "none";
defparam \IN_LOAD[24]~I .oe_async_reset = "none";
defparam \IN_LOAD[24]~I .oe_power_up = "low";
defparam \IN_LOAD[24]~I .oe_register_mode = "none";
defparam \IN_LOAD[24]~I .oe_sync_reset = "none";
defparam \IN_LOAD[24]~I .operation_mode = "input";
defparam \IN_LOAD[24]~I .output_async_reset = "none";
defparam \IN_LOAD[24]~I .output_power_up = "low";
defparam \IN_LOAD[24]~I .output_register_mode = "none";
defparam \IN_LOAD[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[24]));
// synopsys translate_off
defparam \INPUT_B[24]~I .input_async_reset = "none";
defparam \INPUT_B[24]~I .input_power_up = "low";
defparam \INPUT_B[24]~I .input_register_mode = "none";
defparam \INPUT_B[24]~I .input_sync_reset = "none";
defparam \INPUT_B[24]~I .oe_async_reset = "none";
defparam \INPUT_B[24]~I .oe_power_up = "low";
defparam \INPUT_B[24]~I .oe_register_mode = "none";
defparam \INPUT_B[24]~I .oe_sync_reset = "none";
defparam \INPUT_B[24]~I .operation_mode = "input";
defparam \INPUT_B[24]~I .output_async_reset = "none";
defparam \INPUT_B[24]~I .output_power_up = "low";
defparam \INPUT_B[24]~I .output_register_mode = "none";
defparam \INPUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[24]));
// synopsys translate_off
defparam \INPUT_A[24]~I .input_async_reset = "none";
defparam \INPUT_A[24]~I .input_power_up = "low";
defparam \INPUT_A[24]~I .input_register_mode = "none";
defparam \INPUT_A[24]~I .input_sync_reset = "none";
defparam \INPUT_A[24]~I .oe_async_reset = "none";
defparam \INPUT_A[24]~I .oe_power_up = "low";
defparam \INPUT_A[24]~I .oe_register_mode = "none";
defparam \INPUT_A[24]~I .oe_sync_reset = "none";
defparam \INPUT_A[24]~I .operation_mode = "input";
defparam \INPUT_A[24]~I .output_async_reset = "none";
defparam \INPUT_A[24]~I .output_power_up = "low";
defparam \INPUT_A[24]~I .output_register_mode = "none";
defparam \INPUT_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N30
cycloneii_lcell_comb \inst6|inst28~1 (
// Equation(s):
// \inst6|inst28~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [24]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst6|inst28~1_combout ))

	.dataa(vcc),
	.datab(\inst6|inst28~1_combout ),
	.datac(\IN_LOAD~combout [24]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst6|inst28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst28~1 .lut_mask = 16'hF0CC;
defparam \inst6|inst28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N20
cycloneii_lcell_comb \inst6|inst28~3 (
// Equation(s):
// \inst6|inst28~3_combout  = \inst6|inst28~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [24])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [24])))))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_B~combout [24]),
	.datac(\INPUT_A~combout [24]),
	.datad(\inst6|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst28~3 .lut_mask = 16'h27D8;
defparam \inst6|inst28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y4_N21
cycloneii_lcell_ff \inst6|inst28~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst6|inst28~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst6|inst28~_emulated_regout ));

// Location: LCCOMB_X1_Y4_N22
cycloneii_lcell_comb \inst6|inst28~2 (
// Equation(s):
// \inst6|inst28~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [24])) # (!\LOAD~combout  & ((\inst6|inst28~_emulated_regout  $ (\inst6|inst28~1_combout ))))

	.dataa(\LOAD~combout ),
	.datab(\IN_LOAD~combout [24]),
	.datac(\inst6|inst28~_emulated_regout ),
	.datad(\inst6|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst6|inst28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst6|inst28~2 .lut_mask = 16'h8DD8;
defparam \inst6|inst28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneii_lcell_comb \inst5|inst~1 (
// Equation(s):
// \inst5|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [23])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst~1_combout )))

	.dataa(\IN_LOAD~combout [23]),
	.datab(vcc),
	.datac(\inst5|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst~1 .lut_mask = 16'hAAF0;
defparam \inst5|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[23]));
// synopsys translate_off
defparam \INPUT_B[23]~I .input_async_reset = "none";
defparam \INPUT_B[23]~I .input_power_up = "low";
defparam \INPUT_B[23]~I .input_register_mode = "none";
defparam \INPUT_B[23]~I .input_sync_reset = "none";
defparam \INPUT_B[23]~I .oe_async_reset = "none";
defparam \INPUT_B[23]~I .oe_power_up = "low";
defparam \INPUT_B[23]~I .oe_register_mode = "none";
defparam \INPUT_B[23]~I .oe_sync_reset = "none";
defparam \INPUT_B[23]~I .operation_mode = "input";
defparam \INPUT_B[23]~I .output_async_reset = "none";
defparam \INPUT_B[23]~I .output_power_up = "low";
defparam \INPUT_B[23]~I .output_register_mode = "none";
defparam \INPUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneii_lcell_comb \inst5|inst~3 (
// Equation(s):
// \inst5|inst~3_combout  = \inst5|inst~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [23]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [23]))))

	.dataa(\INPUT_A~combout [23]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\inst5|inst~1_combout ),
	.datad(\INPUT_B~combout [23]),
	.cin(gnd),
	.combout(\inst5|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst~3 .lut_mask = 16'h1ED2;
defparam \inst5|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N1
cycloneii_lcell_ff \inst5|inst~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst5|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst~_emulated_regout ));

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[23]));
// synopsys translate_off
defparam \IN_LOAD[23]~I .input_async_reset = "none";
defparam \IN_LOAD[23]~I .input_power_up = "low";
defparam \IN_LOAD[23]~I .input_register_mode = "none";
defparam \IN_LOAD[23]~I .input_sync_reset = "none";
defparam \IN_LOAD[23]~I .oe_async_reset = "none";
defparam \IN_LOAD[23]~I .oe_power_up = "low";
defparam \IN_LOAD[23]~I .oe_register_mode = "none";
defparam \IN_LOAD[23]~I .oe_sync_reset = "none";
defparam \IN_LOAD[23]~I .operation_mode = "input";
defparam \IN_LOAD[23]~I .output_async_reset = "none";
defparam \IN_LOAD[23]~I .output_power_up = "low";
defparam \IN_LOAD[23]~I .output_register_mode = "none";
defparam \IN_LOAD[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneii_lcell_comb \inst5|inst~2 (
// Equation(s):
// \inst5|inst~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [23])))) # (!\LOAD~combout  & (\inst5|inst~1_combout  $ ((\inst5|inst~_emulated_regout ))))

	.dataa(\inst5|inst~1_combout ),
	.datab(\inst5|inst~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [23]),
	.cin(gnd),
	.combout(\inst5|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst~2 .lut_mask = 16'hF606;
defparam \inst5|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[22]));
// synopsys translate_off
defparam \IN_LOAD[22]~I .input_async_reset = "none";
defparam \IN_LOAD[22]~I .input_power_up = "low";
defparam \IN_LOAD[22]~I .input_register_mode = "none";
defparam \IN_LOAD[22]~I .input_sync_reset = "none";
defparam \IN_LOAD[22]~I .oe_async_reset = "none";
defparam \IN_LOAD[22]~I .oe_power_up = "low";
defparam \IN_LOAD[22]~I .oe_register_mode = "none";
defparam \IN_LOAD[22]~I .oe_sync_reset = "none";
defparam \IN_LOAD[22]~I .operation_mode = "input";
defparam \IN_LOAD[22]~I .output_async_reset = "none";
defparam \IN_LOAD[22]~I .output_power_up = "low";
defparam \IN_LOAD[22]~I .output_register_mode = "none";
defparam \IN_LOAD[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N24
cycloneii_lcell_comb \inst5|inst11~1 (
// Equation(s):
// \inst5|inst11~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [22])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst11~1_combout )))

	.dataa(\IN_LOAD~combout [22]),
	.datab(vcc),
	.datac(\inst5|inst11~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst11~1 .lut_mask = 16'hAAF0;
defparam \inst5|inst11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[22]));
// synopsys translate_off
defparam \INPUT_A[22]~I .input_async_reset = "none";
defparam \INPUT_A[22]~I .input_power_up = "low";
defparam \INPUT_A[22]~I .input_register_mode = "none";
defparam \INPUT_A[22]~I .input_sync_reset = "none";
defparam \INPUT_A[22]~I .oe_async_reset = "none";
defparam \INPUT_A[22]~I .oe_power_up = "low";
defparam \INPUT_A[22]~I .oe_register_mode = "none";
defparam \INPUT_A[22]~I .oe_sync_reset = "none";
defparam \INPUT_A[22]~I .operation_mode = "input";
defparam \INPUT_A[22]~I .output_async_reset = "none";
defparam \INPUT_A[22]~I .output_power_up = "low";
defparam \INPUT_A[22]~I .output_register_mode = "none";
defparam \INPUT_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N0
cycloneii_lcell_comb \inst5|inst11~3 (
// Equation(s):
// \inst5|inst11~3_combout  = \inst5|inst11~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [22])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [22])))))

	.dataa(\INPUT_B~combout [22]),
	.datab(\INPUT_A~combout [22]),
	.datac(\inst5|inst11~1_combout ),
	.datad(\INPUT_SELECT~combout ),
	.cin(gnd),
	.combout(\inst5|inst11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst11~3 .lut_mask = 16'h5A3C;
defparam \inst5|inst11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N1
cycloneii_lcell_ff \inst5|inst11~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst5|inst11~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst11~_emulated_regout ));

// Location: LCCOMB_X19_Y26_N10
cycloneii_lcell_comb \inst5|inst11~2 (
// Equation(s):
// \inst5|inst11~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [22])) # (!\LOAD~combout  & ((\inst5|inst11~1_combout  $ (\inst5|inst11~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [22]),
	.datab(\LOAD~combout ),
	.datac(\inst5|inst11~1_combout ),
	.datad(\inst5|inst11~_emulated_regout ),
	.cin(gnd),
	.combout(\inst5|inst11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst11~2 .lut_mask = 16'h8BB8;
defparam \inst5|inst11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[21]));
// synopsys translate_off
defparam \IN_LOAD[21]~I .input_async_reset = "none";
defparam \IN_LOAD[21]~I .input_power_up = "low";
defparam \IN_LOAD[21]~I .input_register_mode = "none";
defparam \IN_LOAD[21]~I .input_sync_reset = "none";
defparam \IN_LOAD[21]~I .oe_async_reset = "none";
defparam \IN_LOAD[21]~I .oe_power_up = "low";
defparam \IN_LOAD[21]~I .oe_register_mode = "none";
defparam \IN_LOAD[21]~I .oe_sync_reset = "none";
defparam \IN_LOAD[21]~I .operation_mode = "input";
defparam \IN_LOAD[21]~I .output_async_reset = "none";
defparam \IN_LOAD[21]~I .output_power_up = "low";
defparam \IN_LOAD[21]~I .output_register_mode = "none";
defparam \IN_LOAD[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
cycloneii_lcell_comb \inst5|inst16~1 (
// Equation(s):
// \inst5|inst16~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [21]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst5|inst16~1_combout ))

	.dataa(vcc),
	.datab(\inst5|inst16~1_combout ),
	.datac(\IN_LOAD~combout [21]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst16~1 .lut_mask = 16'hF0CC;
defparam \inst5|inst16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[21]));
// synopsys translate_off
defparam \INPUT_A[21]~I .input_async_reset = "none";
defparam \INPUT_A[21]~I .input_power_up = "low";
defparam \INPUT_A[21]~I .input_register_mode = "none";
defparam \INPUT_A[21]~I .input_sync_reset = "none";
defparam \INPUT_A[21]~I .oe_async_reset = "none";
defparam \INPUT_A[21]~I .oe_power_up = "low";
defparam \INPUT_A[21]~I .oe_register_mode = "none";
defparam \INPUT_A[21]~I .oe_sync_reset = "none";
defparam \INPUT_A[21]~I .operation_mode = "input";
defparam \INPUT_A[21]~I .output_async_reset = "none";
defparam \INPUT_A[21]~I .output_power_up = "low";
defparam \INPUT_A[21]~I .output_register_mode = "none";
defparam \INPUT_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneii_lcell_comb \inst5|inst16~3 (
// Equation(s):
// \inst5|inst16~3_combout  = \inst5|inst16~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [21])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [21])))))

	.dataa(\INPUT_B~combout [21]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [21]),
	.datad(\inst5|inst16~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst16~3 .lut_mask = 16'h47B8;
defparam \inst5|inst16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N29
cycloneii_lcell_ff \inst5|inst16~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst5|inst16~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst16~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N22
cycloneii_lcell_comb \inst5|inst16~2 (
// Equation(s):
// \inst5|inst16~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [21])) # (!\LOAD~combout  & ((\inst5|inst16~1_combout  $ (\inst5|inst16~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [21]),
	.datab(\inst5|inst16~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst5|inst16~_emulated_regout ),
	.cin(gnd),
	.combout(\inst5|inst16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst16~2 .lut_mask = 16'hA3AC;
defparam \inst5|inst16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[20]));
// synopsys translate_off
defparam \IN_LOAD[20]~I .input_async_reset = "none";
defparam \IN_LOAD[20]~I .input_power_up = "low";
defparam \IN_LOAD[20]~I .input_register_mode = "none";
defparam \IN_LOAD[20]~I .input_sync_reset = "none";
defparam \IN_LOAD[20]~I .oe_async_reset = "none";
defparam \IN_LOAD[20]~I .oe_power_up = "low";
defparam \IN_LOAD[20]~I .oe_register_mode = "none";
defparam \IN_LOAD[20]~I .oe_sync_reset = "none";
defparam \IN_LOAD[20]~I .operation_mode = "input";
defparam \IN_LOAD[20]~I .output_async_reset = "none";
defparam \IN_LOAD[20]~I .output_power_up = "low";
defparam \IN_LOAD[20]~I .output_register_mode = "none";
defparam \IN_LOAD[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneii_lcell_comb \inst5|inst20~1 (
// Equation(s):
// \inst5|inst20~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [20])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst20~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [20]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst5|inst20~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst20~1 .lut_mask = 16'hCFC0;
defparam \inst5|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[20]));
// synopsys translate_off
defparam \INPUT_B[20]~I .input_async_reset = "none";
defparam \INPUT_B[20]~I .input_power_up = "low";
defparam \INPUT_B[20]~I .input_register_mode = "none";
defparam \INPUT_B[20]~I .input_sync_reset = "none";
defparam \INPUT_B[20]~I .oe_async_reset = "none";
defparam \INPUT_B[20]~I .oe_power_up = "low";
defparam \INPUT_B[20]~I .oe_register_mode = "none";
defparam \INPUT_B[20]~I .oe_sync_reset = "none";
defparam \INPUT_B[20]~I .operation_mode = "input";
defparam \INPUT_B[20]~I .output_async_reset = "none";
defparam \INPUT_B[20]~I .output_power_up = "low";
defparam \INPUT_B[20]~I .output_register_mode = "none";
defparam \INPUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[20]));
// synopsys translate_off
defparam \INPUT_A[20]~I .input_async_reset = "none";
defparam \INPUT_A[20]~I .input_power_up = "low";
defparam \INPUT_A[20]~I .input_register_mode = "none";
defparam \INPUT_A[20]~I .input_sync_reset = "none";
defparam \INPUT_A[20]~I .oe_async_reset = "none";
defparam \INPUT_A[20]~I .oe_power_up = "low";
defparam \INPUT_A[20]~I .oe_register_mode = "none";
defparam \INPUT_A[20]~I .oe_sync_reset = "none";
defparam \INPUT_A[20]~I .operation_mode = "input";
defparam \INPUT_A[20]~I .output_async_reset = "none";
defparam \INPUT_A[20]~I .output_power_up = "low";
defparam \INPUT_A[20]~I .output_register_mode = "none";
defparam \INPUT_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneii_lcell_comb \inst5|inst20~3 (
// Equation(s):
// \inst5|inst20~3_combout  = \inst5|inst20~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [20])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [20])))))

	.dataa(\inst5|inst20~1_combout ),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [20]),
	.datad(\INPUT_A~combout [20]),
	.cin(gnd),
	.combout(\inst5|inst20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst20~3 .lut_mask = 16'h596A;
defparam \inst5|inst20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N17
cycloneii_lcell_ff \inst5|inst20~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst5|inst20~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst20~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N10
cycloneii_lcell_comb \inst5|inst20~2 (
// Equation(s):
// \inst5|inst20~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [20])))) # (!\LOAD~combout  & (\inst5|inst20~1_combout  $ ((\inst5|inst20~_emulated_regout ))))

	.dataa(\inst5|inst20~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst5|inst20~_emulated_regout ),
	.datad(\IN_LOAD~combout [20]),
	.cin(gnd),
	.combout(\inst5|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst20~2 .lut_mask = 16'hDE12;
defparam \inst5|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[19]));
// synopsys translate_off
defparam \IN_LOAD[19]~I .input_async_reset = "none";
defparam \IN_LOAD[19]~I .input_power_up = "low";
defparam \IN_LOAD[19]~I .input_register_mode = "none";
defparam \IN_LOAD[19]~I .input_sync_reset = "none";
defparam \IN_LOAD[19]~I .oe_async_reset = "none";
defparam \IN_LOAD[19]~I .oe_power_up = "low";
defparam \IN_LOAD[19]~I .oe_register_mode = "none";
defparam \IN_LOAD[19]~I .oe_sync_reset = "none";
defparam \IN_LOAD[19]~I .operation_mode = "input";
defparam \IN_LOAD[19]~I .output_async_reset = "none";
defparam \IN_LOAD[19]~I .output_power_up = "low";
defparam \IN_LOAD[19]~I .output_register_mode = "none";
defparam \IN_LOAD[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneii_lcell_comb \inst5|inst12~1 (
// Equation(s):
// \inst5|inst12~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [19]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst5|inst12~1_combout ))

	.dataa(\inst5|inst12~1_combout ),
	.datab(\IN_LOAD~combout [19]),
	.datac(vcc),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst12~1 .lut_mask = 16'hCCAA;
defparam \inst5|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[19]));
// synopsys translate_off
defparam \INPUT_B[19]~I .input_async_reset = "none";
defparam \INPUT_B[19]~I .input_power_up = "low";
defparam \INPUT_B[19]~I .input_register_mode = "none";
defparam \INPUT_B[19]~I .input_sync_reset = "none";
defparam \INPUT_B[19]~I .oe_async_reset = "none";
defparam \INPUT_B[19]~I .oe_power_up = "low";
defparam \INPUT_B[19]~I .oe_register_mode = "none";
defparam \INPUT_B[19]~I .oe_sync_reset = "none";
defparam \INPUT_B[19]~I .operation_mode = "input";
defparam \INPUT_B[19]~I .output_async_reset = "none";
defparam \INPUT_B[19]~I .output_power_up = "low";
defparam \INPUT_B[19]~I .output_register_mode = "none";
defparam \INPUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[19]));
// synopsys translate_off
defparam \INPUT_A[19]~I .input_async_reset = "none";
defparam \INPUT_A[19]~I .input_power_up = "low";
defparam \INPUT_A[19]~I .input_register_mode = "none";
defparam \INPUT_A[19]~I .input_sync_reset = "none";
defparam \INPUT_A[19]~I .oe_async_reset = "none";
defparam \INPUT_A[19]~I .oe_power_up = "low";
defparam \INPUT_A[19]~I .oe_register_mode = "none";
defparam \INPUT_A[19]~I .oe_sync_reset = "none";
defparam \INPUT_A[19]~I .operation_mode = "input";
defparam \INPUT_A[19]~I .output_async_reset = "none";
defparam \INPUT_A[19]~I .output_power_up = "low";
defparam \INPUT_A[19]~I .output_register_mode = "none";
defparam \INPUT_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneii_lcell_comb \inst5|inst12~3 (
// Equation(s):
// \inst5|inst12~3_combout  = \inst5|inst12~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [19])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [19])))))

	.dataa(\inst5|inst12~1_combout ),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [19]),
	.datad(\INPUT_A~combout [19]),
	.cin(gnd),
	.combout(\inst5|inst12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst12~3 .lut_mask = 16'h596A;
defparam \inst5|inst12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N21
cycloneii_lcell_ff \inst5|inst12~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst5|inst12~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst12~_emulated_regout ));

// Location: LCCOMB_X49_Y25_N30
cycloneii_lcell_comb \inst5|inst12~2 (
// Equation(s):
// \inst5|inst12~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [19])))) # (!\LOAD~combout  & (\inst5|inst12~1_combout  $ ((\inst5|inst12~_emulated_regout ))))

	.dataa(\inst5|inst12~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\inst5|inst12~_emulated_regout ),
	.datad(\IN_LOAD~combout [19]),
	.cin(gnd),
	.combout(\inst5|inst12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst12~2 .lut_mask = 16'hDE12;
defparam \inst5|inst12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N2
cycloneii_lcell_comb \inst5|inst13~1 (
// Equation(s):
// \inst5|inst13~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [18])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst5|inst13~1_combout )))

	.dataa(\IN_LOAD~combout [18]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst5|inst13~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst13~1 .lut_mask = 16'hAFA0;
defparam \inst5|inst13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[18]));
// synopsys translate_off
defparam \IN_LOAD[18]~I .input_async_reset = "none";
defparam \IN_LOAD[18]~I .input_power_up = "low";
defparam \IN_LOAD[18]~I .input_register_mode = "none";
defparam \IN_LOAD[18]~I .input_sync_reset = "none";
defparam \IN_LOAD[18]~I .oe_async_reset = "none";
defparam \IN_LOAD[18]~I .oe_power_up = "low";
defparam \IN_LOAD[18]~I .oe_register_mode = "none";
defparam \IN_LOAD[18]~I .oe_sync_reset = "none";
defparam \IN_LOAD[18]~I .operation_mode = "input";
defparam \IN_LOAD[18]~I .output_async_reset = "none";
defparam \IN_LOAD[18]~I .output_power_up = "low";
defparam \IN_LOAD[18]~I .output_register_mode = "none";
defparam \IN_LOAD[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[18]));
// synopsys translate_off
defparam \INPUT_B[18]~I .input_async_reset = "none";
defparam \INPUT_B[18]~I .input_power_up = "low";
defparam \INPUT_B[18]~I .input_register_mode = "none";
defparam \INPUT_B[18]~I .input_sync_reset = "none";
defparam \INPUT_B[18]~I .oe_async_reset = "none";
defparam \INPUT_B[18]~I .oe_power_up = "low";
defparam \INPUT_B[18]~I .oe_register_mode = "none";
defparam \INPUT_B[18]~I .oe_sync_reset = "none";
defparam \INPUT_B[18]~I .operation_mode = "input";
defparam \INPUT_B[18]~I .output_async_reset = "none";
defparam \INPUT_B[18]~I .output_power_up = "low";
defparam \INPUT_B[18]~I .output_register_mode = "none";
defparam \INPUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N28
cycloneii_lcell_comb \inst5|inst13~3 (
// Equation(s):
// \inst5|inst13~3_combout  = \inst5|inst13~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [18]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [18]))))

	.dataa(\INPUT_A~combout [18]),
	.datab(\inst5|inst13~1_combout ),
	.datac(\INPUT_B~combout [18]),
	.datad(\INPUT_SELECT~combout ),
	.cin(gnd),
	.combout(\inst5|inst13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst13~3 .lut_mask = 16'h3C66;
defparam \inst5|inst13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N29
cycloneii_lcell_ff \inst5|inst13~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst5|inst13~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst13~_emulated_regout ));

// Location: LCCOMB_X19_Y26_N22
cycloneii_lcell_comb \inst5|inst13~2 (
// Equation(s):
// \inst5|inst13~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [18])))) # (!\LOAD~combout  & (\inst5|inst13~1_combout  $ (((\inst5|inst13~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst5|inst13~1_combout ),
	.datac(\IN_LOAD~combout [18]),
	.datad(\inst5|inst13~_emulated_regout ),
	.cin(gnd),
	.combout(\inst5|inst13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst13~2 .lut_mask = 16'hB1E4;
defparam \inst5|inst13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[17]));
// synopsys translate_off
defparam \IN_LOAD[17]~I .input_async_reset = "none";
defparam \IN_LOAD[17]~I .input_power_up = "low";
defparam \IN_LOAD[17]~I .input_register_mode = "none";
defparam \IN_LOAD[17]~I .input_sync_reset = "none";
defparam \IN_LOAD[17]~I .oe_async_reset = "none";
defparam \IN_LOAD[17]~I .oe_power_up = "low";
defparam \IN_LOAD[17]~I .oe_register_mode = "none";
defparam \IN_LOAD[17]~I .oe_sync_reset = "none";
defparam \IN_LOAD[17]~I .operation_mode = "input";
defparam \IN_LOAD[17]~I .output_async_reset = "none";
defparam \IN_LOAD[17]~I .output_power_up = "low";
defparam \IN_LOAD[17]~I .output_register_mode = "none";
defparam \IN_LOAD[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[17]));
// synopsys translate_off
defparam \INPUT_A[17]~I .input_async_reset = "none";
defparam \INPUT_A[17]~I .input_power_up = "low";
defparam \INPUT_A[17]~I .input_register_mode = "none";
defparam \INPUT_A[17]~I .input_sync_reset = "none";
defparam \INPUT_A[17]~I .oe_async_reset = "none";
defparam \INPUT_A[17]~I .oe_power_up = "low";
defparam \INPUT_A[17]~I .oe_register_mode = "none";
defparam \INPUT_A[17]~I .oe_sync_reset = "none";
defparam \INPUT_A[17]~I .operation_mode = "input";
defparam \INPUT_A[17]~I .output_async_reset = "none";
defparam \INPUT_A[17]~I .output_power_up = "low";
defparam \INPUT_A[17]~I .output_register_mode = "none";
defparam \INPUT_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[17]));
// synopsys translate_off
defparam \INPUT_B[17]~I .input_async_reset = "none";
defparam \INPUT_B[17]~I .input_power_up = "low";
defparam \INPUT_B[17]~I .input_register_mode = "none";
defparam \INPUT_B[17]~I .input_sync_reset = "none";
defparam \INPUT_B[17]~I .oe_async_reset = "none";
defparam \INPUT_B[17]~I .oe_power_up = "low";
defparam \INPUT_B[17]~I .oe_register_mode = "none";
defparam \INPUT_B[17]~I .oe_sync_reset = "none";
defparam \INPUT_B[17]~I .operation_mode = "input";
defparam \INPUT_B[17]~I .output_async_reset = "none";
defparam \INPUT_B[17]~I .output_power_up = "low";
defparam \INPUT_B[17]~I .output_register_mode = "none";
defparam \INPUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N16
cycloneii_lcell_comb \inst5|inst24~3 (
// Equation(s):
// \inst5|inst24~3_combout  = \inst5|inst24~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [17]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [17]))))

	.dataa(\inst5|inst24~1_combout ),
	.datab(\INPUT_A~combout [17]),
	.datac(\INPUT_B~combout [17]),
	.datad(\INPUT_SELECT~combout ),
	.cin(gnd),
	.combout(\inst5|inst24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst24~3 .lut_mask = 16'h5A66;
defparam \inst5|inst24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N17
cycloneii_lcell_ff \inst5|inst24~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst5|inst24~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst24~_emulated_regout ));

// Location: LCCOMB_X19_Y26_N12
cycloneii_lcell_comb \inst5|inst24~1 (
// Equation(s):
// \inst5|inst24~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [17]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst5|inst24~1_combout ))

	.dataa(\inst5|inst24~1_combout ),
	.datab(vcc),
	.datac(\IN_LOAD~combout [17]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst24~1 .lut_mask = 16'hF0AA;
defparam \inst5|inst24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N18
cycloneii_lcell_comb \inst5|inst24~2 (
// Equation(s):
// \inst5|inst24~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [17])) # (!\LOAD~combout  & ((\inst5|inst24~_emulated_regout  $ (\inst5|inst24~1_combout ))))

	.dataa(\IN_LOAD~combout [17]),
	.datab(\LOAD~combout ),
	.datac(\inst5|inst24~_emulated_regout ),
	.datad(\inst5|inst24~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst24~2 .lut_mask = 16'h8BB8;
defparam \inst5|inst24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[16]));
// synopsys translate_off
defparam \IN_LOAD[16]~I .input_async_reset = "none";
defparam \IN_LOAD[16]~I .input_power_up = "low";
defparam \IN_LOAD[16]~I .input_register_mode = "none";
defparam \IN_LOAD[16]~I .input_sync_reset = "none";
defparam \IN_LOAD[16]~I .oe_async_reset = "none";
defparam \IN_LOAD[16]~I .oe_power_up = "low";
defparam \IN_LOAD[16]~I .oe_register_mode = "none";
defparam \IN_LOAD[16]~I .oe_sync_reset = "none";
defparam \IN_LOAD[16]~I .operation_mode = "input";
defparam \IN_LOAD[16]~I .output_async_reset = "none";
defparam \IN_LOAD[16]~I .output_power_up = "low";
defparam \IN_LOAD[16]~I .output_register_mode = "none";
defparam \IN_LOAD[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[16]));
// synopsys translate_off
defparam \INPUT_B[16]~I .input_async_reset = "none";
defparam \INPUT_B[16]~I .input_power_up = "low";
defparam \INPUT_B[16]~I .input_register_mode = "none";
defparam \INPUT_B[16]~I .input_sync_reset = "none";
defparam \INPUT_B[16]~I .oe_async_reset = "none";
defparam \INPUT_B[16]~I .oe_power_up = "low";
defparam \INPUT_B[16]~I .oe_register_mode = "none";
defparam \INPUT_B[16]~I .oe_sync_reset = "none";
defparam \INPUT_B[16]~I .operation_mode = "input";
defparam \INPUT_B[16]~I .output_async_reset = "none";
defparam \INPUT_B[16]~I .output_power_up = "low";
defparam \INPUT_B[16]~I .output_register_mode = "none";
defparam \INPUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[16]));
// synopsys translate_off
defparam \INPUT_A[16]~I .input_async_reset = "none";
defparam \INPUT_A[16]~I .input_power_up = "low";
defparam \INPUT_A[16]~I .input_register_mode = "none";
defparam \INPUT_A[16]~I .input_sync_reset = "none";
defparam \INPUT_A[16]~I .oe_async_reset = "none";
defparam \INPUT_A[16]~I .oe_power_up = "low";
defparam \INPUT_A[16]~I .oe_register_mode = "none";
defparam \INPUT_A[16]~I .oe_sync_reset = "none";
defparam \INPUT_A[16]~I .operation_mode = "input";
defparam \INPUT_A[16]~I .output_async_reset = "none";
defparam \INPUT_A[16]~I .output_power_up = "low";
defparam \INPUT_A[16]~I .output_register_mode = "none";
defparam \INPUT_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N30
cycloneii_lcell_comb \inst5|inst28~1 (
// Equation(s):
// \inst5|inst28~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [16]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst5|inst28~1_combout ))

	.dataa(vcc),
	.datab(\inst5|inst28~1_combout ),
	.datac(\IN_LOAD~combout [16]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst5|inst28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst28~1 .lut_mask = 16'hF0CC;
defparam \inst5|inst28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y26_N20
cycloneii_lcell_comb \inst5|inst28~3 (
// Equation(s):
// \inst5|inst28~3_combout  = \inst5|inst28~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [16])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [16])))))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_B~combout [16]),
	.datac(\INPUT_A~combout [16]),
	.datad(\inst5|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst28~3 .lut_mask = 16'h27D8;
defparam \inst5|inst28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y26_N21
cycloneii_lcell_ff \inst5|inst28~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst5|inst28~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst5|inst28~_emulated_regout ));

// Location: LCCOMB_X19_Y26_N6
cycloneii_lcell_comb \inst5|inst28~2 (
// Equation(s):
// \inst5|inst28~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [16])) # (!\LOAD~combout  & ((\inst5|inst28~_emulated_regout  $ (\inst5|inst28~1_combout ))))

	.dataa(\LOAD~combout ),
	.datab(\IN_LOAD~combout [16]),
	.datac(\inst5|inst28~_emulated_regout ),
	.datad(\inst5|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst5|inst28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst5|inst28~2 .lut_mask = 16'h8DD8;
defparam \inst5|inst28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[15]));
// synopsys translate_off
defparam \IN_LOAD[15]~I .input_async_reset = "none";
defparam \IN_LOAD[15]~I .input_power_up = "low";
defparam \IN_LOAD[15]~I .input_register_mode = "none";
defparam \IN_LOAD[15]~I .input_sync_reset = "none";
defparam \IN_LOAD[15]~I .oe_async_reset = "none";
defparam \IN_LOAD[15]~I .oe_power_up = "low";
defparam \IN_LOAD[15]~I .oe_register_mode = "none";
defparam \IN_LOAD[15]~I .oe_sync_reset = "none";
defparam \IN_LOAD[15]~I .operation_mode = "input";
defparam \IN_LOAD[15]~I .output_async_reset = "none";
defparam \IN_LOAD[15]~I .output_power_up = "low";
defparam \IN_LOAD[15]~I .output_register_mode = "none";
defparam \IN_LOAD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N24
cycloneii_lcell_comb \inst4|inst~1 (
// Equation(s):
// \inst4|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [15])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [15]),
	.datac(\inst4|inst~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst~1 .lut_mask = 16'hCCF0;
defparam \inst4|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[15]));
// synopsys translate_off
defparam \INPUT_B[15]~I .input_async_reset = "none";
defparam \INPUT_B[15]~I .input_power_up = "low";
defparam \INPUT_B[15]~I .input_register_mode = "none";
defparam \INPUT_B[15]~I .input_sync_reset = "none";
defparam \INPUT_B[15]~I .oe_async_reset = "none";
defparam \INPUT_B[15]~I .oe_power_up = "low";
defparam \INPUT_B[15]~I .oe_register_mode = "none";
defparam \INPUT_B[15]~I .oe_sync_reset = "none";
defparam \INPUT_B[15]~I .operation_mode = "input";
defparam \INPUT_B[15]~I .output_async_reset = "none";
defparam \INPUT_B[15]~I .output_power_up = "low";
defparam \INPUT_B[15]~I .output_register_mode = "none";
defparam \INPUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[15]));
// synopsys translate_off
defparam \INPUT_A[15]~I .input_async_reset = "none";
defparam \INPUT_A[15]~I .input_power_up = "low";
defparam \INPUT_A[15]~I .input_register_mode = "none";
defparam \INPUT_A[15]~I .input_sync_reset = "none";
defparam \INPUT_A[15]~I .oe_async_reset = "none";
defparam \INPUT_A[15]~I .oe_power_up = "low";
defparam \INPUT_A[15]~I .oe_register_mode = "none";
defparam \INPUT_A[15]~I .oe_sync_reset = "none";
defparam \INPUT_A[15]~I .operation_mode = "input";
defparam \INPUT_A[15]~I .output_async_reset = "none";
defparam \INPUT_A[15]~I .output_power_up = "low";
defparam \INPUT_A[15]~I .output_register_mode = "none";
defparam \INPUT_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N0
cycloneii_lcell_comb \inst4|inst~3 (
// Equation(s):
// \inst4|inst~3_combout  = \inst4|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [15])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [15])))))

	.dataa(\inst4|inst~1_combout ),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [15]),
	.datad(\INPUT_A~combout [15]),
	.cin(gnd),
	.combout(\inst4|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst~3 .lut_mask = 16'h596A;
defparam \inst4|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N1
cycloneii_lcell_ff \inst4|inst~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst4|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst~_emulated_regout ));

// Location: LCCOMB_X49_Y16_N2
cycloneii_lcell_comb \inst4|inst~2 (
// Equation(s):
// \inst4|inst~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [15])))) # (!\LOAD~combout  & (\inst4|inst~1_combout  $ ((\inst4|inst~_emulated_regout ))))

	.dataa(\inst4|inst~1_combout ),
	.datab(\inst4|inst~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [15]),
	.cin(gnd),
	.combout(\inst4|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst~2 .lut_mask = 16'hF606;
defparam \inst4|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[14]));
// synopsys translate_off
defparam \IN_LOAD[14]~I .input_async_reset = "none";
defparam \IN_LOAD[14]~I .input_power_up = "low";
defparam \IN_LOAD[14]~I .input_register_mode = "none";
defparam \IN_LOAD[14]~I .input_sync_reset = "none";
defparam \IN_LOAD[14]~I .oe_async_reset = "none";
defparam \IN_LOAD[14]~I .oe_power_up = "low";
defparam \IN_LOAD[14]~I .oe_register_mode = "none";
defparam \IN_LOAD[14]~I .oe_sync_reset = "none";
defparam \IN_LOAD[14]~I .operation_mode = "input";
defparam \IN_LOAD[14]~I .output_async_reset = "none";
defparam \IN_LOAD[14]~I .output_power_up = "low";
defparam \IN_LOAD[14]~I .output_register_mode = "none";
defparam \IN_LOAD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N24
cycloneii_lcell_comb \inst4|inst11~1 (
// Equation(s):
// \inst4|inst11~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [14])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst11~1_combout )))

	.dataa(\IN_LOAD~combout [14]),
	.datab(vcc),
	.datac(\inst4|inst11~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst11~1 .lut_mask = 16'hAAF0;
defparam \inst4|inst11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[14]));
// synopsys translate_off
defparam \INPUT_A[14]~I .input_async_reset = "none";
defparam \INPUT_A[14]~I .input_power_up = "low";
defparam \INPUT_A[14]~I .input_register_mode = "none";
defparam \INPUT_A[14]~I .input_sync_reset = "none";
defparam \INPUT_A[14]~I .oe_async_reset = "none";
defparam \INPUT_A[14]~I .oe_power_up = "low";
defparam \INPUT_A[14]~I .oe_register_mode = "none";
defparam \INPUT_A[14]~I .oe_sync_reset = "none";
defparam \INPUT_A[14]~I .operation_mode = "input";
defparam \INPUT_A[14]~I .output_async_reset = "none";
defparam \INPUT_A[14]~I .output_power_up = "low";
defparam \INPUT_A[14]~I .output_register_mode = "none";
defparam \INPUT_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[14]));
// synopsys translate_off
defparam \INPUT_B[14]~I .input_async_reset = "none";
defparam \INPUT_B[14]~I .input_power_up = "low";
defparam \INPUT_B[14]~I .input_register_mode = "none";
defparam \INPUT_B[14]~I .input_sync_reset = "none";
defparam \INPUT_B[14]~I .oe_async_reset = "none";
defparam \INPUT_B[14]~I .oe_power_up = "low";
defparam \INPUT_B[14]~I .oe_register_mode = "none";
defparam \INPUT_B[14]~I .oe_sync_reset = "none";
defparam \INPUT_B[14]~I .operation_mode = "input";
defparam \INPUT_B[14]~I .output_async_reset = "none";
defparam \INPUT_B[14]~I .output_power_up = "low";
defparam \INPUT_B[14]~I .output_register_mode = "none";
defparam \INPUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N0
cycloneii_lcell_comb \inst4|inst11~3 (
// Equation(s):
// \inst4|inst11~3_combout  = \inst4|inst11~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [14]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [14]))))

	.dataa(\inst4|inst11~1_combout ),
	.datab(\INPUT_A~combout [14]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [14]),
	.cin(gnd),
	.combout(\inst4|inst11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst11~3 .lut_mask = 16'h56A6;
defparam \inst4|inst11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N1
cycloneii_lcell_ff \inst4|inst11~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst4|inst11~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst11~_emulated_regout ));

// Location: LCCOMB_X49_Y9_N18
cycloneii_lcell_comb \inst4|inst11~2 (
// Equation(s):
// \inst4|inst11~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [14])) # (!\LOAD~combout  & ((\inst4|inst11~1_combout  $ (\inst4|inst11~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [14]),
	.datab(\LOAD~combout ),
	.datac(\inst4|inst11~1_combout ),
	.datad(\inst4|inst11~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst11~2 .lut_mask = 16'h8BB8;
defparam \inst4|inst11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[13]));
// synopsys translate_off
defparam \IN_LOAD[13]~I .input_async_reset = "none";
defparam \IN_LOAD[13]~I .input_power_up = "low";
defparam \IN_LOAD[13]~I .input_register_mode = "none";
defparam \IN_LOAD[13]~I .input_sync_reset = "none";
defparam \IN_LOAD[13]~I .oe_async_reset = "none";
defparam \IN_LOAD[13]~I .oe_power_up = "low";
defparam \IN_LOAD[13]~I .oe_register_mode = "none";
defparam \IN_LOAD[13]~I .oe_sync_reset = "none";
defparam \IN_LOAD[13]~I .operation_mode = "input";
defparam \IN_LOAD[13]~I .output_async_reset = "none";
defparam \IN_LOAD[13]~I .output_power_up = "low";
defparam \IN_LOAD[13]~I .output_register_mode = "none";
defparam \IN_LOAD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N10
cycloneii_lcell_comb \inst4|inst16~1 (
// Equation(s):
// \inst4|inst16~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [13]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4|inst16~1_combout ))

	.dataa(\inst4|inst16~1_combout ),
	.datab(vcc),
	.datac(\IN_LOAD~combout [13]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst16~1 .lut_mask = 16'hF0AA;
defparam \inst4|inst16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[13]));
// synopsys translate_off
defparam \INPUT_B[13]~I .input_async_reset = "none";
defparam \INPUT_B[13]~I .input_power_up = "low";
defparam \INPUT_B[13]~I .input_register_mode = "none";
defparam \INPUT_B[13]~I .input_sync_reset = "none";
defparam \INPUT_B[13]~I .oe_async_reset = "none";
defparam \INPUT_B[13]~I .oe_power_up = "low";
defparam \INPUT_B[13]~I .oe_register_mode = "none";
defparam \INPUT_B[13]~I .oe_sync_reset = "none";
defparam \INPUT_B[13]~I .operation_mode = "input";
defparam \INPUT_B[13]~I .output_async_reset = "none";
defparam \INPUT_B[13]~I .output_power_up = "low";
defparam \INPUT_B[13]~I .output_register_mode = "none";
defparam \INPUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[13]));
// synopsys translate_off
defparam \INPUT_A[13]~I .input_async_reset = "none";
defparam \INPUT_A[13]~I .input_power_up = "low";
defparam \INPUT_A[13]~I .input_register_mode = "none";
defparam \INPUT_A[13]~I .input_sync_reset = "none";
defparam \INPUT_A[13]~I .oe_async_reset = "none";
defparam \INPUT_A[13]~I .oe_power_up = "low";
defparam \INPUT_A[13]~I .oe_register_mode = "none";
defparam \INPUT_A[13]~I .oe_sync_reset = "none";
defparam \INPUT_A[13]~I .operation_mode = "input";
defparam \INPUT_A[13]~I .output_async_reset = "none";
defparam \INPUT_A[13]~I .output_power_up = "low";
defparam \INPUT_A[13]~I .output_register_mode = "none";
defparam \INPUT_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N12
cycloneii_lcell_comb \inst4|inst16~3 (
// Equation(s):
// \inst4|inst16~3_combout  = \inst4|inst16~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [13])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [13])))))

	.dataa(\inst4|inst16~1_combout ),
	.datab(\INPUT_B~combout [13]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [13]),
	.cin(gnd),
	.combout(\inst4|inst16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst16~3 .lut_mask = 16'h656A;
defparam \inst4|inst16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N13
cycloneii_lcell_ff \inst4|inst16~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst4|inst16~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst16~_emulated_regout ));

// Location: LCCOMB_X49_Y9_N22
cycloneii_lcell_comb \inst4|inst16~2 (
// Equation(s):
// \inst4|inst16~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [13])))) # (!\LOAD~combout  & (\inst4|inst16~1_combout  $ (((\inst4|inst16~_emulated_regout )))))

	.dataa(\inst4|inst16~1_combout ),
	.datab(\LOAD~combout ),
	.datac(\IN_LOAD~combout [13]),
	.datad(\inst4|inst16~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst16~2 .lut_mask = 16'hD1E2;
defparam \inst4|inst16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[12]));
// synopsys translate_off
defparam \INPUT_A[12]~I .input_async_reset = "none";
defparam \INPUT_A[12]~I .input_power_up = "low";
defparam \INPUT_A[12]~I .input_register_mode = "none";
defparam \INPUT_A[12]~I .input_sync_reset = "none";
defparam \INPUT_A[12]~I .oe_async_reset = "none";
defparam \INPUT_A[12]~I .oe_power_up = "low";
defparam \INPUT_A[12]~I .oe_register_mode = "none";
defparam \INPUT_A[12]~I .oe_sync_reset = "none";
defparam \INPUT_A[12]~I .operation_mode = "input";
defparam \INPUT_A[12]~I .output_async_reset = "none";
defparam \INPUT_A[12]~I .output_power_up = "low";
defparam \INPUT_A[12]~I .output_register_mode = "none";
defparam \INPUT_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N20
cycloneii_lcell_comb \inst4|inst20~1 (
// Equation(s):
// \inst4|inst20~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [12])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst20~1_combout )))

	.dataa(\IN_LOAD~combout [12]),
	.datab(vcc),
	.datac(\inst4|inst20~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst20~1 .lut_mask = 16'hAAF0;
defparam \inst4|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[12]));
// synopsys translate_off
defparam \INPUT_B[12]~I .input_async_reset = "none";
defparam \INPUT_B[12]~I .input_power_up = "low";
defparam \INPUT_B[12]~I .input_register_mode = "none";
defparam \INPUT_B[12]~I .input_sync_reset = "none";
defparam \INPUT_B[12]~I .oe_async_reset = "none";
defparam \INPUT_B[12]~I .oe_power_up = "low";
defparam \INPUT_B[12]~I .oe_register_mode = "none";
defparam \INPUT_B[12]~I .oe_sync_reset = "none";
defparam \INPUT_B[12]~I .operation_mode = "input";
defparam \INPUT_B[12]~I .output_async_reset = "none";
defparam \INPUT_B[12]~I .output_power_up = "low";
defparam \INPUT_B[12]~I .output_register_mode = "none";
defparam \INPUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N16
cycloneii_lcell_comb \inst4|inst20~3 (
// Equation(s):
// \inst4|inst20~3_combout  = \inst4|inst20~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [12]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [12]))))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_A~combout [12]),
	.datac(\inst4|inst20~1_combout ),
	.datad(\INPUT_B~combout [12]),
	.cin(gnd),
	.combout(\inst4|inst20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst20~3 .lut_mask = 16'h1EB4;
defparam \inst4|inst20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N17
cycloneii_lcell_ff \inst4|inst20~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst4|inst20~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst20~_emulated_regout ));

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[12]));
// synopsys translate_off
defparam \IN_LOAD[12]~I .input_async_reset = "none";
defparam \IN_LOAD[12]~I .input_power_up = "low";
defparam \IN_LOAD[12]~I .input_register_mode = "none";
defparam \IN_LOAD[12]~I .input_sync_reset = "none";
defparam \IN_LOAD[12]~I .oe_async_reset = "none";
defparam \IN_LOAD[12]~I .oe_power_up = "low";
defparam \IN_LOAD[12]~I .oe_register_mode = "none";
defparam \IN_LOAD[12]~I .oe_sync_reset = "none";
defparam \IN_LOAD[12]~I .operation_mode = "input";
defparam \IN_LOAD[12]~I .output_async_reset = "none";
defparam \IN_LOAD[12]~I .output_power_up = "low";
defparam \IN_LOAD[12]~I .output_register_mode = "none";
defparam \IN_LOAD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N2
cycloneii_lcell_comb \inst4|inst20~2 (
// Equation(s):
// \inst4|inst20~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [12])))) # (!\LOAD~combout  & (\inst4|inst20~_emulated_regout  $ ((\inst4|inst20~1_combout ))))

	.dataa(\inst4|inst20~_emulated_regout ),
	.datab(\LOAD~combout ),
	.datac(\inst4|inst20~1_combout ),
	.datad(\IN_LOAD~combout [12]),
	.cin(gnd),
	.combout(\inst4|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst20~2 .lut_mask = 16'hDE12;
defparam \inst4|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[11]));
// synopsys translate_off
defparam \IN_LOAD[11]~I .input_async_reset = "none";
defparam \IN_LOAD[11]~I .input_power_up = "low";
defparam \IN_LOAD[11]~I .input_register_mode = "none";
defparam \IN_LOAD[11]~I .input_sync_reset = "none";
defparam \IN_LOAD[11]~I .oe_async_reset = "none";
defparam \IN_LOAD[11]~I .oe_power_up = "low";
defparam \IN_LOAD[11]~I .oe_register_mode = "none";
defparam \IN_LOAD[11]~I .oe_sync_reset = "none";
defparam \IN_LOAD[11]~I .operation_mode = "input";
defparam \IN_LOAD[11]~I .output_async_reset = "none";
defparam \IN_LOAD[11]~I .output_power_up = "low";
defparam \IN_LOAD[11]~I .output_register_mode = "none";
defparam \IN_LOAD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N30
cycloneii_lcell_comb \inst4|inst12~1 (
// Equation(s):
// \inst4|inst12~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [11]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4|inst12~1_combout ))

	.dataa(vcc),
	.datab(\inst4|inst12~1_combout ),
	.datac(\IN_LOAD~combout [11]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst12~1 .lut_mask = 16'hF0CC;
defparam \inst4|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[11]));
// synopsys translate_off
defparam \INPUT_A[11]~I .input_async_reset = "none";
defparam \INPUT_A[11]~I .input_power_up = "low";
defparam \INPUT_A[11]~I .input_register_mode = "none";
defparam \INPUT_A[11]~I .input_sync_reset = "none";
defparam \INPUT_A[11]~I .oe_async_reset = "none";
defparam \INPUT_A[11]~I .oe_power_up = "low";
defparam \INPUT_A[11]~I .oe_register_mode = "none";
defparam \INPUT_A[11]~I .oe_sync_reset = "none";
defparam \INPUT_A[11]~I .operation_mode = "input";
defparam \INPUT_A[11]~I .output_async_reset = "none";
defparam \INPUT_A[11]~I .output_power_up = "low";
defparam \INPUT_A[11]~I .output_register_mode = "none";
defparam \INPUT_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[11]));
// synopsys translate_off
defparam \INPUT_B[11]~I .input_async_reset = "none";
defparam \INPUT_B[11]~I .input_power_up = "low";
defparam \INPUT_B[11]~I .input_register_mode = "none";
defparam \INPUT_B[11]~I .input_sync_reset = "none";
defparam \INPUT_B[11]~I .oe_async_reset = "none";
defparam \INPUT_B[11]~I .oe_power_up = "low";
defparam \INPUT_B[11]~I .oe_register_mode = "none";
defparam \INPUT_B[11]~I .oe_sync_reset = "none";
defparam \INPUT_B[11]~I .operation_mode = "input";
defparam \INPUT_B[11]~I .output_async_reset = "none";
defparam \INPUT_B[11]~I .output_power_up = "low";
defparam \INPUT_B[11]~I .output_register_mode = "none";
defparam \INPUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y9_N28
cycloneii_lcell_comb \inst4|inst12~3 (
// Equation(s):
// \inst4|inst12~3_combout  = \inst4|inst12~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [11]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [11]))))

	.dataa(\INPUT_SELECT~combout ),
	.datab(\INPUT_A~combout [11]),
	.datac(\INPUT_B~combout [11]),
	.datad(\inst4|inst12~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst12~3 .lut_mask = 16'h1BE4;
defparam \inst4|inst12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y9_N29
cycloneii_lcell_ff \inst4|inst12~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst4|inst12~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst12~_emulated_regout ));

// Location: LCCOMB_X49_Y9_N6
cycloneii_lcell_comb \inst4|inst12~2 (
// Equation(s):
// \inst4|inst12~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [11])))) # (!\LOAD~combout  & (\inst4|inst12~1_combout  $ (((\inst4|inst12~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst4|inst12~1_combout ),
	.datac(\IN_LOAD~combout [11]),
	.datad(\inst4|inst12~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst12~2 .lut_mask = 16'hB1E4;
defparam \inst4|inst12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[10]));
// synopsys translate_off
defparam \IN_LOAD[10]~I .input_async_reset = "none";
defparam \IN_LOAD[10]~I .input_power_up = "low";
defparam \IN_LOAD[10]~I .input_register_mode = "none";
defparam \IN_LOAD[10]~I .input_sync_reset = "none";
defparam \IN_LOAD[10]~I .oe_async_reset = "none";
defparam \IN_LOAD[10]~I .oe_power_up = "low";
defparam \IN_LOAD[10]~I .oe_register_mode = "none";
defparam \IN_LOAD[10]~I .oe_sync_reset = "none";
defparam \IN_LOAD[10]~I .operation_mode = "input";
defparam \IN_LOAD[10]~I .output_async_reset = "none";
defparam \IN_LOAD[10]~I .output_power_up = "low";
defparam \IN_LOAD[10]~I .output_register_mode = "none";
defparam \IN_LOAD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N26
cycloneii_lcell_comb \inst4|inst13~1 (
// Equation(s):
// \inst4|inst13~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [10]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4|inst13~1_combout ))

	.dataa(vcc),
	.datab(\inst4|inst13~1_combout ),
	.datac(\IN_LOAD~combout [10]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst13~1 .lut_mask = 16'hF0CC;
defparam \inst4|inst13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[10]));
// synopsys translate_off
defparam \INPUT_B[10]~I .input_async_reset = "none";
defparam \INPUT_B[10]~I .input_power_up = "low";
defparam \INPUT_B[10]~I .input_register_mode = "none";
defparam \INPUT_B[10]~I .input_sync_reset = "none";
defparam \INPUT_B[10]~I .oe_async_reset = "none";
defparam \INPUT_B[10]~I .oe_power_up = "low";
defparam \INPUT_B[10]~I .oe_register_mode = "none";
defparam \INPUT_B[10]~I .oe_sync_reset = "none";
defparam \INPUT_B[10]~I .operation_mode = "input";
defparam \INPUT_B[10]~I .output_async_reset = "none";
defparam \INPUT_B[10]~I .output_power_up = "low";
defparam \INPUT_B[10]~I .output_register_mode = "none";
defparam \INPUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N28
cycloneii_lcell_comb \inst4|inst13~3 (
// Equation(s):
// \inst4|inst13~3_combout  = \inst4|inst13~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [10]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [10]))))

	.dataa(\INPUT_A~combout [10]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [10]),
	.datad(\inst4|inst13~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst13~3 .lut_mask = 16'h1DE2;
defparam \inst4|inst13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N29
cycloneii_lcell_ff \inst4|inst13~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst4|inst13~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst13~_emulated_regout ));

// Location: LCCOMB_X49_Y16_N22
cycloneii_lcell_comb \inst4|inst13~2 (
// Equation(s):
// \inst4|inst13~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [10])) # (!\LOAD~combout  & ((\inst4|inst13~1_combout  $ (\inst4|inst13~_emulated_regout ))))

	.dataa(\IN_LOAD~combout [10]),
	.datab(\inst4|inst13~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\inst4|inst13~_emulated_regout ),
	.cin(gnd),
	.combout(\inst4|inst13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst13~2 .lut_mask = 16'hA3AC;
defparam \inst4|inst13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[9]));
// synopsys translate_off
defparam \INPUT_A[9]~I .input_async_reset = "none";
defparam \INPUT_A[9]~I .input_power_up = "low";
defparam \INPUT_A[9]~I .input_register_mode = "none";
defparam \INPUT_A[9]~I .input_sync_reset = "none";
defparam \INPUT_A[9]~I .oe_async_reset = "none";
defparam \INPUT_A[9]~I .oe_power_up = "low";
defparam \INPUT_A[9]~I .oe_register_mode = "none";
defparam \INPUT_A[9]~I .oe_sync_reset = "none";
defparam \INPUT_A[9]~I .operation_mode = "input";
defparam \INPUT_A[9]~I .output_async_reset = "none";
defparam \INPUT_A[9]~I .output_power_up = "low";
defparam \INPUT_A[9]~I .output_register_mode = "none";
defparam \INPUT_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[9]));
// synopsys translate_off
defparam \INPUT_B[9]~I .input_async_reset = "none";
defparam \INPUT_B[9]~I .input_power_up = "low";
defparam \INPUT_B[9]~I .input_register_mode = "none";
defparam \INPUT_B[9]~I .input_sync_reset = "none";
defparam \INPUT_B[9]~I .oe_async_reset = "none";
defparam \INPUT_B[9]~I .oe_power_up = "low";
defparam \INPUT_B[9]~I .oe_register_mode = "none";
defparam \INPUT_B[9]~I .oe_sync_reset = "none";
defparam \INPUT_B[9]~I .operation_mode = "input";
defparam \INPUT_B[9]~I .output_async_reset = "none";
defparam \INPUT_B[9]~I .output_power_up = "low";
defparam \INPUT_B[9]~I .output_register_mode = "none";
defparam \INPUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N16
cycloneii_lcell_comb \inst4|inst24~3 (
// Equation(s):
// \inst4|inst24~3_combout  = \inst4|inst24~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [9]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [9]))))

	.dataa(\inst4|inst24~1_combout ),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_A~combout [9]),
	.datad(\INPUT_B~combout [9]),
	.cin(gnd),
	.combout(\inst4|inst24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst24~3 .lut_mask = 16'h569A;
defparam \inst4|inst24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N17
cycloneii_lcell_ff \inst4|inst24~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst4|inst24~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst24~_emulated_regout ));

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[9]));
// synopsys translate_off
defparam \IN_LOAD[9]~I .input_async_reset = "none";
defparam \IN_LOAD[9]~I .input_power_up = "low";
defparam \IN_LOAD[9]~I .input_register_mode = "none";
defparam \IN_LOAD[9]~I .input_sync_reset = "none";
defparam \IN_LOAD[9]~I .oe_async_reset = "none";
defparam \IN_LOAD[9]~I .oe_power_up = "low";
defparam \IN_LOAD[9]~I .oe_register_mode = "none";
defparam \IN_LOAD[9]~I .oe_sync_reset = "none";
defparam \IN_LOAD[9]~I .operation_mode = "input";
defparam \IN_LOAD[9]~I .output_async_reset = "none";
defparam \IN_LOAD[9]~I .output_power_up = "low";
defparam \IN_LOAD[9]~I .output_register_mode = "none";
defparam \IN_LOAD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N12
cycloneii_lcell_comb \inst4|inst24~1 (
// Equation(s):
// \inst4|inst24~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [9]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst4|inst24~1_combout ))

	.dataa(\inst4|inst24~1_combout ),
	.datab(vcc),
	.datac(\IN_LOAD~combout [9]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst4|inst24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst24~1 .lut_mask = 16'hF0AA;
defparam \inst4|inst24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N10
cycloneii_lcell_comb \inst4|inst24~2 (
// Equation(s):
// \inst4|inst24~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [9])))) # (!\LOAD~combout  & (\inst4|inst24~_emulated_regout  $ (((\inst4|inst24~1_combout )))))

	.dataa(\inst4|inst24~_emulated_regout ),
	.datab(\IN_LOAD~combout [9]),
	.datac(\LOAD~combout ),
	.datad(\inst4|inst24~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst24~2 .lut_mask = 16'hC5CA;
defparam \inst4|inst24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[8]));
// synopsys translate_off
defparam \IN_LOAD[8]~I .input_async_reset = "none";
defparam \IN_LOAD[8]~I .input_power_up = "low";
defparam \IN_LOAD[8]~I .input_register_mode = "none";
defparam \IN_LOAD[8]~I .input_sync_reset = "none";
defparam \IN_LOAD[8]~I .oe_async_reset = "none";
defparam \IN_LOAD[8]~I .oe_power_up = "low";
defparam \IN_LOAD[8]~I .oe_register_mode = "none";
defparam \IN_LOAD[8]~I .oe_sync_reset = "none";
defparam \IN_LOAD[8]~I .operation_mode = "input";
defparam \IN_LOAD[8]~I .output_async_reset = "none";
defparam \IN_LOAD[8]~I .output_power_up = "low";
defparam \IN_LOAD[8]~I .output_register_mode = "none";
defparam \IN_LOAD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[8]));
// synopsys translate_off
defparam \INPUT_B[8]~I .input_async_reset = "none";
defparam \INPUT_B[8]~I .input_power_up = "low";
defparam \INPUT_B[8]~I .input_register_mode = "none";
defparam \INPUT_B[8]~I .input_sync_reset = "none";
defparam \INPUT_B[8]~I .oe_async_reset = "none";
defparam \INPUT_B[8]~I .oe_power_up = "low";
defparam \INPUT_B[8]~I .oe_register_mode = "none";
defparam \INPUT_B[8]~I .oe_sync_reset = "none";
defparam \INPUT_B[8]~I .operation_mode = "input";
defparam \INPUT_B[8]~I .output_async_reset = "none";
defparam \INPUT_B[8]~I .output_power_up = "low";
defparam \INPUT_B[8]~I .output_register_mode = "none";
defparam \INPUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N30
cycloneii_lcell_comb \inst4|inst28~1 (
// Equation(s):
// \inst4|inst28~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [8])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst4|inst28~1_combout )))

	.dataa(\IN_LOAD~combout [8]),
	.datab(vcc),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst4|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst28~1 .lut_mask = 16'hAFA0;
defparam \inst4|inst28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y16_N20
cycloneii_lcell_comb \inst4|inst28~3 (
// Equation(s):
// \inst4|inst28~3_combout  = \inst4|inst28~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [8]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [8]))))

	.dataa(\INPUT_A~combout [8]),
	.datab(\INPUT_SELECT~combout ),
	.datac(\INPUT_B~combout [8]),
	.datad(\inst4|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst28~3 .lut_mask = 16'h1DE2;
defparam \inst4|inst28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y16_N21
cycloneii_lcell_ff \inst4|inst28~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst4|inst28~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|inst28~_emulated_regout ));

// Location: LCCOMB_X49_Y16_N6
cycloneii_lcell_comb \inst4|inst28~2 (
// Equation(s):
// \inst4|inst28~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [8])) # (!\LOAD~combout  & ((\inst4|inst28~_emulated_regout  $ (\inst4|inst28~1_combout ))))

	.dataa(\IN_LOAD~combout [8]),
	.datab(\LOAD~combout ),
	.datac(\inst4|inst28~_emulated_regout ),
	.datad(\inst4|inst28~1_combout ),
	.cin(gnd),
	.combout(\inst4|inst28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|inst28~2 .lut_mask = 16'h8BB8;
defparam \inst4|inst28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[7]));
// synopsys translate_off
defparam \IN_LOAD[7]~I .input_async_reset = "none";
defparam \IN_LOAD[7]~I .input_power_up = "low";
defparam \IN_LOAD[7]~I .input_register_mode = "none";
defparam \IN_LOAD[7]~I .input_sync_reset = "none";
defparam \IN_LOAD[7]~I .oe_async_reset = "none";
defparam \IN_LOAD[7]~I .oe_power_up = "low";
defparam \IN_LOAD[7]~I .oe_register_mode = "none";
defparam \IN_LOAD[7]~I .oe_sync_reset = "none";
defparam \IN_LOAD[7]~I .operation_mode = "input";
defparam \IN_LOAD[7]~I .output_async_reset = "none";
defparam \IN_LOAD[7]~I .output_power_up = "low";
defparam \IN_LOAD[7]~I .output_register_mode = "none";
defparam \IN_LOAD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneii_lcell_comb \inst|inst28~1 (
// Equation(s):
// \inst|inst28~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [7])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst28~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [7]),
	.datac(\inst|inst28~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst28~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst28~1 .lut_mask = 16'hCCF0;
defparam \inst|inst28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[7]));
// synopsys translate_off
defparam \INPUT_A[7]~I .input_async_reset = "none";
defparam \INPUT_A[7]~I .input_power_up = "low";
defparam \INPUT_A[7]~I .input_register_mode = "none";
defparam \INPUT_A[7]~I .input_sync_reset = "none";
defparam \INPUT_A[7]~I .oe_async_reset = "none";
defparam \INPUT_A[7]~I .oe_power_up = "low";
defparam \INPUT_A[7]~I .oe_register_mode = "none";
defparam \INPUT_A[7]~I .oe_sync_reset = "none";
defparam \INPUT_A[7]~I .operation_mode = "input";
defparam \INPUT_A[7]~I .output_async_reset = "none";
defparam \INPUT_A[7]~I .output_power_up = "low";
defparam \INPUT_A[7]~I .output_register_mode = "none";
defparam \INPUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[7]));
// synopsys translate_off
defparam \INPUT_B[7]~I .input_async_reset = "none";
defparam \INPUT_B[7]~I .input_power_up = "low";
defparam \INPUT_B[7]~I .input_register_mode = "none";
defparam \INPUT_B[7]~I .input_sync_reset = "none";
defparam \INPUT_B[7]~I .oe_async_reset = "none";
defparam \INPUT_B[7]~I .oe_power_up = "low";
defparam \INPUT_B[7]~I .oe_register_mode = "none";
defparam \INPUT_B[7]~I .oe_sync_reset = "none";
defparam \INPUT_B[7]~I .operation_mode = "input";
defparam \INPUT_B[7]~I .output_async_reset = "none";
defparam \INPUT_B[7]~I .output_power_up = "low";
defparam \INPUT_B[7]~I .output_register_mode = "none";
defparam \INPUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneii_lcell_comb \inst|inst28~3 (
// Equation(s):
// \inst|inst28~3_combout  = \inst|inst28~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [7]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [7]))))

	.dataa(\inst|inst28~1_combout ),
	.datab(\INPUT_A~combout [7]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [7]),
	.cin(gnd),
	.combout(\inst|inst28~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst28~3 .lut_mask = 16'h56A6;
defparam \inst|inst28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N1
cycloneii_lcell_ff \inst|inst28~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst|inst28~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst28~_emulated_regout ));

// Location: LCCOMB_X34_Y26_N18
cycloneii_lcell_comb \inst|inst28~2 (
// Equation(s):
// \inst|inst28~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [7])))) # (!\LOAD~combout  & (\inst|inst28~1_combout  $ (((\inst|inst28~_emulated_regout )))))

	.dataa(\inst|inst28~1_combout ),
	.datab(\IN_LOAD~combout [7]),
	.datac(\LOAD~combout ),
	.datad(\inst|inst28~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst28~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst28~2 .lut_mask = 16'hC5CA;
defparam \inst|inst28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[6]));
// synopsys translate_off
defparam \IN_LOAD[6]~I .input_async_reset = "none";
defparam \IN_LOAD[6]~I .input_power_up = "low";
defparam \IN_LOAD[6]~I .input_register_mode = "none";
defparam \IN_LOAD[6]~I .input_sync_reset = "none";
defparam \IN_LOAD[6]~I .oe_async_reset = "none";
defparam \IN_LOAD[6]~I .oe_power_up = "low";
defparam \IN_LOAD[6]~I .oe_register_mode = "none";
defparam \IN_LOAD[6]~I .oe_sync_reset = "none";
defparam \IN_LOAD[6]~I .operation_mode = "input";
defparam \IN_LOAD[6]~I .output_async_reset = "none";
defparam \IN_LOAD[6]~I .output_power_up = "low";
defparam \IN_LOAD[6]~I .output_register_mode = "none";
defparam \IN_LOAD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneii_lcell_comb \inst|inst24~1 (
// Equation(s):
// \inst|inst24~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [6])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst24~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [6]),
	.datac(\LOAD~clkctrl_outclk ),
	.datad(\inst|inst24~1_combout ),
	.cin(gnd),
	.combout(\inst|inst24~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24~1 .lut_mask = 16'hCFC0;
defparam \inst|inst24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[6]));
// synopsys translate_off
defparam \INPUT_A[6]~I .input_async_reset = "none";
defparam \INPUT_A[6]~I .input_power_up = "low";
defparam \INPUT_A[6]~I .input_register_mode = "none";
defparam \INPUT_A[6]~I .input_sync_reset = "none";
defparam \INPUT_A[6]~I .oe_async_reset = "none";
defparam \INPUT_A[6]~I .oe_power_up = "low";
defparam \INPUT_A[6]~I .oe_register_mode = "none";
defparam \INPUT_A[6]~I .oe_sync_reset = "none";
defparam \INPUT_A[6]~I .operation_mode = "input";
defparam \INPUT_A[6]~I .output_async_reset = "none";
defparam \INPUT_A[6]~I .output_power_up = "low";
defparam \INPUT_A[6]~I .output_register_mode = "none";
defparam \INPUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneii_lcell_comb \inst|inst24~3 (
// Equation(s):
// \inst|inst24~3_combout  = \inst|inst24~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [6])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [6])))))

	.dataa(\INPUT_B~combout [6]),
	.datab(\inst|inst24~1_combout ),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_A~combout [6]),
	.cin(gnd),
	.combout(\inst|inst24~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24~3 .lut_mask = 16'h636C;
defparam \inst|inst24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N13
cycloneii_lcell_ff \inst|inst24~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst|inst24~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst24~_emulated_regout ));

// Location: LCCOMB_X34_Y26_N6
cycloneii_lcell_comb \inst|inst24~2 (
// Equation(s):
// \inst|inst24~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [6])))) # (!\LOAD~combout  & (\inst|inst24~_emulated_regout  $ ((\inst|inst24~1_combout ))))

	.dataa(\inst|inst24~_emulated_regout ),
	.datab(\inst|inst24~1_combout ),
	.datac(\LOAD~combout ),
	.datad(\IN_LOAD~combout [6]),
	.cin(gnd),
	.combout(\inst|inst24~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst24~2 .lut_mask = 16'hF606;
defparam \inst|inst24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[5]));
// synopsys translate_off
defparam \IN_LOAD[5]~I .input_async_reset = "none";
defparam \IN_LOAD[5]~I .input_power_up = "low";
defparam \IN_LOAD[5]~I .input_register_mode = "none";
defparam \IN_LOAD[5]~I .input_sync_reset = "none";
defparam \IN_LOAD[5]~I .oe_async_reset = "none";
defparam \IN_LOAD[5]~I .oe_power_up = "low";
defparam \IN_LOAD[5]~I .oe_register_mode = "none";
defparam \IN_LOAD[5]~I .oe_sync_reset = "none";
defparam \IN_LOAD[5]~I .operation_mode = "input";
defparam \IN_LOAD[5]~I .output_async_reset = "none";
defparam \IN_LOAD[5]~I .output_power_up = "low";
defparam \IN_LOAD[5]~I .output_register_mode = "none";
defparam \IN_LOAD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneii_lcell_comb \inst|inst13~1 (
// Equation(s):
// \inst|inst13~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [5])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst13~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [5]),
	.datac(\inst|inst13~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst13~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst13~1 .lut_mask = 16'hCCF0;
defparam \inst|inst13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[5]));
// synopsys translate_off
defparam \INPUT_A[5]~I .input_async_reset = "none";
defparam \INPUT_A[5]~I .input_power_up = "low";
defparam \INPUT_A[5]~I .input_register_mode = "none";
defparam \INPUT_A[5]~I .input_sync_reset = "none";
defparam \INPUT_A[5]~I .oe_async_reset = "none";
defparam \INPUT_A[5]~I .oe_power_up = "low";
defparam \INPUT_A[5]~I .oe_register_mode = "none";
defparam \INPUT_A[5]~I .oe_sync_reset = "none";
defparam \INPUT_A[5]~I .operation_mode = "input";
defparam \INPUT_A[5]~I .output_async_reset = "none";
defparam \INPUT_A[5]~I .output_power_up = "low";
defparam \INPUT_A[5]~I .output_register_mode = "none";
defparam \INPUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[5]));
// synopsys translate_off
defparam \INPUT_B[5]~I .input_async_reset = "none";
defparam \INPUT_B[5]~I .input_power_up = "low";
defparam \INPUT_B[5]~I .input_register_mode = "none";
defparam \INPUT_B[5]~I .input_sync_reset = "none";
defparam \INPUT_B[5]~I .oe_async_reset = "none";
defparam \INPUT_B[5]~I .oe_power_up = "low";
defparam \INPUT_B[5]~I .oe_register_mode = "none";
defparam \INPUT_B[5]~I .oe_sync_reset = "none";
defparam \INPUT_B[5]~I .operation_mode = "input";
defparam \INPUT_B[5]~I .output_async_reset = "none";
defparam \INPUT_B[5]~I .output_power_up = "low";
defparam \INPUT_B[5]~I .output_register_mode = "none";
defparam \INPUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneii_lcell_comb \inst|inst13~3 (
// Equation(s):
// \inst|inst13~3_combout  = \inst|inst13~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [5]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [5]))))

	.dataa(\inst|inst13~1_combout ),
	.datab(\INPUT_A~combout [5]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\INPUT_B~combout [5]),
	.cin(gnd),
	.combout(\inst|inst13~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst13~3 .lut_mask = 16'h56A6;
defparam \inst|inst13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N17
cycloneii_lcell_ff \inst|inst13~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst|inst13~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst13~_emulated_regout ));

// Location: LCCOMB_X34_Y26_N10
cycloneii_lcell_comb \inst|inst13~2 (
// Equation(s):
// \inst|inst13~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [5])))) # (!\LOAD~combout  & (\inst|inst13~1_combout  $ (((\inst|inst13~_emulated_regout )))))

	.dataa(\inst|inst13~1_combout ),
	.datab(\IN_LOAD~combout [5]),
	.datac(\inst|inst13~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst|inst13~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst13~2 .lut_mask = 16'hCC5A;
defparam \inst|inst13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[4]));
// synopsys translate_off
defparam \IN_LOAD[4]~I .input_async_reset = "none";
defparam \IN_LOAD[4]~I .input_power_up = "low";
defparam \IN_LOAD[4]~I .input_register_mode = "none";
defparam \IN_LOAD[4]~I .input_sync_reset = "none";
defparam \IN_LOAD[4]~I .oe_async_reset = "none";
defparam \IN_LOAD[4]~I .oe_power_up = "low";
defparam \IN_LOAD[4]~I .oe_register_mode = "none";
defparam \IN_LOAD[4]~I .oe_sync_reset = "none";
defparam \IN_LOAD[4]~I .operation_mode = "input";
defparam \IN_LOAD[4]~I .output_async_reset = "none";
defparam \IN_LOAD[4]~I .output_power_up = "low";
defparam \IN_LOAD[4]~I .output_register_mode = "none";
defparam \IN_LOAD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N24
cycloneii_lcell_comb \inst|inst12~1 (
// Equation(s):
// \inst|inst12~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [4])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst12~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [4]),
	.datac(\inst|inst12~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst12~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst12~1 .lut_mask = 16'hCCF0;
defparam \inst|inst12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[4]));
// synopsys translate_off
defparam \INPUT_A[4]~I .input_async_reset = "none";
defparam \INPUT_A[4]~I .input_power_up = "low";
defparam \INPUT_A[4]~I .input_register_mode = "none";
defparam \INPUT_A[4]~I .input_sync_reset = "none";
defparam \INPUT_A[4]~I .oe_async_reset = "none";
defparam \INPUT_A[4]~I .oe_power_up = "low";
defparam \INPUT_A[4]~I .oe_register_mode = "none";
defparam \INPUT_A[4]~I .oe_sync_reset = "none";
defparam \INPUT_A[4]~I .operation_mode = "input";
defparam \INPUT_A[4]~I .output_async_reset = "none";
defparam \INPUT_A[4]~I .output_power_up = "low";
defparam \INPUT_A[4]~I .output_register_mode = "none";
defparam \INPUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N0
cycloneii_lcell_comb \inst|inst12~3 (
// Equation(s):
// \inst|inst12~3_combout  = \inst|inst12~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [4])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [4])))))

	.dataa(\INPUT_B~combout [4]),
	.datab(\INPUT_A~combout [4]),
	.datac(\inst|inst12~1_combout ),
	.datad(\INPUT_SELECT~combout ),
	.cin(gnd),
	.combout(\inst|inst12~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst12~3 .lut_mask = 16'h5A3C;
defparam \inst|inst12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N1
cycloneii_lcell_ff \inst|inst12~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst|inst12~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst12~_emulated_regout ));

// Location: LCCOMB_X1_Y7_N18
cycloneii_lcell_comb \inst|inst12~2 (
// Equation(s):
// \inst|inst12~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [4])) # (!\LOAD~combout  & ((\inst|inst12~1_combout  $ (\inst|inst12~_emulated_regout ))))

	.dataa(\LOAD~combout ),
	.datab(\IN_LOAD~combout [4]),
	.datac(\inst|inst12~1_combout ),
	.datad(\inst|inst12~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst12~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst12~2 .lut_mask = 16'h8DD8;
defparam \inst|inst12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[3]));
// synopsys translate_off
defparam \IN_LOAD[3]~I .input_async_reset = "none";
defparam \IN_LOAD[3]~I .input_power_up = "low";
defparam \IN_LOAD[3]~I .input_register_mode = "none";
defparam \IN_LOAD[3]~I .input_sync_reset = "none";
defparam \IN_LOAD[3]~I .oe_async_reset = "none";
defparam \IN_LOAD[3]~I .oe_power_up = "low";
defparam \IN_LOAD[3]~I .oe_register_mode = "none";
defparam \IN_LOAD[3]~I .oe_sync_reset = "none";
defparam \IN_LOAD[3]~I .operation_mode = "input";
defparam \IN_LOAD[3]~I .output_async_reset = "none";
defparam \IN_LOAD[3]~I .output_power_up = "low";
defparam \IN_LOAD[3]~I .output_register_mode = "none";
defparam \IN_LOAD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[3]));
// synopsys translate_off
defparam \INPUT_A[3]~I .input_async_reset = "none";
defparam \INPUT_A[3]~I .input_power_up = "low";
defparam \INPUT_A[3]~I .input_register_mode = "none";
defparam \INPUT_A[3]~I .input_sync_reset = "none";
defparam \INPUT_A[3]~I .oe_async_reset = "none";
defparam \INPUT_A[3]~I .oe_power_up = "low";
defparam \INPUT_A[3]~I .oe_register_mode = "none";
defparam \INPUT_A[3]~I .oe_sync_reset = "none";
defparam \INPUT_A[3]~I .operation_mode = "input";
defparam \INPUT_A[3]~I .output_async_reset = "none";
defparam \INPUT_A[3]~I .output_power_up = "low";
defparam \INPUT_A[3]~I .output_register_mode = "none";
defparam \INPUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneii_lcell_comb \inst|inst20~1 (
// Equation(s):
// \inst|inst20~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [3]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst20~1_combout ))

	.dataa(vcc),
	.datab(\inst|inst20~1_combout ),
	.datac(\IN_LOAD~combout [3]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst20~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst20~1 .lut_mask = 16'hF0CC;
defparam \inst|inst20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cycloneii_lcell_comb \inst|inst20~3 (
// Equation(s):
// \inst|inst20~3_combout  = \inst|inst20~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [3])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [3])))))

	.dataa(\INPUT_B~combout [3]),
	.datab(\INPUT_A~combout [3]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\inst|inst20~1_combout ),
	.cin(gnd),
	.combout(\inst|inst20~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst20~3 .lut_mask = 16'h53AC;
defparam \inst|inst20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y26_N29
cycloneii_lcell_ff \inst|inst20~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst|inst20~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst20~_emulated_regout ));

// Location: LCCOMB_X34_Y26_N22
cycloneii_lcell_comb \inst|inst20~2 (
// Equation(s):
// \inst|inst20~2_combout  = (\LOAD~combout  & (\IN_LOAD~combout [3])) # (!\LOAD~combout  & ((\inst|inst20~_emulated_regout  $ (\inst|inst20~1_combout ))))

	.dataa(\IN_LOAD~combout [3]),
	.datab(\inst|inst20~_emulated_regout ),
	.datac(\LOAD~combout ),
	.datad(\inst|inst20~1_combout ),
	.cin(gnd),
	.combout(\inst|inst20~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst20~2 .lut_mask = 16'hA3AC;
defparam \inst|inst20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[2]));
// synopsys translate_off
defparam \IN_LOAD[2]~I .input_async_reset = "none";
defparam \IN_LOAD[2]~I .input_power_up = "low";
defparam \IN_LOAD[2]~I .input_register_mode = "none";
defparam \IN_LOAD[2]~I .input_sync_reset = "none";
defparam \IN_LOAD[2]~I .oe_async_reset = "none";
defparam \IN_LOAD[2]~I .oe_power_up = "low";
defparam \IN_LOAD[2]~I .oe_register_mode = "none";
defparam \IN_LOAD[2]~I .oe_sync_reset = "none";
defparam \IN_LOAD[2]~I .operation_mode = "input";
defparam \IN_LOAD[2]~I .output_async_reset = "none";
defparam \IN_LOAD[2]~I .output_power_up = "low";
defparam \IN_LOAD[2]~I .output_register_mode = "none";
defparam \IN_LOAD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N26
cycloneii_lcell_comb \inst|inst16~1 (
// Equation(s):
// \inst|inst16~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [2]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst16~1_combout ))

	.dataa(vcc),
	.datab(\inst|inst16~1_combout ),
	.datac(\IN_LOAD~combout [2]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst16~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst16~1 .lut_mask = 16'hF0CC;
defparam \inst|inst16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[2]));
// synopsys translate_off
defparam \INPUT_B[2]~I .input_async_reset = "none";
defparam \INPUT_B[2]~I .input_power_up = "low";
defparam \INPUT_B[2]~I .input_register_mode = "none";
defparam \INPUT_B[2]~I .input_sync_reset = "none";
defparam \INPUT_B[2]~I .oe_async_reset = "none";
defparam \INPUT_B[2]~I .oe_power_up = "low";
defparam \INPUT_B[2]~I .oe_register_mode = "none";
defparam \INPUT_B[2]~I .oe_sync_reset = "none";
defparam \INPUT_B[2]~I .operation_mode = "input";
defparam \INPUT_B[2]~I .output_async_reset = "none";
defparam \INPUT_B[2]~I .output_power_up = "low";
defparam \INPUT_B[2]~I .output_register_mode = "none";
defparam \INPUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N28
cycloneii_lcell_comb \inst|inst16~3 (
// Equation(s):
// \inst|inst16~3_combout  = \inst|inst16~1_combout  $ (((\INPUT_SELECT~combout  & ((\INPUT_B~combout [2]))) # (!\INPUT_SELECT~combout  & (\INPUT_A~combout [2]))))

	.dataa(\INPUT_A~combout [2]),
	.datab(\INPUT_B~combout [2]),
	.datac(\INPUT_SELECT~combout ),
	.datad(\inst|inst16~1_combout ),
	.cin(gnd),
	.combout(\inst|inst16~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst16~3 .lut_mask = 16'h35CA;
defparam \inst|inst16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N29
cycloneii_lcell_ff \inst|inst16~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst|inst16~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst16~_emulated_regout ));

// Location: LCCOMB_X1_Y7_N6
cycloneii_lcell_comb \inst|inst16~2 (
// Equation(s):
// \inst|inst16~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [2])))) # (!\LOAD~combout  & (\inst|inst16~1_combout  $ (((\inst|inst16~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst|inst16~1_combout ),
	.datac(\IN_LOAD~combout [2]),
	.datad(\inst|inst16~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst16~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst16~2 .lut_mask = 16'hB1E4;
defparam \inst|inst16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[1]));
// synopsys translate_off
defparam \IN_LOAD[1]~I .input_async_reset = "none";
defparam \IN_LOAD[1]~I .input_power_up = "low";
defparam \IN_LOAD[1]~I .input_register_mode = "none";
defparam \IN_LOAD[1]~I .input_sync_reset = "none";
defparam \IN_LOAD[1]~I .oe_async_reset = "none";
defparam \IN_LOAD[1]~I .oe_power_up = "low";
defparam \IN_LOAD[1]~I .oe_register_mode = "none";
defparam \IN_LOAD[1]~I .oe_sync_reset = "none";
defparam \IN_LOAD[1]~I .operation_mode = "input";
defparam \IN_LOAD[1]~I .output_async_reset = "none";
defparam \IN_LOAD[1]~I .output_power_up = "low";
defparam \IN_LOAD[1]~I .output_register_mode = "none";
defparam \IN_LOAD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N20
cycloneii_lcell_comb \inst|inst11~1 (
// Equation(s):
// \inst|inst11~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & (\IN_LOAD~combout [1])) # (!GLOBAL(\LOAD~clkctrl_outclk ) & ((\inst|inst11~1_combout )))

	.dataa(vcc),
	.datab(\IN_LOAD~combout [1]),
	.datac(\inst|inst11~1_combout ),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst11~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11~1 .lut_mask = 16'hCCF0;
defparam \inst|inst11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_B[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_B~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_B[1]));
// synopsys translate_off
defparam \INPUT_B[1]~I .input_async_reset = "none";
defparam \INPUT_B[1]~I .input_power_up = "low";
defparam \INPUT_B[1]~I .input_register_mode = "none";
defparam \INPUT_B[1]~I .input_sync_reset = "none";
defparam \INPUT_B[1]~I .oe_async_reset = "none";
defparam \INPUT_B[1]~I .oe_power_up = "low";
defparam \INPUT_B[1]~I .oe_register_mode = "none";
defparam \INPUT_B[1]~I .oe_sync_reset = "none";
defparam \INPUT_B[1]~I .operation_mode = "input";
defparam \INPUT_B[1]~I .output_async_reset = "none";
defparam \INPUT_B[1]~I .output_power_up = "low";
defparam \INPUT_B[1]~I .output_register_mode = "none";
defparam \INPUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[1]));
// synopsys translate_off
defparam \INPUT_A[1]~I .input_async_reset = "none";
defparam \INPUT_A[1]~I .input_power_up = "low";
defparam \INPUT_A[1]~I .input_register_mode = "none";
defparam \INPUT_A[1]~I .input_sync_reset = "none";
defparam \INPUT_A[1]~I .oe_async_reset = "none";
defparam \INPUT_A[1]~I .oe_power_up = "low";
defparam \INPUT_A[1]~I .oe_register_mode = "none";
defparam \INPUT_A[1]~I .oe_sync_reset = "none";
defparam \INPUT_A[1]~I .operation_mode = "input";
defparam \INPUT_A[1]~I .output_async_reset = "none";
defparam \INPUT_A[1]~I .output_power_up = "low";
defparam \INPUT_A[1]~I .output_register_mode = "none";
defparam \INPUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N16
cycloneii_lcell_comb \inst|inst11~3 (
// Equation(s):
// \inst|inst11~3_combout  = \inst|inst11~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [1])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [1])))))

	.dataa(\inst|inst11~1_combout ),
	.datab(\INPUT_B~combout [1]),
	.datac(\INPUT_A~combout [1]),
	.datad(\INPUT_SELECT~combout ),
	.cin(gnd),
	.combout(\inst|inst11~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11~3 .lut_mask = 16'h665A;
defparam \inst|inst11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N17
cycloneii_lcell_ff \inst|inst11~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst|inst11~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst11~_emulated_regout ));

// Location: LCCOMB_X1_Y7_N2
cycloneii_lcell_comb \inst|inst11~2 (
// Equation(s):
// \inst|inst11~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [1])))) # (!\LOAD~combout  & (\inst|inst11~1_combout  $ (((\inst|inst11~_emulated_regout )))))

	.dataa(\inst|inst11~1_combout ),
	.datab(\IN_LOAD~combout [1]),
	.datac(\inst|inst11~_emulated_regout ),
	.datad(\LOAD~combout ),
	.cin(gnd),
	.combout(\inst|inst11~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst11~2 .lut_mask = 16'hCC5A;
defparam \inst|inst11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\IN_LOAD~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[0]));
// synopsys translate_off
defparam \IN_LOAD[0]~I .input_async_reset = "none";
defparam \IN_LOAD[0]~I .input_power_up = "low";
defparam \IN_LOAD[0]~I .input_register_mode = "none";
defparam \IN_LOAD[0]~I .input_sync_reset = "none";
defparam \IN_LOAD[0]~I .oe_async_reset = "none";
defparam \IN_LOAD[0]~I .oe_power_up = "low";
defparam \IN_LOAD[0]~I .oe_register_mode = "none";
defparam \IN_LOAD[0]~I .oe_sync_reset = "none";
defparam \IN_LOAD[0]~I .operation_mode = "input";
defparam \IN_LOAD[0]~I .output_async_reset = "none";
defparam \IN_LOAD[0]~I .output_power_up = "low";
defparam \IN_LOAD[0]~I .output_register_mode = "none";
defparam \IN_LOAD[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N30
cycloneii_lcell_comb \inst|inst~1 (
// Equation(s):
// \inst|inst~1_combout  = (GLOBAL(\LOAD~clkctrl_outclk ) & ((\IN_LOAD~combout [0]))) # (!GLOBAL(\LOAD~clkctrl_outclk ) & (\inst|inst~1_combout ))

	.dataa(vcc),
	.datab(\inst|inst~1_combout ),
	.datac(\IN_LOAD~combout [0]),
	.datad(\LOAD~clkctrl_outclk ),
	.cin(gnd),
	.combout(\inst|inst~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~1 .lut_mask = 16'hF0CC;
defparam \inst|inst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \INPUT_A[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\INPUT_A~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(INPUT_A[0]));
// synopsys translate_off
defparam \INPUT_A[0]~I .input_async_reset = "none";
defparam \INPUT_A[0]~I .input_power_up = "low";
defparam \INPUT_A[0]~I .input_register_mode = "none";
defparam \INPUT_A[0]~I .input_sync_reset = "none";
defparam \INPUT_A[0]~I .oe_async_reset = "none";
defparam \INPUT_A[0]~I .oe_power_up = "low";
defparam \INPUT_A[0]~I .oe_register_mode = "none";
defparam \INPUT_A[0]~I .oe_sync_reset = "none";
defparam \INPUT_A[0]~I .operation_mode = "input";
defparam \INPUT_A[0]~I .output_async_reset = "none";
defparam \INPUT_A[0]~I .output_power_up = "low";
defparam \INPUT_A[0]~I .output_register_mode = "none";
defparam \INPUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y7_N12
cycloneii_lcell_comb \inst|inst~3 (
// Equation(s):
// \inst|inst~3_combout  = \inst|inst~1_combout  $ (((\INPUT_SELECT~combout  & (\INPUT_B~combout [0])) # (!\INPUT_SELECT~combout  & ((\INPUT_A~combout [0])))))

	.dataa(\INPUT_B~combout [0]),
	.datab(\inst|inst~1_combout ),
	.datac(\INPUT_A~combout [0]),
	.datad(\INPUT_SELECT~combout ),
	.cin(gnd),
	.combout(\inst|inst~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~3 .lut_mask = 16'h663C;
defparam \inst|inst~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y7_N13
cycloneii_lcell_ff \inst|inst~_emulated (
	.clk(\inst7~clkctrl_outclk ),
	.datain(\inst|inst~3_combout ),
	.sdata(gnd),
	.aclr(\LOAD~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|inst~_emulated_regout ));

// Location: LCCOMB_X1_Y7_N22
cycloneii_lcell_comb \inst|inst~2 (
// Equation(s):
// \inst|inst~2_combout  = (\LOAD~combout  & (((\IN_LOAD~combout [0])))) # (!\LOAD~combout  & (\inst|inst~1_combout  $ (((\inst|inst~_emulated_regout )))))

	.dataa(\LOAD~combout ),
	.datab(\inst|inst~1_combout ),
	.datac(\IN_LOAD~combout [0]),
	.datad(\inst|inst~_emulated_regout ),
	.cin(gnd),
	.combout(\inst|inst~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|inst~2 .lut_mask = 16'hB1E4;
defparam \inst|inst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUTPUT_B_ENABLE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUTPUT_B_ENABLE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B_ENABLE));
// synopsys translate_off
defparam \OUTPUT_B_ENABLE~I .input_async_reset = "none";
defparam \OUTPUT_B_ENABLE~I .input_power_up = "low";
defparam \OUTPUT_B_ENABLE~I .input_register_mode = "none";
defparam \OUTPUT_B_ENABLE~I .input_sync_reset = "none";
defparam \OUTPUT_B_ENABLE~I .oe_async_reset = "none";
defparam \OUTPUT_B_ENABLE~I .oe_power_up = "low";
defparam \OUTPUT_B_ENABLE~I .oe_register_mode = "none";
defparam \OUTPUT_B_ENABLE~I .oe_sync_reset = "none";
defparam \OUTPUT_B_ENABLE~I .operation_mode = "input";
defparam \OUTPUT_B_ENABLE~I .output_async_reset = "none";
defparam \OUTPUT_B_ENABLE~I .output_power_up = "low";
defparam \OUTPUT_B_ENABLE~I .output_register_mode = "none";
defparam \OUTPUT_B_ENABLE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[31]~I (
	.datain(\inst6|inst~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[31]));
// synopsys translate_off
defparam \OUTPUT_A[31]~I .input_async_reset = "none";
defparam \OUTPUT_A[31]~I .input_power_up = "low";
defparam \OUTPUT_A[31]~I .input_register_mode = "none";
defparam \OUTPUT_A[31]~I .input_sync_reset = "none";
defparam \OUTPUT_A[31]~I .oe_async_reset = "none";
defparam \OUTPUT_A[31]~I .oe_power_up = "low";
defparam \OUTPUT_A[31]~I .oe_register_mode = "none";
defparam \OUTPUT_A[31]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[31]~I .operation_mode = "output";
defparam \OUTPUT_A[31]~I .output_async_reset = "none";
defparam \OUTPUT_A[31]~I .output_power_up = "low";
defparam \OUTPUT_A[31]~I .output_register_mode = "none";
defparam \OUTPUT_A[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[30]~I (
	.datain(\inst6|inst11~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[30]));
// synopsys translate_off
defparam \OUTPUT_A[30]~I .input_async_reset = "none";
defparam \OUTPUT_A[30]~I .input_power_up = "low";
defparam \OUTPUT_A[30]~I .input_register_mode = "none";
defparam \OUTPUT_A[30]~I .input_sync_reset = "none";
defparam \OUTPUT_A[30]~I .oe_async_reset = "none";
defparam \OUTPUT_A[30]~I .oe_power_up = "low";
defparam \OUTPUT_A[30]~I .oe_register_mode = "none";
defparam \OUTPUT_A[30]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[30]~I .operation_mode = "output";
defparam \OUTPUT_A[30]~I .output_async_reset = "none";
defparam \OUTPUT_A[30]~I .output_power_up = "low";
defparam \OUTPUT_A[30]~I .output_register_mode = "none";
defparam \OUTPUT_A[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[29]~I (
	.datain(\inst6|inst16~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[29]));
// synopsys translate_off
defparam \OUTPUT_A[29]~I .input_async_reset = "none";
defparam \OUTPUT_A[29]~I .input_power_up = "low";
defparam \OUTPUT_A[29]~I .input_register_mode = "none";
defparam \OUTPUT_A[29]~I .input_sync_reset = "none";
defparam \OUTPUT_A[29]~I .oe_async_reset = "none";
defparam \OUTPUT_A[29]~I .oe_power_up = "low";
defparam \OUTPUT_A[29]~I .oe_register_mode = "none";
defparam \OUTPUT_A[29]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[29]~I .operation_mode = "output";
defparam \OUTPUT_A[29]~I .output_async_reset = "none";
defparam \OUTPUT_A[29]~I .output_power_up = "low";
defparam \OUTPUT_A[29]~I .output_register_mode = "none";
defparam \OUTPUT_A[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[28]~I (
	.datain(\inst6|inst20~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[28]));
// synopsys translate_off
defparam \OUTPUT_A[28]~I .input_async_reset = "none";
defparam \OUTPUT_A[28]~I .input_power_up = "low";
defparam \OUTPUT_A[28]~I .input_register_mode = "none";
defparam \OUTPUT_A[28]~I .input_sync_reset = "none";
defparam \OUTPUT_A[28]~I .oe_async_reset = "none";
defparam \OUTPUT_A[28]~I .oe_power_up = "low";
defparam \OUTPUT_A[28]~I .oe_register_mode = "none";
defparam \OUTPUT_A[28]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[28]~I .operation_mode = "output";
defparam \OUTPUT_A[28]~I .output_async_reset = "none";
defparam \OUTPUT_A[28]~I .output_power_up = "low";
defparam \OUTPUT_A[28]~I .output_register_mode = "none";
defparam \OUTPUT_A[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[27]~I (
	.datain(\inst6|inst12~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[27]));
// synopsys translate_off
defparam \OUTPUT_A[27]~I .input_async_reset = "none";
defparam \OUTPUT_A[27]~I .input_power_up = "low";
defparam \OUTPUT_A[27]~I .input_register_mode = "none";
defparam \OUTPUT_A[27]~I .input_sync_reset = "none";
defparam \OUTPUT_A[27]~I .oe_async_reset = "none";
defparam \OUTPUT_A[27]~I .oe_power_up = "low";
defparam \OUTPUT_A[27]~I .oe_register_mode = "none";
defparam \OUTPUT_A[27]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[27]~I .operation_mode = "output";
defparam \OUTPUT_A[27]~I .output_async_reset = "none";
defparam \OUTPUT_A[27]~I .output_power_up = "low";
defparam \OUTPUT_A[27]~I .output_register_mode = "none";
defparam \OUTPUT_A[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[26]~I (
	.datain(\inst6|inst13~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[26]));
// synopsys translate_off
defparam \OUTPUT_A[26]~I .input_async_reset = "none";
defparam \OUTPUT_A[26]~I .input_power_up = "low";
defparam \OUTPUT_A[26]~I .input_register_mode = "none";
defparam \OUTPUT_A[26]~I .input_sync_reset = "none";
defparam \OUTPUT_A[26]~I .oe_async_reset = "none";
defparam \OUTPUT_A[26]~I .oe_power_up = "low";
defparam \OUTPUT_A[26]~I .oe_register_mode = "none";
defparam \OUTPUT_A[26]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[26]~I .operation_mode = "output";
defparam \OUTPUT_A[26]~I .output_async_reset = "none";
defparam \OUTPUT_A[26]~I .output_power_up = "low";
defparam \OUTPUT_A[26]~I .output_register_mode = "none";
defparam \OUTPUT_A[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[25]~I (
	.datain(\inst6|inst24~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[25]));
// synopsys translate_off
defparam \OUTPUT_A[25]~I .input_async_reset = "none";
defparam \OUTPUT_A[25]~I .input_power_up = "low";
defparam \OUTPUT_A[25]~I .input_register_mode = "none";
defparam \OUTPUT_A[25]~I .input_sync_reset = "none";
defparam \OUTPUT_A[25]~I .oe_async_reset = "none";
defparam \OUTPUT_A[25]~I .oe_power_up = "low";
defparam \OUTPUT_A[25]~I .oe_register_mode = "none";
defparam \OUTPUT_A[25]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[25]~I .operation_mode = "output";
defparam \OUTPUT_A[25]~I .output_async_reset = "none";
defparam \OUTPUT_A[25]~I .output_power_up = "low";
defparam \OUTPUT_A[25]~I .output_register_mode = "none";
defparam \OUTPUT_A[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[24]~I (
	.datain(\inst6|inst28~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[24]));
// synopsys translate_off
defparam \OUTPUT_A[24]~I .input_async_reset = "none";
defparam \OUTPUT_A[24]~I .input_power_up = "low";
defparam \OUTPUT_A[24]~I .input_register_mode = "none";
defparam \OUTPUT_A[24]~I .input_sync_reset = "none";
defparam \OUTPUT_A[24]~I .oe_async_reset = "none";
defparam \OUTPUT_A[24]~I .oe_power_up = "low";
defparam \OUTPUT_A[24]~I .oe_register_mode = "none";
defparam \OUTPUT_A[24]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[24]~I .operation_mode = "output";
defparam \OUTPUT_A[24]~I .output_async_reset = "none";
defparam \OUTPUT_A[24]~I .output_power_up = "low";
defparam \OUTPUT_A[24]~I .output_register_mode = "none";
defparam \OUTPUT_A[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[23]~I (
	.datain(\inst5|inst~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[23]));
// synopsys translate_off
defparam \OUTPUT_A[23]~I .input_async_reset = "none";
defparam \OUTPUT_A[23]~I .input_power_up = "low";
defparam \OUTPUT_A[23]~I .input_register_mode = "none";
defparam \OUTPUT_A[23]~I .input_sync_reset = "none";
defparam \OUTPUT_A[23]~I .oe_async_reset = "none";
defparam \OUTPUT_A[23]~I .oe_power_up = "low";
defparam \OUTPUT_A[23]~I .oe_register_mode = "none";
defparam \OUTPUT_A[23]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[23]~I .operation_mode = "output";
defparam \OUTPUT_A[23]~I .output_async_reset = "none";
defparam \OUTPUT_A[23]~I .output_power_up = "low";
defparam \OUTPUT_A[23]~I .output_register_mode = "none";
defparam \OUTPUT_A[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[22]~I (
	.datain(\inst5|inst11~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[22]));
// synopsys translate_off
defparam \OUTPUT_A[22]~I .input_async_reset = "none";
defparam \OUTPUT_A[22]~I .input_power_up = "low";
defparam \OUTPUT_A[22]~I .input_register_mode = "none";
defparam \OUTPUT_A[22]~I .input_sync_reset = "none";
defparam \OUTPUT_A[22]~I .oe_async_reset = "none";
defparam \OUTPUT_A[22]~I .oe_power_up = "low";
defparam \OUTPUT_A[22]~I .oe_register_mode = "none";
defparam \OUTPUT_A[22]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[22]~I .operation_mode = "output";
defparam \OUTPUT_A[22]~I .output_async_reset = "none";
defparam \OUTPUT_A[22]~I .output_power_up = "low";
defparam \OUTPUT_A[22]~I .output_register_mode = "none";
defparam \OUTPUT_A[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[21]~I (
	.datain(\inst5|inst16~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[21]));
// synopsys translate_off
defparam \OUTPUT_A[21]~I .input_async_reset = "none";
defparam \OUTPUT_A[21]~I .input_power_up = "low";
defparam \OUTPUT_A[21]~I .input_register_mode = "none";
defparam \OUTPUT_A[21]~I .input_sync_reset = "none";
defparam \OUTPUT_A[21]~I .oe_async_reset = "none";
defparam \OUTPUT_A[21]~I .oe_power_up = "low";
defparam \OUTPUT_A[21]~I .oe_register_mode = "none";
defparam \OUTPUT_A[21]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[21]~I .operation_mode = "output";
defparam \OUTPUT_A[21]~I .output_async_reset = "none";
defparam \OUTPUT_A[21]~I .output_power_up = "low";
defparam \OUTPUT_A[21]~I .output_register_mode = "none";
defparam \OUTPUT_A[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[20]~I (
	.datain(\inst5|inst20~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[20]));
// synopsys translate_off
defparam \OUTPUT_A[20]~I .input_async_reset = "none";
defparam \OUTPUT_A[20]~I .input_power_up = "low";
defparam \OUTPUT_A[20]~I .input_register_mode = "none";
defparam \OUTPUT_A[20]~I .input_sync_reset = "none";
defparam \OUTPUT_A[20]~I .oe_async_reset = "none";
defparam \OUTPUT_A[20]~I .oe_power_up = "low";
defparam \OUTPUT_A[20]~I .oe_register_mode = "none";
defparam \OUTPUT_A[20]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[20]~I .operation_mode = "output";
defparam \OUTPUT_A[20]~I .output_async_reset = "none";
defparam \OUTPUT_A[20]~I .output_power_up = "low";
defparam \OUTPUT_A[20]~I .output_register_mode = "none";
defparam \OUTPUT_A[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[19]~I (
	.datain(\inst5|inst12~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[19]));
// synopsys translate_off
defparam \OUTPUT_A[19]~I .input_async_reset = "none";
defparam \OUTPUT_A[19]~I .input_power_up = "low";
defparam \OUTPUT_A[19]~I .input_register_mode = "none";
defparam \OUTPUT_A[19]~I .input_sync_reset = "none";
defparam \OUTPUT_A[19]~I .oe_async_reset = "none";
defparam \OUTPUT_A[19]~I .oe_power_up = "low";
defparam \OUTPUT_A[19]~I .oe_register_mode = "none";
defparam \OUTPUT_A[19]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[19]~I .operation_mode = "output";
defparam \OUTPUT_A[19]~I .output_async_reset = "none";
defparam \OUTPUT_A[19]~I .output_power_up = "low";
defparam \OUTPUT_A[19]~I .output_register_mode = "none";
defparam \OUTPUT_A[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[18]~I (
	.datain(\inst5|inst13~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[18]));
// synopsys translate_off
defparam \OUTPUT_A[18]~I .input_async_reset = "none";
defparam \OUTPUT_A[18]~I .input_power_up = "low";
defparam \OUTPUT_A[18]~I .input_register_mode = "none";
defparam \OUTPUT_A[18]~I .input_sync_reset = "none";
defparam \OUTPUT_A[18]~I .oe_async_reset = "none";
defparam \OUTPUT_A[18]~I .oe_power_up = "low";
defparam \OUTPUT_A[18]~I .oe_register_mode = "none";
defparam \OUTPUT_A[18]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[18]~I .operation_mode = "output";
defparam \OUTPUT_A[18]~I .output_async_reset = "none";
defparam \OUTPUT_A[18]~I .output_power_up = "low";
defparam \OUTPUT_A[18]~I .output_register_mode = "none";
defparam \OUTPUT_A[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[17]~I (
	.datain(\inst5|inst24~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[17]));
// synopsys translate_off
defparam \OUTPUT_A[17]~I .input_async_reset = "none";
defparam \OUTPUT_A[17]~I .input_power_up = "low";
defparam \OUTPUT_A[17]~I .input_register_mode = "none";
defparam \OUTPUT_A[17]~I .input_sync_reset = "none";
defparam \OUTPUT_A[17]~I .oe_async_reset = "none";
defparam \OUTPUT_A[17]~I .oe_power_up = "low";
defparam \OUTPUT_A[17]~I .oe_register_mode = "none";
defparam \OUTPUT_A[17]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[17]~I .operation_mode = "output";
defparam \OUTPUT_A[17]~I .output_async_reset = "none";
defparam \OUTPUT_A[17]~I .output_power_up = "low";
defparam \OUTPUT_A[17]~I .output_register_mode = "none";
defparam \OUTPUT_A[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[16]~I (
	.datain(\inst5|inst28~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[16]));
// synopsys translate_off
defparam \OUTPUT_A[16]~I .input_async_reset = "none";
defparam \OUTPUT_A[16]~I .input_power_up = "low";
defparam \OUTPUT_A[16]~I .input_register_mode = "none";
defparam \OUTPUT_A[16]~I .input_sync_reset = "none";
defparam \OUTPUT_A[16]~I .oe_async_reset = "none";
defparam \OUTPUT_A[16]~I .oe_power_up = "low";
defparam \OUTPUT_A[16]~I .oe_register_mode = "none";
defparam \OUTPUT_A[16]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[16]~I .operation_mode = "output";
defparam \OUTPUT_A[16]~I .output_async_reset = "none";
defparam \OUTPUT_A[16]~I .output_power_up = "low";
defparam \OUTPUT_A[16]~I .output_register_mode = "none";
defparam \OUTPUT_A[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[15]~I (
	.datain(\inst4|inst~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[15]));
// synopsys translate_off
defparam \OUTPUT_A[15]~I .input_async_reset = "none";
defparam \OUTPUT_A[15]~I .input_power_up = "low";
defparam \OUTPUT_A[15]~I .input_register_mode = "none";
defparam \OUTPUT_A[15]~I .input_sync_reset = "none";
defparam \OUTPUT_A[15]~I .oe_async_reset = "none";
defparam \OUTPUT_A[15]~I .oe_power_up = "low";
defparam \OUTPUT_A[15]~I .oe_register_mode = "none";
defparam \OUTPUT_A[15]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[15]~I .operation_mode = "output";
defparam \OUTPUT_A[15]~I .output_async_reset = "none";
defparam \OUTPUT_A[15]~I .output_power_up = "low";
defparam \OUTPUT_A[15]~I .output_register_mode = "none";
defparam \OUTPUT_A[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[14]~I (
	.datain(\inst4|inst11~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[14]));
// synopsys translate_off
defparam \OUTPUT_A[14]~I .input_async_reset = "none";
defparam \OUTPUT_A[14]~I .input_power_up = "low";
defparam \OUTPUT_A[14]~I .input_register_mode = "none";
defparam \OUTPUT_A[14]~I .input_sync_reset = "none";
defparam \OUTPUT_A[14]~I .oe_async_reset = "none";
defparam \OUTPUT_A[14]~I .oe_power_up = "low";
defparam \OUTPUT_A[14]~I .oe_register_mode = "none";
defparam \OUTPUT_A[14]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[14]~I .operation_mode = "output";
defparam \OUTPUT_A[14]~I .output_async_reset = "none";
defparam \OUTPUT_A[14]~I .output_power_up = "low";
defparam \OUTPUT_A[14]~I .output_register_mode = "none";
defparam \OUTPUT_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[13]~I (
	.datain(\inst4|inst16~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[13]));
// synopsys translate_off
defparam \OUTPUT_A[13]~I .input_async_reset = "none";
defparam \OUTPUT_A[13]~I .input_power_up = "low";
defparam \OUTPUT_A[13]~I .input_register_mode = "none";
defparam \OUTPUT_A[13]~I .input_sync_reset = "none";
defparam \OUTPUT_A[13]~I .oe_async_reset = "none";
defparam \OUTPUT_A[13]~I .oe_power_up = "low";
defparam \OUTPUT_A[13]~I .oe_register_mode = "none";
defparam \OUTPUT_A[13]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[13]~I .operation_mode = "output";
defparam \OUTPUT_A[13]~I .output_async_reset = "none";
defparam \OUTPUT_A[13]~I .output_power_up = "low";
defparam \OUTPUT_A[13]~I .output_register_mode = "none";
defparam \OUTPUT_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[12]~I (
	.datain(\inst4|inst20~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[12]));
// synopsys translate_off
defparam \OUTPUT_A[12]~I .input_async_reset = "none";
defparam \OUTPUT_A[12]~I .input_power_up = "low";
defparam \OUTPUT_A[12]~I .input_register_mode = "none";
defparam \OUTPUT_A[12]~I .input_sync_reset = "none";
defparam \OUTPUT_A[12]~I .oe_async_reset = "none";
defparam \OUTPUT_A[12]~I .oe_power_up = "low";
defparam \OUTPUT_A[12]~I .oe_register_mode = "none";
defparam \OUTPUT_A[12]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[12]~I .operation_mode = "output";
defparam \OUTPUT_A[12]~I .output_async_reset = "none";
defparam \OUTPUT_A[12]~I .output_power_up = "low";
defparam \OUTPUT_A[12]~I .output_register_mode = "none";
defparam \OUTPUT_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[11]~I (
	.datain(\inst4|inst12~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[11]));
// synopsys translate_off
defparam \OUTPUT_A[11]~I .input_async_reset = "none";
defparam \OUTPUT_A[11]~I .input_power_up = "low";
defparam \OUTPUT_A[11]~I .input_register_mode = "none";
defparam \OUTPUT_A[11]~I .input_sync_reset = "none";
defparam \OUTPUT_A[11]~I .oe_async_reset = "none";
defparam \OUTPUT_A[11]~I .oe_power_up = "low";
defparam \OUTPUT_A[11]~I .oe_register_mode = "none";
defparam \OUTPUT_A[11]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[11]~I .operation_mode = "output";
defparam \OUTPUT_A[11]~I .output_async_reset = "none";
defparam \OUTPUT_A[11]~I .output_power_up = "low";
defparam \OUTPUT_A[11]~I .output_register_mode = "none";
defparam \OUTPUT_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[10]~I (
	.datain(\inst4|inst13~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[10]));
// synopsys translate_off
defparam \OUTPUT_A[10]~I .input_async_reset = "none";
defparam \OUTPUT_A[10]~I .input_power_up = "low";
defparam \OUTPUT_A[10]~I .input_register_mode = "none";
defparam \OUTPUT_A[10]~I .input_sync_reset = "none";
defparam \OUTPUT_A[10]~I .oe_async_reset = "none";
defparam \OUTPUT_A[10]~I .oe_power_up = "low";
defparam \OUTPUT_A[10]~I .oe_register_mode = "none";
defparam \OUTPUT_A[10]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[10]~I .operation_mode = "output";
defparam \OUTPUT_A[10]~I .output_async_reset = "none";
defparam \OUTPUT_A[10]~I .output_power_up = "low";
defparam \OUTPUT_A[10]~I .output_register_mode = "none";
defparam \OUTPUT_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[9]~I (
	.datain(\inst4|inst24~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[9]));
// synopsys translate_off
defparam \OUTPUT_A[9]~I .input_async_reset = "none";
defparam \OUTPUT_A[9]~I .input_power_up = "low";
defparam \OUTPUT_A[9]~I .input_register_mode = "none";
defparam \OUTPUT_A[9]~I .input_sync_reset = "none";
defparam \OUTPUT_A[9]~I .oe_async_reset = "none";
defparam \OUTPUT_A[9]~I .oe_power_up = "low";
defparam \OUTPUT_A[9]~I .oe_register_mode = "none";
defparam \OUTPUT_A[9]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[9]~I .operation_mode = "output";
defparam \OUTPUT_A[9]~I .output_async_reset = "none";
defparam \OUTPUT_A[9]~I .output_power_up = "low";
defparam \OUTPUT_A[9]~I .output_register_mode = "none";
defparam \OUTPUT_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[8]~I (
	.datain(\inst4|inst28~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[8]));
// synopsys translate_off
defparam \OUTPUT_A[8]~I .input_async_reset = "none";
defparam \OUTPUT_A[8]~I .input_power_up = "low";
defparam \OUTPUT_A[8]~I .input_register_mode = "none";
defparam \OUTPUT_A[8]~I .input_sync_reset = "none";
defparam \OUTPUT_A[8]~I .oe_async_reset = "none";
defparam \OUTPUT_A[8]~I .oe_power_up = "low";
defparam \OUTPUT_A[8]~I .oe_register_mode = "none";
defparam \OUTPUT_A[8]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[8]~I .operation_mode = "output";
defparam \OUTPUT_A[8]~I .output_async_reset = "none";
defparam \OUTPUT_A[8]~I .output_power_up = "low";
defparam \OUTPUT_A[8]~I .output_register_mode = "none";
defparam \OUTPUT_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[7]~I (
	.datain(\inst|inst28~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[7]));
// synopsys translate_off
defparam \OUTPUT_A[7]~I .input_async_reset = "none";
defparam \OUTPUT_A[7]~I .input_power_up = "low";
defparam \OUTPUT_A[7]~I .input_register_mode = "none";
defparam \OUTPUT_A[7]~I .input_sync_reset = "none";
defparam \OUTPUT_A[7]~I .oe_async_reset = "none";
defparam \OUTPUT_A[7]~I .oe_power_up = "low";
defparam \OUTPUT_A[7]~I .oe_register_mode = "none";
defparam \OUTPUT_A[7]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[7]~I .operation_mode = "output";
defparam \OUTPUT_A[7]~I .output_async_reset = "none";
defparam \OUTPUT_A[7]~I .output_power_up = "low";
defparam \OUTPUT_A[7]~I .output_register_mode = "none";
defparam \OUTPUT_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[6]~I (
	.datain(\inst|inst24~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[6]));
// synopsys translate_off
defparam \OUTPUT_A[6]~I .input_async_reset = "none";
defparam \OUTPUT_A[6]~I .input_power_up = "low";
defparam \OUTPUT_A[6]~I .input_register_mode = "none";
defparam \OUTPUT_A[6]~I .input_sync_reset = "none";
defparam \OUTPUT_A[6]~I .oe_async_reset = "none";
defparam \OUTPUT_A[6]~I .oe_power_up = "low";
defparam \OUTPUT_A[6]~I .oe_register_mode = "none";
defparam \OUTPUT_A[6]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[6]~I .operation_mode = "output";
defparam \OUTPUT_A[6]~I .output_async_reset = "none";
defparam \OUTPUT_A[6]~I .output_power_up = "low";
defparam \OUTPUT_A[6]~I .output_register_mode = "none";
defparam \OUTPUT_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[5]~I (
	.datain(\inst|inst13~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[5]));
// synopsys translate_off
defparam \OUTPUT_A[5]~I .input_async_reset = "none";
defparam \OUTPUT_A[5]~I .input_power_up = "low";
defparam \OUTPUT_A[5]~I .input_register_mode = "none";
defparam \OUTPUT_A[5]~I .input_sync_reset = "none";
defparam \OUTPUT_A[5]~I .oe_async_reset = "none";
defparam \OUTPUT_A[5]~I .oe_power_up = "low";
defparam \OUTPUT_A[5]~I .oe_register_mode = "none";
defparam \OUTPUT_A[5]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[5]~I .operation_mode = "output";
defparam \OUTPUT_A[5]~I .output_async_reset = "none";
defparam \OUTPUT_A[5]~I .output_power_up = "low";
defparam \OUTPUT_A[5]~I .output_register_mode = "none";
defparam \OUTPUT_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[4]~I (
	.datain(\inst|inst12~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[4]));
// synopsys translate_off
defparam \OUTPUT_A[4]~I .input_async_reset = "none";
defparam \OUTPUT_A[4]~I .input_power_up = "low";
defparam \OUTPUT_A[4]~I .input_register_mode = "none";
defparam \OUTPUT_A[4]~I .input_sync_reset = "none";
defparam \OUTPUT_A[4]~I .oe_async_reset = "none";
defparam \OUTPUT_A[4]~I .oe_power_up = "low";
defparam \OUTPUT_A[4]~I .oe_register_mode = "none";
defparam \OUTPUT_A[4]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[4]~I .operation_mode = "output";
defparam \OUTPUT_A[4]~I .output_async_reset = "none";
defparam \OUTPUT_A[4]~I .output_power_up = "low";
defparam \OUTPUT_A[4]~I .output_register_mode = "none";
defparam \OUTPUT_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[3]~I (
	.datain(\inst|inst20~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[3]));
// synopsys translate_off
defparam \OUTPUT_A[3]~I .input_async_reset = "none";
defparam \OUTPUT_A[3]~I .input_power_up = "low";
defparam \OUTPUT_A[3]~I .input_register_mode = "none";
defparam \OUTPUT_A[3]~I .input_sync_reset = "none";
defparam \OUTPUT_A[3]~I .oe_async_reset = "none";
defparam \OUTPUT_A[3]~I .oe_power_up = "low";
defparam \OUTPUT_A[3]~I .oe_register_mode = "none";
defparam \OUTPUT_A[3]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[3]~I .operation_mode = "output";
defparam \OUTPUT_A[3]~I .output_async_reset = "none";
defparam \OUTPUT_A[3]~I .output_power_up = "low";
defparam \OUTPUT_A[3]~I .output_register_mode = "none";
defparam \OUTPUT_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[2]~I (
	.datain(\inst|inst16~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[2]));
// synopsys translate_off
defparam \OUTPUT_A[2]~I .input_async_reset = "none";
defparam \OUTPUT_A[2]~I .input_power_up = "low";
defparam \OUTPUT_A[2]~I .input_register_mode = "none";
defparam \OUTPUT_A[2]~I .input_sync_reset = "none";
defparam \OUTPUT_A[2]~I .oe_async_reset = "none";
defparam \OUTPUT_A[2]~I .oe_power_up = "low";
defparam \OUTPUT_A[2]~I .oe_register_mode = "none";
defparam \OUTPUT_A[2]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[2]~I .operation_mode = "output";
defparam \OUTPUT_A[2]~I .output_async_reset = "none";
defparam \OUTPUT_A[2]~I .output_power_up = "low";
defparam \OUTPUT_A[2]~I .output_register_mode = "none";
defparam \OUTPUT_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[1]~I (
	.datain(\inst|inst11~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[1]));
// synopsys translate_off
defparam \OUTPUT_A[1]~I .input_async_reset = "none";
defparam \OUTPUT_A[1]~I .input_power_up = "low";
defparam \OUTPUT_A[1]~I .input_register_mode = "none";
defparam \OUTPUT_A[1]~I .input_sync_reset = "none";
defparam \OUTPUT_A[1]~I .oe_async_reset = "none";
defparam \OUTPUT_A[1]~I .oe_power_up = "low";
defparam \OUTPUT_A[1]~I .oe_register_mode = "none";
defparam \OUTPUT_A[1]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[1]~I .operation_mode = "output";
defparam \OUTPUT_A[1]~I .output_async_reset = "none";
defparam \OUTPUT_A[1]~I .output_power_up = "low";
defparam \OUTPUT_A[1]~I .output_register_mode = "none";
defparam \OUTPUT_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_A[0]~I (
	.datain(\inst|inst~2_combout ),
	.oe(\OUTPUT_A_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_A[0]));
// synopsys translate_off
defparam \OUTPUT_A[0]~I .input_async_reset = "none";
defparam \OUTPUT_A[0]~I .input_power_up = "low";
defparam \OUTPUT_A[0]~I .input_register_mode = "none";
defparam \OUTPUT_A[0]~I .input_sync_reset = "none";
defparam \OUTPUT_A[0]~I .oe_async_reset = "none";
defparam \OUTPUT_A[0]~I .oe_power_up = "low";
defparam \OUTPUT_A[0]~I .oe_register_mode = "none";
defparam \OUTPUT_A[0]~I .oe_sync_reset = "none";
defparam \OUTPUT_A[0]~I .operation_mode = "output";
defparam \OUTPUT_A[0]~I .output_async_reset = "none";
defparam \OUTPUT_A[0]~I .output_power_up = "low";
defparam \OUTPUT_A[0]~I .output_register_mode = "none";
defparam \OUTPUT_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[31]~I (
	.datain(\inst6|inst~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[31]));
// synopsys translate_off
defparam \OUTPUT_B[31]~I .input_async_reset = "none";
defparam \OUTPUT_B[31]~I .input_power_up = "low";
defparam \OUTPUT_B[31]~I .input_register_mode = "none";
defparam \OUTPUT_B[31]~I .input_sync_reset = "none";
defparam \OUTPUT_B[31]~I .oe_async_reset = "none";
defparam \OUTPUT_B[31]~I .oe_power_up = "low";
defparam \OUTPUT_B[31]~I .oe_register_mode = "none";
defparam \OUTPUT_B[31]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[31]~I .operation_mode = "output";
defparam \OUTPUT_B[31]~I .output_async_reset = "none";
defparam \OUTPUT_B[31]~I .output_power_up = "low";
defparam \OUTPUT_B[31]~I .output_register_mode = "none";
defparam \OUTPUT_B[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[30]~I (
	.datain(\inst6|inst11~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[30]));
// synopsys translate_off
defparam \OUTPUT_B[30]~I .input_async_reset = "none";
defparam \OUTPUT_B[30]~I .input_power_up = "low";
defparam \OUTPUT_B[30]~I .input_register_mode = "none";
defparam \OUTPUT_B[30]~I .input_sync_reset = "none";
defparam \OUTPUT_B[30]~I .oe_async_reset = "none";
defparam \OUTPUT_B[30]~I .oe_power_up = "low";
defparam \OUTPUT_B[30]~I .oe_register_mode = "none";
defparam \OUTPUT_B[30]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[30]~I .operation_mode = "output";
defparam \OUTPUT_B[30]~I .output_async_reset = "none";
defparam \OUTPUT_B[30]~I .output_power_up = "low";
defparam \OUTPUT_B[30]~I .output_register_mode = "none";
defparam \OUTPUT_B[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[29]~I (
	.datain(\inst6|inst16~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[29]));
// synopsys translate_off
defparam \OUTPUT_B[29]~I .input_async_reset = "none";
defparam \OUTPUT_B[29]~I .input_power_up = "low";
defparam \OUTPUT_B[29]~I .input_register_mode = "none";
defparam \OUTPUT_B[29]~I .input_sync_reset = "none";
defparam \OUTPUT_B[29]~I .oe_async_reset = "none";
defparam \OUTPUT_B[29]~I .oe_power_up = "low";
defparam \OUTPUT_B[29]~I .oe_register_mode = "none";
defparam \OUTPUT_B[29]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[29]~I .operation_mode = "output";
defparam \OUTPUT_B[29]~I .output_async_reset = "none";
defparam \OUTPUT_B[29]~I .output_power_up = "low";
defparam \OUTPUT_B[29]~I .output_register_mode = "none";
defparam \OUTPUT_B[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[28]~I (
	.datain(\inst6|inst20~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[28]));
// synopsys translate_off
defparam \OUTPUT_B[28]~I .input_async_reset = "none";
defparam \OUTPUT_B[28]~I .input_power_up = "low";
defparam \OUTPUT_B[28]~I .input_register_mode = "none";
defparam \OUTPUT_B[28]~I .input_sync_reset = "none";
defparam \OUTPUT_B[28]~I .oe_async_reset = "none";
defparam \OUTPUT_B[28]~I .oe_power_up = "low";
defparam \OUTPUT_B[28]~I .oe_register_mode = "none";
defparam \OUTPUT_B[28]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[28]~I .operation_mode = "output";
defparam \OUTPUT_B[28]~I .output_async_reset = "none";
defparam \OUTPUT_B[28]~I .output_power_up = "low";
defparam \OUTPUT_B[28]~I .output_register_mode = "none";
defparam \OUTPUT_B[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[27]~I (
	.datain(\inst6|inst12~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[27]));
// synopsys translate_off
defparam \OUTPUT_B[27]~I .input_async_reset = "none";
defparam \OUTPUT_B[27]~I .input_power_up = "low";
defparam \OUTPUT_B[27]~I .input_register_mode = "none";
defparam \OUTPUT_B[27]~I .input_sync_reset = "none";
defparam \OUTPUT_B[27]~I .oe_async_reset = "none";
defparam \OUTPUT_B[27]~I .oe_power_up = "low";
defparam \OUTPUT_B[27]~I .oe_register_mode = "none";
defparam \OUTPUT_B[27]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[27]~I .operation_mode = "output";
defparam \OUTPUT_B[27]~I .output_async_reset = "none";
defparam \OUTPUT_B[27]~I .output_power_up = "low";
defparam \OUTPUT_B[27]~I .output_register_mode = "none";
defparam \OUTPUT_B[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[26]~I (
	.datain(\inst6|inst13~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[26]));
// synopsys translate_off
defparam \OUTPUT_B[26]~I .input_async_reset = "none";
defparam \OUTPUT_B[26]~I .input_power_up = "low";
defparam \OUTPUT_B[26]~I .input_register_mode = "none";
defparam \OUTPUT_B[26]~I .input_sync_reset = "none";
defparam \OUTPUT_B[26]~I .oe_async_reset = "none";
defparam \OUTPUT_B[26]~I .oe_power_up = "low";
defparam \OUTPUT_B[26]~I .oe_register_mode = "none";
defparam \OUTPUT_B[26]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[26]~I .operation_mode = "output";
defparam \OUTPUT_B[26]~I .output_async_reset = "none";
defparam \OUTPUT_B[26]~I .output_power_up = "low";
defparam \OUTPUT_B[26]~I .output_register_mode = "none";
defparam \OUTPUT_B[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[25]~I (
	.datain(\inst6|inst24~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[25]));
// synopsys translate_off
defparam \OUTPUT_B[25]~I .input_async_reset = "none";
defparam \OUTPUT_B[25]~I .input_power_up = "low";
defparam \OUTPUT_B[25]~I .input_register_mode = "none";
defparam \OUTPUT_B[25]~I .input_sync_reset = "none";
defparam \OUTPUT_B[25]~I .oe_async_reset = "none";
defparam \OUTPUT_B[25]~I .oe_power_up = "low";
defparam \OUTPUT_B[25]~I .oe_register_mode = "none";
defparam \OUTPUT_B[25]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[25]~I .operation_mode = "output";
defparam \OUTPUT_B[25]~I .output_async_reset = "none";
defparam \OUTPUT_B[25]~I .output_power_up = "low";
defparam \OUTPUT_B[25]~I .output_register_mode = "none";
defparam \OUTPUT_B[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[24]~I (
	.datain(\inst6|inst28~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[24]));
// synopsys translate_off
defparam \OUTPUT_B[24]~I .input_async_reset = "none";
defparam \OUTPUT_B[24]~I .input_power_up = "low";
defparam \OUTPUT_B[24]~I .input_register_mode = "none";
defparam \OUTPUT_B[24]~I .input_sync_reset = "none";
defparam \OUTPUT_B[24]~I .oe_async_reset = "none";
defparam \OUTPUT_B[24]~I .oe_power_up = "low";
defparam \OUTPUT_B[24]~I .oe_register_mode = "none";
defparam \OUTPUT_B[24]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[24]~I .operation_mode = "output";
defparam \OUTPUT_B[24]~I .output_async_reset = "none";
defparam \OUTPUT_B[24]~I .output_power_up = "low";
defparam \OUTPUT_B[24]~I .output_register_mode = "none";
defparam \OUTPUT_B[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[23]~I (
	.datain(\inst5|inst~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[23]));
// synopsys translate_off
defparam \OUTPUT_B[23]~I .input_async_reset = "none";
defparam \OUTPUT_B[23]~I .input_power_up = "low";
defparam \OUTPUT_B[23]~I .input_register_mode = "none";
defparam \OUTPUT_B[23]~I .input_sync_reset = "none";
defparam \OUTPUT_B[23]~I .oe_async_reset = "none";
defparam \OUTPUT_B[23]~I .oe_power_up = "low";
defparam \OUTPUT_B[23]~I .oe_register_mode = "none";
defparam \OUTPUT_B[23]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[23]~I .operation_mode = "output";
defparam \OUTPUT_B[23]~I .output_async_reset = "none";
defparam \OUTPUT_B[23]~I .output_power_up = "low";
defparam \OUTPUT_B[23]~I .output_register_mode = "none";
defparam \OUTPUT_B[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[22]~I (
	.datain(\inst5|inst11~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[22]));
// synopsys translate_off
defparam \OUTPUT_B[22]~I .input_async_reset = "none";
defparam \OUTPUT_B[22]~I .input_power_up = "low";
defparam \OUTPUT_B[22]~I .input_register_mode = "none";
defparam \OUTPUT_B[22]~I .input_sync_reset = "none";
defparam \OUTPUT_B[22]~I .oe_async_reset = "none";
defparam \OUTPUT_B[22]~I .oe_power_up = "low";
defparam \OUTPUT_B[22]~I .oe_register_mode = "none";
defparam \OUTPUT_B[22]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[22]~I .operation_mode = "output";
defparam \OUTPUT_B[22]~I .output_async_reset = "none";
defparam \OUTPUT_B[22]~I .output_power_up = "low";
defparam \OUTPUT_B[22]~I .output_register_mode = "none";
defparam \OUTPUT_B[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[21]~I (
	.datain(\inst5|inst16~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[21]));
// synopsys translate_off
defparam \OUTPUT_B[21]~I .input_async_reset = "none";
defparam \OUTPUT_B[21]~I .input_power_up = "low";
defparam \OUTPUT_B[21]~I .input_register_mode = "none";
defparam \OUTPUT_B[21]~I .input_sync_reset = "none";
defparam \OUTPUT_B[21]~I .oe_async_reset = "none";
defparam \OUTPUT_B[21]~I .oe_power_up = "low";
defparam \OUTPUT_B[21]~I .oe_register_mode = "none";
defparam \OUTPUT_B[21]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[21]~I .operation_mode = "output";
defparam \OUTPUT_B[21]~I .output_async_reset = "none";
defparam \OUTPUT_B[21]~I .output_power_up = "low";
defparam \OUTPUT_B[21]~I .output_register_mode = "none";
defparam \OUTPUT_B[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[20]~I (
	.datain(\inst5|inst20~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[20]));
// synopsys translate_off
defparam \OUTPUT_B[20]~I .input_async_reset = "none";
defparam \OUTPUT_B[20]~I .input_power_up = "low";
defparam \OUTPUT_B[20]~I .input_register_mode = "none";
defparam \OUTPUT_B[20]~I .input_sync_reset = "none";
defparam \OUTPUT_B[20]~I .oe_async_reset = "none";
defparam \OUTPUT_B[20]~I .oe_power_up = "low";
defparam \OUTPUT_B[20]~I .oe_register_mode = "none";
defparam \OUTPUT_B[20]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[20]~I .operation_mode = "output";
defparam \OUTPUT_B[20]~I .output_async_reset = "none";
defparam \OUTPUT_B[20]~I .output_power_up = "low";
defparam \OUTPUT_B[20]~I .output_register_mode = "none";
defparam \OUTPUT_B[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[19]~I (
	.datain(\inst5|inst12~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[19]));
// synopsys translate_off
defparam \OUTPUT_B[19]~I .input_async_reset = "none";
defparam \OUTPUT_B[19]~I .input_power_up = "low";
defparam \OUTPUT_B[19]~I .input_register_mode = "none";
defparam \OUTPUT_B[19]~I .input_sync_reset = "none";
defparam \OUTPUT_B[19]~I .oe_async_reset = "none";
defparam \OUTPUT_B[19]~I .oe_power_up = "low";
defparam \OUTPUT_B[19]~I .oe_register_mode = "none";
defparam \OUTPUT_B[19]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[19]~I .operation_mode = "output";
defparam \OUTPUT_B[19]~I .output_async_reset = "none";
defparam \OUTPUT_B[19]~I .output_power_up = "low";
defparam \OUTPUT_B[19]~I .output_register_mode = "none";
defparam \OUTPUT_B[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[18]~I (
	.datain(\inst5|inst13~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[18]));
// synopsys translate_off
defparam \OUTPUT_B[18]~I .input_async_reset = "none";
defparam \OUTPUT_B[18]~I .input_power_up = "low";
defparam \OUTPUT_B[18]~I .input_register_mode = "none";
defparam \OUTPUT_B[18]~I .input_sync_reset = "none";
defparam \OUTPUT_B[18]~I .oe_async_reset = "none";
defparam \OUTPUT_B[18]~I .oe_power_up = "low";
defparam \OUTPUT_B[18]~I .oe_register_mode = "none";
defparam \OUTPUT_B[18]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[18]~I .operation_mode = "output";
defparam \OUTPUT_B[18]~I .output_async_reset = "none";
defparam \OUTPUT_B[18]~I .output_power_up = "low";
defparam \OUTPUT_B[18]~I .output_register_mode = "none";
defparam \OUTPUT_B[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[17]~I (
	.datain(\inst5|inst24~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[17]));
// synopsys translate_off
defparam \OUTPUT_B[17]~I .input_async_reset = "none";
defparam \OUTPUT_B[17]~I .input_power_up = "low";
defparam \OUTPUT_B[17]~I .input_register_mode = "none";
defparam \OUTPUT_B[17]~I .input_sync_reset = "none";
defparam \OUTPUT_B[17]~I .oe_async_reset = "none";
defparam \OUTPUT_B[17]~I .oe_power_up = "low";
defparam \OUTPUT_B[17]~I .oe_register_mode = "none";
defparam \OUTPUT_B[17]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[17]~I .operation_mode = "output";
defparam \OUTPUT_B[17]~I .output_async_reset = "none";
defparam \OUTPUT_B[17]~I .output_power_up = "low";
defparam \OUTPUT_B[17]~I .output_register_mode = "none";
defparam \OUTPUT_B[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[16]~I (
	.datain(\inst5|inst28~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[16]));
// synopsys translate_off
defparam \OUTPUT_B[16]~I .input_async_reset = "none";
defparam \OUTPUT_B[16]~I .input_power_up = "low";
defparam \OUTPUT_B[16]~I .input_register_mode = "none";
defparam \OUTPUT_B[16]~I .input_sync_reset = "none";
defparam \OUTPUT_B[16]~I .oe_async_reset = "none";
defparam \OUTPUT_B[16]~I .oe_power_up = "low";
defparam \OUTPUT_B[16]~I .oe_register_mode = "none";
defparam \OUTPUT_B[16]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[16]~I .operation_mode = "output";
defparam \OUTPUT_B[16]~I .output_async_reset = "none";
defparam \OUTPUT_B[16]~I .output_power_up = "low";
defparam \OUTPUT_B[16]~I .output_register_mode = "none";
defparam \OUTPUT_B[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[15]~I (
	.datain(\inst4|inst~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[15]));
// synopsys translate_off
defparam \OUTPUT_B[15]~I .input_async_reset = "none";
defparam \OUTPUT_B[15]~I .input_power_up = "low";
defparam \OUTPUT_B[15]~I .input_register_mode = "none";
defparam \OUTPUT_B[15]~I .input_sync_reset = "none";
defparam \OUTPUT_B[15]~I .oe_async_reset = "none";
defparam \OUTPUT_B[15]~I .oe_power_up = "low";
defparam \OUTPUT_B[15]~I .oe_register_mode = "none";
defparam \OUTPUT_B[15]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[15]~I .operation_mode = "output";
defparam \OUTPUT_B[15]~I .output_async_reset = "none";
defparam \OUTPUT_B[15]~I .output_power_up = "low";
defparam \OUTPUT_B[15]~I .output_register_mode = "none";
defparam \OUTPUT_B[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[14]~I (
	.datain(\inst4|inst11~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[14]));
// synopsys translate_off
defparam \OUTPUT_B[14]~I .input_async_reset = "none";
defparam \OUTPUT_B[14]~I .input_power_up = "low";
defparam \OUTPUT_B[14]~I .input_register_mode = "none";
defparam \OUTPUT_B[14]~I .input_sync_reset = "none";
defparam \OUTPUT_B[14]~I .oe_async_reset = "none";
defparam \OUTPUT_B[14]~I .oe_power_up = "low";
defparam \OUTPUT_B[14]~I .oe_register_mode = "none";
defparam \OUTPUT_B[14]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[14]~I .operation_mode = "output";
defparam \OUTPUT_B[14]~I .output_async_reset = "none";
defparam \OUTPUT_B[14]~I .output_power_up = "low";
defparam \OUTPUT_B[14]~I .output_register_mode = "none";
defparam \OUTPUT_B[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[13]~I (
	.datain(\inst4|inst16~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[13]));
// synopsys translate_off
defparam \OUTPUT_B[13]~I .input_async_reset = "none";
defparam \OUTPUT_B[13]~I .input_power_up = "low";
defparam \OUTPUT_B[13]~I .input_register_mode = "none";
defparam \OUTPUT_B[13]~I .input_sync_reset = "none";
defparam \OUTPUT_B[13]~I .oe_async_reset = "none";
defparam \OUTPUT_B[13]~I .oe_power_up = "low";
defparam \OUTPUT_B[13]~I .oe_register_mode = "none";
defparam \OUTPUT_B[13]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[13]~I .operation_mode = "output";
defparam \OUTPUT_B[13]~I .output_async_reset = "none";
defparam \OUTPUT_B[13]~I .output_power_up = "low";
defparam \OUTPUT_B[13]~I .output_register_mode = "none";
defparam \OUTPUT_B[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[12]~I (
	.datain(\inst4|inst20~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[12]));
// synopsys translate_off
defparam \OUTPUT_B[12]~I .input_async_reset = "none";
defparam \OUTPUT_B[12]~I .input_power_up = "low";
defparam \OUTPUT_B[12]~I .input_register_mode = "none";
defparam \OUTPUT_B[12]~I .input_sync_reset = "none";
defparam \OUTPUT_B[12]~I .oe_async_reset = "none";
defparam \OUTPUT_B[12]~I .oe_power_up = "low";
defparam \OUTPUT_B[12]~I .oe_register_mode = "none";
defparam \OUTPUT_B[12]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[12]~I .operation_mode = "output";
defparam \OUTPUT_B[12]~I .output_async_reset = "none";
defparam \OUTPUT_B[12]~I .output_power_up = "low";
defparam \OUTPUT_B[12]~I .output_register_mode = "none";
defparam \OUTPUT_B[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[11]~I (
	.datain(\inst4|inst12~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[11]));
// synopsys translate_off
defparam \OUTPUT_B[11]~I .input_async_reset = "none";
defparam \OUTPUT_B[11]~I .input_power_up = "low";
defparam \OUTPUT_B[11]~I .input_register_mode = "none";
defparam \OUTPUT_B[11]~I .input_sync_reset = "none";
defparam \OUTPUT_B[11]~I .oe_async_reset = "none";
defparam \OUTPUT_B[11]~I .oe_power_up = "low";
defparam \OUTPUT_B[11]~I .oe_register_mode = "none";
defparam \OUTPUT_B[11]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[11]~I .operation_mode = "output";
defparam \OUTPUT_B[11]~I .output_async_reset = "none";
defparam \OUTPUT_B[11]~I .output_power_up = "low";
defparam \OUTPUT_B[11]~I .output_register_mode = "none";
defparam \OUTPUT_B[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[10]~I (
	.datain(\inst4|inst13~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[10]));
// synopsys translate_off
defparam \OUTPUT_B[10]~I .input_async_reset = "none";
defparam \OUTPUT_B[10]~I .input_power_up = "low";
defparam \OUTPUT_B[10]~I .input_register_mode = "none";
defparam \OUTPUT_B[10]~I .input_sync_reset = "none";
defparam \OUTPUT_B[10]~I .oe_async_reset = "none";
defparam \OUTPUT_B[10]~I .oe_power_up = "low";
defparam \OUTPUT_B[10]~I .oe_register_mode = "none";
defparam \OUTPUT_B[10]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[10]~I .operation_mode = "output";
defparam \OUTPUT_B[10]~I .output_async_reset = "none";
defparam \OUTPUT_B[10]~I .output_power_up = "low";
defparam \OUTPUT_B[10]~I .output_register_mode = "none";
defparam \OUTPUT_B[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[9]~I (
	.datain(\inst4|inst24~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[9]));
// synopsys translate_off
defparam \OUTPUT_B[9]~I .input_async_reset = "none";
defparam \OUTPUT_B[9]~I .input_power_up = "low";
defparam \OUTPUT_B[9]~I .input_register_mode = "none";
defparam \OUTPUT_B[9]~I .input_sync_reset = "none";
defparam \OUTPUT_B[9]~I .oe_async_reset = "none";
defparam \OUTPUT_B[9]~I .oe_power_up = "low";
defparam \OUTPUT_B[9]~I .oe_register_mode = "none";
defparam \OUTPUT_B[9]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[9]~I .operation_mode = "output";
defparam \OUTPUT_B[9]~I .output_async_reset = "none";
defparam \OUTPUT_B[9]~I .output_power_up = "low";
defparam \OUTPUT_B[9]~I .output_register_mode = "none";
defparam \OUTPUT_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[8]~I (
	.datain(\inst4|inst28~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[8]));
// synopsys translate_off
defparam \OUTPUT_B[8]~I .input_async_reset = "none";
defparam \OUTPUT_B[8]~I .input_power_up = "low";
defparam \OUTPUT_B[8]~I .input_register_mode = "none";
defparam \OUTPUT_B[8]~I .input_sync_reset = "none";
defparam \OUTPUT_B[8]~I .oe_async_reset = "none";
defparam \OUTPUT_B[8]~I .oe_power_up = "low";
defparam \OUTPUT_B[8]~I .oe_register_mode = "none";
defparam \OUTPUT_B[8]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[8]~I .operation_mode = "output";
defparam \OUTPUT_B[8]~I .output_async_reset = "none";
defparam \OUTPUT_B[8]~I .output_power_up = "low";
defparam \OUTPUT_B[8]~I .output_register_mode = "none";
defparam \OUTPUT_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[7]~I (
	.datain(\inst|inst28~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[7]));
// synopsys translate_off
defparam \OUTPUT_B[7]~I .input_async_reset = "none";
defparam \OUTPUT_B[7]~I .input_power_up = "low";
defparam \OUTPUT_B[7]~I .input_register_mode = "none";
defparam \OUTPUT_B[7]~I .input_sync_reset = "none";
defparam \OUTPUT_B[7]~I .oe_async_reset = "none";
defparam \OUTPUT_B[7]~I .oe_power_up = "low";
defparam \OUTPUT_B[7]~I .oe_register_mode = "none";
defparam \OUTPUT_B[7]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[7]~I .operation_mode = "output";
defparam \OUTPUT_B[7]~I .output_async_reset = "none";
defparam \OUTPUT_B[7]~I .output_power_up = "low";
defparam \OUTPUT_B[7]~I .output_register_mode = "none";
defparam \OUTPUT_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[6]~I (
	.datain(\inst|inst24~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[6]));
// synopsys translate_off
defparam \OUTPUT_B[6]~I .input_async_reset = "none";
defparam \OUTPUT_B[6]~I .input_power_up = "low";
defparam \OUTPUT_B[6]~I .input_register_mode = "none";
defparam \OUTPUT_B[6]~I .input_sync_reset = "none";
defparam \OUTPUT_B[6]~I .oe_async_reset = "none";
defparam \OUTPUT_B[6]~I .oe_power_up = "low";
defparam \OUTPUT_B[6]~I .oe_register_mode = "none";
defparam \OUTPUT_B[6]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[6]~I .operation_mode = "output";
defparam \OUTPUT_B[6]~I .output_async_reset = "none";
defparam \OUTPUT_B[6]~I .output_power_up = "low";
defparam \OUTPUT_B[6]~I .output_register_mode = "none";
defparam \OUTPUT_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[5]~I (
	.datain(\inst|inst13~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[5]));
// synopsys translate_off
defparam \OUTPUT_B[5]~I .input_async_reset = "none";
defparam \OUTPUT_B[5]~I .input_power_up = "low";
defparam \OUTPUT_B[5]~I .input_register_mode = "none";
defparam \OUTPUT_B[5]~I .input_sync_reset = "none";
defparam \OUTPUT_B[5]~I .oe_async_reset = "none";
defparam \OUTPUT_B[5]~I .oe_power_up = "low";
defparam \OUTPUT_B[5]~I .oe_register_mode = "none";
defparam \OUTPUT_B[5]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[5]~I .operation_mode = "output";
defparam \OUTPUT_B[5]~I .output_async_reset = "none";
defparam \OUTPUT_B[5]~I .output_power_up = "low";
defparam \OUTPUT_B[5]~I .output_register_mode = "none";
defparam \OUTPUT_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[4]~I (
	.datain(\inst|inst12~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[4]));
// synopsys translate_off
defparam \OUTPUT_B[4]~I .input_async_reset = "none";
defparam \OUTPUT_B[4]~I .input_power_up = "low";
defparam \OUTPUT_B[4]~I .input_register_mode = "none";
defparam \OUTPUT_B[4]~I .input_sync_reset = "none";
defparam \OUTPUT_B[4]~I .oe_async_reset = "none";
defparam \OUTPUT_B[4]~I .oe_power_up = "low";
defparam \OUTPUT_B[4]~I .oe_register_mode = "none";
defparam \OUTPUT_B[4]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[4]~I .operation_mode = "output";
defparam \OUTPUT_B[4]~I .output_async_reset = "none";
defparam \OUTPUT_B[4]~I .output_power_up = "low";
defparam \OUTPUT_B[4]~I .output_register_mode = "none";
defparam \OUTPUT_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[3]~I (
	.datain(\inst|inst20~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[3]));
// synopsys translate_off
defparam \OUTPUT_B[3]~I .input_async_reset = "none";
defparam \OUTPUT_B[3]~I .input_power_up = "low";
defparam \OUTPUT_B[3]~I .input_register_mode = "none";
defparam \OUTPUT_B[3]~I .input_sync_reset = "none";
defparam \OUTPUT_B[3]~I .oe_async_reset = "none";
defparam \OUTPUT_B[3]~I .oe_power_up = "low";
defparam \OUTPUT_B[3]~I .oe_register_mode = "none";
defparam \OUTPUT_B[3]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[3]~I .operation_mode = "output";
defparam \OUTPUT_B[3]~I .output_async_reset = "none";
defparam \OUTPUT_B[3]~I .output_power_up = "low";
defparam \OUTPUT_B[3]~I .output_register_mode = "none";
defparam \OUTPUT_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[2]~I (
	.datain(\inst|inst16~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[2]));
// synopsys translate_off
defparam \OUTPUT_B[2]~I .input_async_reset = "none";
defparam \OUTPUT_B[2]~I .input_power_up = "low";
defparam \OUTPUT_B[2]~I .input_register_mode = "none";
defparam \OUTPUT_B[2]~I .input_sync_reset = "none";
defparam \OUTPUT_B[2]~I .oe_async_reset = "none";
defparam \OUTPUT_B[2]~I .oe_power_up = "low";
defparam \OUTPUT_B[2]~I .oe_register_mode = "none";
defparam \OUTPUT_B[2]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[2]~I .operation_mode = "output";
defparam \OUTPUT_B[2]~I .output_async_reset = "none";
defparam \OUTPUT_B[2]~I .output_power_up = "low";
defparam \OUTPUT_B[2]~I .output_register_mode = "none";
defparam \OUTPUT_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[1]~I (
	.datain(\inst|inst11~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[1]));
// synopsys translate_off
defparam \OUTPUT_B[1]~I .input_async_reset = "none";
defparam \OUTPUT_B[1]~I .input_power_up = "low";
defparam \OUTPUT_B[1]~I .input_register_mode = "none";
defparam \OUTPUT_B[1]~I .input_sync_reset = "none";
defparam \OUTPUT_B[1]~I .oe_async_reset = "none";
defparam \OUTPUT_B[1]~I .oe_power_up = "low";
defparam \OUTPUT_B[1]~I .oe_register_mode = "none";
defparam \OUTPUT_B[1]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[1]~I .operation_mode = "output";
defparam \OUTPUT_B[1]~I .output_async_reset = "none";
defparam \OUTPUT_B[1]~I .output_power_up = "low";
defparam \OUTPUT_B[1]~I .output_register_mode = "none";
defparam \OUTPUT_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_B[0]~I (
	.datain(\inst|inst~2_combout ),
	.oe(\OUTPUT_B_ENABLE~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_B[0]));
// synopsys translate_off
defparam \OUTPUT_B[0]~I .input_async_reset = "none";
defparam \OUTPUT_B[0]~I .input_power_up = "low";
defparam \OUTPUT_B[0]~I .input_register_mode = "none";
defparam \OUTPUT_B[0]~I .input_sync_reset = "none";
defparam \OUTPUT_B[0]~I .oe_async_reset = "none";
defparam \OUTPUT_B[0]~I .oe_power_up = "low";
defparam \OUTPUT_B[0]~I .oe_register_mode = "none";
defparam \OUTPUT_B[0]~I .oe_sync_reset = "none";
defparam \OUTPUT_B[0]~I .operation_mode = "output";
defparam \OUTPUT_B[0]~I .output_async_reset = "none";
defparam \OUTPUT_B[0]~I .output_power_up = "low";
defparam \OUTPUT_B[0]~I .output_register_mode = "none";
defparam \OUTPUT_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLR));
// synopsys translate_off
defparam \CLR~I .input_async_reset = "none";
defparam \CLR~I .input_power_up = "low";
defparam \CLR~I .input_register_mode = "none";
defparam \CLR~I .input_sync_reset = "none";
defparam \CLR~I .oe_async_reset = "none";
defparam \CLR~I .oe_power_up = "low";
defparam \CLR~I .oe_register_mode = "none";
defparam \CLR~I .oe_sync_reset = "none";
defparam \CLR~I .operation_mode = "input";
defparam \CLR~I .output_async_reset = "none";
defparam \CLR~I .output_power_up = "low";
defparam \CLR~I .output_register_mode = "none";
defparam \CLR~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
