/* esp32ulp.h -- Header file for ESP32ULP opcode table
   
   Copyright (c) 2016-2017 Espressif Systems (Shanghai) PTE LTD.

   This file is part of GDB, GAS, and the GNU binutils.

   GDB, GAS, and the GNU binutils are free software; you can redistribute
   them and/or modify them under the terms of the GNU General Public
   License as published by the Free Software Foundation; either version 3,
   or (at your option) any later version.

   GDB, GAS, and the GNU binutils are distributed in the hope that they
   will be useful, but WITHOUT ANY WARRANTY; without even the implied
   warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See
   the GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this file; see the file COPYING3.  If not, write to the Free
   Software Foundation, 51 Franklin Street - Fifth Floor, Boston,
   MA 02110-1301, USA.  */

#ifndef OPCODE_ESP32ULP_H
#define OPCODE_ESP32ULP_H

// ====================   I_ALUR  ============================

#define OPCODE_ALU 7            /*!< Arithmetic instructions */
#define SUB_OPCODE_ALU_REG 0    /*!< Arithmetic instruction, both source values are in register */
#define SUB_OPCODE_ALU_IMM 1    /*!< Arithmetic instruction, one source value is an immediate */
#define SUB_OPCODE_ALU_CNT 2    /*!< Arithmetic instruction between counter register and an immediate (not implemented yet)*/
#define ALU_SEL_ADD 0           /*!< Addition */
#define ALU_SEL_SUB 1           /*!< Subtraction */
#define ALU_SEL_AND 2           /*!< Logical AND */
#define ALU_SEL_OR  3           /*!< Logical OR */
#define ALU_SEL_MOV 4           /*!< Copy value (immediate to destination register or source register to destination register */
#define ALU_SEL_LSH 5           /*!< Shift left by given number of bits */
#define ALU_SEL_RSH 6           /*!< Shift right by given number of bits */
#define ALU_SEL_SINC  0
#define ALU_SEL_SDEC  1
#define ALU_SEL_SRST  2

typedef struct {
	unsigned int dreg : 2;          /*!< Destination register */
	unsigned int sreg : 2;          /*!< Register with operand A */
	unsigned int treg : 2;          /*!< Register with operand B */
	unsigned int unused : 15;       /*!< Unused */
	unsigned int sel : 4;           /*!< Operation to perform, one of ALU_SEL_xxx */
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_ALU_REG) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_ALU) */
} alu_reg;                      /*!< Format of ALU instruction (both sources are registers) */


#define I_ALUR(reg_dest, reg_src1, reg_src2, op_sel) { *(unsigned int*)&(alu_reg ){ \
    .dreg = reg_dest, \
    .sreg = reg_src1, \
    .treg = reg_src2, \
    .unused = 0, \
    .sel = op_sel, \
    .sub_opcode = SUB_OPCODE_ALU_REG, \
    .opcode = OPCODE_ALU } }


// ====================   I_ALUI  ============================

typedef struct {
	unsigned int dreg : 2;          /*!< Destination register */
	unsigned int sreg : 2;          /*!< Register with operand A */
	unsigned int imm  : 16;          /*!< imm value */
	unsigned int unused : 1;       /*!< Unused */
	unsigned int sel : 4;           /*!< Operation to perform, one of ALU_SEL_xxx */
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_ALU_REG) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_ALU) */
} alu_reg_i;                      /*!< Format of ALU instruction (both sources are registers) */



#define I_ALUI(reg_dest, reg_src1, imme, op_sel) { *(unsigned int*)&(alu_reg_i ){ \
    .dreg = reg_dest, \
    .sreg = reg_src1, \
    .imm = imme, \
    .unused = 0, \
    .sel = op_sel, \
    .sub_opcode = SUB_OPCODE_ALU_IMM, \
    .opcode = OPCODE_ALU } }

// ====================   I_ALUS  ============================

typedef struct {
	unsigned int unused1 : 4;          /*!< Destination register */
	unsigned int imm : 8;          /*!< imm value */
	unsigned int unused2 : 9;       /*!< Unused */
	unsigned int sel : 4;           /*!< Operation to perform, one of ALU_SEL_xxx */
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_ALU_REG) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_ALU) */
} alu_reg_s;                      /*!< Format of ALU instruction (both sources are registers) */



#define I_ALUS(op_sel, imme) { *(unsigned int*)&(alu_reg_s ){ \
    .unused1 = 0, \
    .imm = imme, \
    .unused2 = 0, \
    .sel = op_sel, \
    .sub_opcode = SUB_OPCODE_ALU_CNT, \
    .opcode = OPCODE_ALU } }

//   ------------------   Jump   ------------------------

typedef struct {
	unsigned int dreg : 2;          /*!< Register which contains target PC, expressed in words (used if .reg == 1) */
	unsigned int addr : 11;         /*!< Target PC, expressed in words (used if .reg == 0) */
	unsigned int unused : 8;        /*!< Unused */
	unsigned int reg : 1;           /*!< Target PC in register (1) or immediate (0) */
	unsigned int type : 3;          /*!< Jump condition (BX_JUMP_TYPE_xxx) */
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_BX) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_BRANCH) */
} jump_alu_ri;                      /*!< Format of ALU instruction (both sources are registers) */

#define OPCODE_BRANCH 8         /*!< Branch instructions */
#define SUB_OPCODE_BX  0        /*!< Branch to absolute PC (immediate or in register) */
#define SUB_OPCODE_BR  1        /*!< Branch to relative PC */
#define SUB_OPCODE_BS  2        /*!< Branch to relative PC */

#define I_JUMP_RI(reg_pc, imm_pc, cond, mode) { *(unsigned int*)&(jump_alu_ri ){ \
    .dreg = reg_pc, \
    .addr = imm_pc, \
    .unused = 0, \
	.reg = mode,\
	.type = cond,\
    .sub_opcode = SUB_OPCODE_BX, \
    .opcode = OPCODE_BRANCH } }


//   ------------------   Jump  relr ------------------------

typedef struct {
	unsigned int threshold : 16;
	unsigned int judge : 1;         
	unsigned int step: 8;        
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_BX) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_BRANCH) */
} jump_alu_relr;                      /*!< Format of ALU instruction  */


#define I_JUMP_RELR(thresh, jud, stp) { *(unsigned int*)&(jump_alu_relr ){ \
    .threshold = thresh, \
    .judge = jud, \
    .step = stp, \
    .sub_opcode = SUB_OPCODE_BR, \
    .opcode = OPCODE_BRANCH } }

//   ------------------   Jump  rels ------------------------

typedef struct {
	unsigned int threshold : 8;
	unsigned int unused : 7;
	unsigned int judge : 2;
	unsigned int step : 8;
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_BX) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_BRANCH) */
} jump_alu_rels;                      /*!< Format of ALU instruction  */


#define I_JUMP_RELS(thresh, jud, stp) { *(unsigned int*)&(jump_alu_rels ){ \
    .threshold = thresh, \
    .judge = jud, \
    .step = stp, \
    .sub_opcode = SUB_OPCODE_BS, \
    .opcode = OPCODE_BRANCH } }

//   ------------------   wr_mem  ------------------------
#define OPCODE_ST 6             /*!< Instruction: store indirect to RTC memory */
#define SUB_OPCODE_ST 4         /*!< Store 32 bits, 16 MSBs contain PC, 16 LSBs contain value from source register */

typedef struct {
	unsigned int dreg : 2;
	unsigned int sreg : 2;
	unsigned int unused1 : 6;
	unsigned int offset : 11;
	unsigned int unused2 : 4;
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_BX) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_BRANCH) */
} wr_mem;                      /*!< Format of ALU instruction  */


#define WR_MEM(dest, src, offs) { *(unsigned int*)&(wr_mem ){ \
    .dreg = dest, \
    .sreg = src, \
    .unused1 = 0, \
    .offset = offs, \
    .unused2 = 0, \
    .sub_opcode = SUB_OPCODE_ST, \
    .opcode = OPCODE_ST } }

//   ------------------   rd_mem  ------------------------
#define OPCODE_LD 13             /*!< Instruction: store indirect to RTC memory */
#define SUB_OPCODE_LD 0         /*!< Store 32 bits, 16 MSBs contain PC, 16 LSBs contain value from source register */

typedef struct {
	unsigned int dreg : 2;
	unsigned int sreg : 2;
	unsigned int unused1 : 6;
	unsigned int offset : 11;
	unsigned int unused2 : 4;
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_BX) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_BRANCH) */
} rd_mem;                      /*!< Format of ALU instruction  */


#define RD_MEM(dest, src, offs) { *(unsigned int*)&(rd_mem ){ \
    .dreg = dest, \
    .sreg = src, \
    .unused1 = 0, \
    .offset = offs, \
    .unused2 = 0, \
    .sub_opcode = SUB_OPCODE_LD, \
    .opcode = OPCODE_LD } }


//   ------------------   halt  ------------------------
#define OPCODE_HALT 11             /*!< Instruction: store indirect to RTC memory */

typedef struct {
	unsigned int unused : 28;
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_BRANCH) */
} cmd_halt;                      /*!< Format of ALU instruction  */


#define OP_CMD_HALT() { *(unsigned int*)&(cmd_halt ){ \
    .unused = 0, \
    .opcode = OPCODE_HALT } }

//   ------------------   WAKEUP  ------------------------
#define OPCODE_EXIT 9            /*!< Stop executing the program (not implemented yet) */
#define SUB_OPCODE_WAKEUP 0        /*!< Stop executing the program and optionally wake up the chip */

typedef struct {
	unsigned int wakeup : 1;        /*!< Set to 1 to wake up chip */
	unsigned int unused : 24;       /*!< Unused */
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_WAKEUP) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_END) */
} cmd_wakeup;                          /*!< Format of END instruction with wakeup */


#define OP_CMD_WAKEUP(wake) { *(unsigned int*)&(cmd_wakeup ){ \
    .wakeup = wake, \
	.unused = 0,\
	.sub_opcode = SUB_OPCODE_WAKEUP,\
    .opcode = OPCODE_EXIT } }


//   ------------------   SLEEP  ------------------------
#define SUB_OPCODE_SLEEP  1 /*!< Stop executing the program and run it again after selected interval */

typedef struct {
	unsigned int cycle_sel : 4;     /*!< Select which one of SARADC_ULP_CP_SLEEP_CYCx_REG to get the sleep duration from */
	unsigned int unused : 21;       /*!< Unused */
	unsigned int sub_opcode : 3;    /*!< Sub opcode (SUB_OPCODE_SLEEP) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_END) */
} cmd_sleep;                        /*!< Format of END instruction with wakeup */


#define OP_CMD_SLEEP(sleep) { *(unsigned int*)&(cmd_sleep ){ \
    .cycle_sel = sleep, \
	.unused = 0,\
	.sub_opcode = SUB_OPCODE_SLEEP,\
    .opcode = OPCODE_EXIT } }

//   ------------------   TSENS  ------------------------
#define OPCODE_TSENS 10         /*!< Instruction: temperature sensor measurement (not implemented yet) */

typedef struct {
	unsigned int dreg : 2;          /*!< Register where to store temperature measurement result */
	unsigned int wait_delay : 14;    /*!< Cycles to wait after measurement is done */
	unsigned int cycles : 12;        /*!< Cycles used to perform measurement */
	unsigned int opcode : 4;         /*!< Opcode (OPCODE_TSENS) */
} cmd_tsens;                        /*!< Format of TSENS instruction */


#define OP_CMD_TSENS(dreg, cycl, delay) { *(unsigned int*)&(cmd_tsens ){ \
    .dreg = dreg, \
	.wait_delay = delay,\
	.cycles = cycl,\
    .opcode = OPCODE_TSENS } }


//   ------------------   WAIT  ------------------------
#define OPCODE_WAIT 4            /*!< Instruction: delay (nop) for a given number of cycles */

typedef struct {
	unsigned int wait : 16;        /*!< Set to 1 to wake up chip */
	unsigned int unused : 12;       /*!< Unused */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_WAIT) */
} cmd_wait;                          /*!< Format of END instruction with wakeup */


#define OP_CMD_WAIT(cyc) { *(unsigned int*)&(cmd_wait ){ \
    .wait = cyc, \
	.unused = 0,\
    .opcode = OPCODE_WAIT } }

//   ------------------   MEAS  ------------------------
#define OPCODE_ADC 5            /*!< Instruction: SAR ADC measurement (not implemented yet) */

typedef struct{
	unsigned int dreg : 2;          /*!< Register where to store ADC result */
	unsigned int sar_mux : 4;           /*!< Select SARADC pad (mux + 1) */
	unsigned int sar_sel : 1;       /*!< Select SARADC0 (0) or SARADC1 (1) */
	unsigned int unused1 : 1;       /*!< Unused */
	unsigned int cycles : 16;       /*!< TBD, cycles used for measurement */
	unsigned int unused2 : 4;       /*!< Unused */
	unsigned int opcode : 4;         /*!< Opcode (OPCODE_ADC) */
} cmd_adc;

#define OP_CMD_ADC(d_reg, mux, sel, cycl) { *(unsigned int*)&(cmd_adc ){ \
    .dreg = d_reg, \
    .sar_mux = mux, \
    .sar_sel = sel, \
    .unused1 = 0, \
    .cycles = cycl, \
    .unused2 = 0, \
    .opcode = OPCODE_ADC } }

//   ------------------   RD/WR reg  ------------------------
#define OPCODE_WR_REG 1         /*!< Instruction: write peripheral register (RTC_CNTL/RTC_IO/SARADC) (not implemented yet) */

#define OPCODE_RD_REG 2         /*!< Instruction: read peripheral register (RTC_CNTL/RTC_IO/SARADC) (not implemented yet) */

typedef struct{
	unsigned int addr : 10;          /*!< Address within either RTC_CNTL, RTC_IO, or SARADC */
	unsigned int data : 8;          /*!< 8 bits of data to write */
	unsigned int low : 5;           /*!< Low bit */
	unsigned int high : 5;          /*!< High bit */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_WR_REG) */
} cmd_wr_reg;                       /*!< Format of WR_REG instruction */

typedef struct {
	unsigned int addr : 10;          /*!< Address within either RTC_CNTL, RTC_IO, or SARADC */
	unsigned int unused : 8;        /*!< Unused */
	unsigned int low : 5;           /*!< Low bit */
	unsigned int high : 5;          /*!< High bit */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_WR_REG) */
} cmd_rd_reg;                       /*!< Format of RD_REG instruction */

/**
* Write literal value to a peripheral register
*
* reg[high_bit : low_bit] = val
* This instruction can access RTC_CNTL_, RTC_IO_, and SENS_ peripheral registers.
*/
#define I_WR_REG(reg_addr, low_bit, high_bit, val) { *(unsigned int*)&(cmd_wr_reg ){ \
    .addr = reg_addr, \
    .data = val, \
    .low = low_bit, \
    .high = high_bit, \
    .opcode = OPCODE_WR_REG } }

/**
* Read from peripheral register into R0
*
* R0 = reg[high_bit : low_bit]
* This instruction can access RTC_CNTL_, RTC_IO_, and SENS_ peripheral registers.
*/
#define I_RD_REG(reg_addr, low_bit, high_bit) { *(unsigned int*)&(cmd_rd_reg ){ \
    .addr = reg_addr, \
    .unused = 0, \
    .low = low_bit, \
    .high = high_bit, \
    .opcode = OPCODE_RD_REG } }

//   ------------------   RD/WR reg  ------------------------
#define OPCODE_I2C 3            /*!< Instruction: read/write I2C (not implemented yet) */
#define OPCODE_I2C_RD 0
#define OPCODE_I2C_WR 1

typedef struct {
	unsigned int i2c_addr : 8;      /*!< I2C slave address */
	unsigned int data : 8;          /*!< Data to read or write */
	unsigned int low_bits : 3;      /*!< TBD */
	unsigned int high_bits : 3;     /*!< TBD */
	unsigned int i2c_sel : 4;       /*!< TBD, select reg_i2c_slave_address[7:0] */
	unsigned int unused : 1;        /*!< Unused */
	unsigned int rw_bit : 1;            /*!< Write (1) or read (0) */
	unsigned int opcode : 4;        /*!< Opcode (OPCODE_I2C) */
} cmd_i2c;                          /*!< Format of I2C instruction */

#define I_I2C_RW(addr, val, low, high, sel, rw) { *(unsigned int*)&(cmd_i2c ){ \
    .i2c_addr = addr, \
    .data = val, \
    .low_bits = low, \
    .high_bits = high, \
    .i2c_sel = sel, \
    .unused = 0, \
    .rw_bit = rw, \
	.opcode = OPCODE_I2C } }

// --------------------------------------------------------------------------
#endif
