Analysis & Synthesis report for c02_test_top
Tue Sep 20 18:20:23 2016
Quartus Prime Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|state_reg
 11. State Machine - |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state
 12. State Machine - |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|state_reg
 13. State Machine - |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load
 21. Source assignments for testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component|altsyncram_5bl1:auto_generated
 22. Source assignments for testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|altsyncram_c6d1:FIFOram
 23. Source assignments for testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_cmd_demux:cmd_demux
 24. Source assignments for testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_demux:rsp_demux
 25. Source assignments for testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_demux:rsp_demux_001
 26. Source assignments for testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 27. Source assignments for testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 28. Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0
 29. Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller
 30. Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker
 31. Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor
 32. Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg
 33. Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg
 34. Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0
 36. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans
 37. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m
 38. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_bytes_to_packets:inst_by2pk
 39. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by
 40. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart
 41. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component
 42. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc
 43. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom
 44. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_rxd:inst_rxd
 45. Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd
 46. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avalon_bridge_0_m1_translator
 47. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 48. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:initmem_test_0_s1_translator
 49. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent
 50. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 51. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent
 54. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router:router|testmem_core_mm_interconnect_0_router_default_decode:the_default_decode
 57. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_001|testmem_core_mm_interconnect_0_router_001_default_decode:the_default_decode
 58. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_002|testmem_core_mm_interconnect_0_router_001_default_decode:the_default_decode
 59. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avalon_bridge_0_m1_limiter
 60. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
 61. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 62. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 63. Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 64. Parameter Settings for User Entity Instance: testmem_core:u0|altera_reset_controller:rst_controller
 65. Parameter Settings for User Entity Instance: testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 66. Parameter Settings for User Entity Instance: testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 67. lpm_shiftreg Parameter Settings by Entity Instance
 68. altsyncram Parameter Settings by Entity Instance
 69. scfifo Parameter Settings by Entity Instance
 70. Port Connectivity Checks: "testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 71. Port Connectivity Checks: "testmem_core:u0|altera_reset_controller:rst_controller"
 72. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 73. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_001|testmem_core_mm_interconnect_0_router_001_default_decode:the_default_decode"
 74. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router:router|testmem_core_mm_interconnect_0_router_default_decode:the_default_decode"
 75. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo"
 76. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent"
 77. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
 78. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
 79. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent"
 80. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:initmem_test_0_s1_translator"
 81. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
 82. Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avalon_bridge_0_m1_translator"
 83. Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0"
 84. Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom"
 85. Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart"
 86. Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by"
 87. Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_bytes_to_packets:inst_by2pk"
 88. Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom"
 89. Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block"
 90. Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller"
 91. Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0"
 92. Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm"
 93. Port Connectivity Checks: "testmem_core:u0"
 94. Post-Synthesis Netlist Statistics for Top Partition
 95. Elapsed Time Per Partition
 96. Analysis & Synthesis Messages
 97. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Sep 20 18:20:23 2016       ;
; Quartus Prime Version              ; 16.0.2 Build 222 07/20/2016 SJ Lite Edition ;
; Revision Name                      ; c02_test_top                                ;
; Top-level Entity Name              ; c02_test_top                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,088                                       ;
;     Total combinational functions  ; 976                                         ;
;     Dedicated logic registers      ; 603                                         ;
; Total registers                    ; 603                                         ;
; Total pins                         ; 5                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 40,960                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 1                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M02DCV36C8G      ;                    ;
; Top-level entity name                                                      ; c02_test_top       ; c02_test_top       ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                                                      ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                                                                                        ; Library      ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; testmem_core/synthesis/testmem_core.v                                                                 ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/testmem_core.v                                                                 ; testmem_core ;
; testmem_core/synthesis/submodules/altera_reset_controller.v                                           ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_reset_controller.v                                           ; testmem_core ;
; testmem_core/synthesis/submodules/altera_reset_synchronizer.v                                         ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_reset_synchronizer.v                                         ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v                                    ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_avalon_st_adapter.v                  ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_rsp_mux.sv                           ; testmem_core ;
; testmem_core/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_arbitrator.sv                                         ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_rsp_demux.sv                         ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_cmd_mux.sv                           ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_cmd_demux.sv                         ; testmem_core ;
; testmem_core/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_traffic_limiter.sv                                    ; testmem_core ;
; testmem_core/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_sc_fifo.v                                             ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router_001.sv                        ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router.sv                            ; testmem_core ;
; testmem_core/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_slave_agent.sv                                        ; testmem_core ;
; testmem_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                 ; testmem_core ;
; testmem_core/synthesis/submodules/altera_merlin_master_agent.sv                                       ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_master_agent.sv                                       ; testmem_core ;
; testmem_core/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_slave_translator.sv                                   ; testmem_core ;
; testmem_core/synthesis/submodules/altera_merlin_master_translator.sv                                  ; yes             ; User SystemVerilog HDL File      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_master_translator.sv                                  ; testmem_core ;
; testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v                                   ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v                                   ; testmem_core ;
; testmem_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                 ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v                                 ; testmem_core ;
; testmem_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                 ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v                                 ; testmem_core ;
; testmem_core/synthesis/submodules/peridot_bytes_to_uart.v                                             ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_bytes_to_uart.v                                             ; testmem_core ;
; testmem_core/synthesis/submodules/peridot_dummy_conf.v                                                ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_dummy_conf.v                                                ; testmem_core ;
; testmem_core/synthesis/submodules/peridot_board_eeprom.v                                              ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_board_eeprom.v                                              ; testmem_core ;
; testmem_core/synthesis/submodules/peridot_i2c_serial.v                                                ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_i2c_serial.v                                                ; testmem_core ;
; testmem_core/synthesis/submodules/peridot_phy_rxd.v                                                   ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_phy_rxd.v                                                   ; testmem_core ;
; testmem_core/synthesis/submodules/peridot_phy_txd.v                                                   ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_phy_txd.v                                                   ; testmem_core ;
; testmem_core/synthesis/submodules/peridot_uart_infifo.v                                               ; yes             ; User Wizard-Generated File       ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_uart_infifo.v                                               ; testmem_core ;
; testmem_core/synthesis/submodules/uart_to_avalon_bridge.v                                             ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/uart_to_avalon_bridge.v                                             ; testmem_core ;
; testmem_core/synthesis/submodules/testmem_core_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_sysid_qsys_0.v                                         ; testmem_core ;
; testmem_core/synthesis/submodules/test_mem.v                                                          ; yes             ; User Wizard-Generated File       ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/test_mem.v                                                          ; testmem_core ;
; testmem_core/synthesis/submodules/initmem.v                                                           ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/initmem.v                                                           ; testmem_core ;
; ip/cerasite_loadinit/cerasite_loadinit.v                                                              ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/cerasite_loadinit.v                                                              ;              ;
; ip/cerasite_loadinit/cerasite_ocflash.v                                                               ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/cerasite_ocflash.v                                                               ;              ;
; ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v                                            ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v                                            ;              ;
; ip/cerasite_loadinit/submodules/altera_onchip_flash_block.v                                           ; yes             ; Encrypted User Verilog HDL File  ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_block.v                                           ;              ;
; ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v                            ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v                            ;              ;
; ip/cerasite_loadinit/submodules/altera_onchip_flash.v                                                 ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash.v                                                 ;              ;
; c02_test_top.v                                                                                        ; yes             ; User Verilog HDL File            ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/c02_test_top.v                                                                                        ;              ;
; lpm_shiftreg.tdf                                                                                      ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                             ;              ;
; lpm_constant.inc                                                                                      ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                             ;              ;
; dffeea.inc                                                                                            ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                   ;              ;
; aglobal160.inc                                                                                        ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                               ;              ;
; altsyncram.tdf                                                                                        ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                               ;              ;
; stratix_ram_block.inc                                                                                 ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                        ;              ;
; lpm_mux.inc                                                                                           ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                  ;              ;
; lpm_decode.inc                                                                                        ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                               ;              ;
; a_rdenreg.inc                                                                                         ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                ;              ;
; altrom.inc                                                                                            ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                                                                   ;              ;
; altram.inc                                                                                            ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                                                                   ;              ;
; altdpram.inc                                                                                          ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                 ;              ;
; db/altsyncram_5bl1.tdf                                                                                ; yes             ; Auto-Generated Megafunction      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/altsyncram_5bl1.tdf                                                                                ;              ;
; scfifo.tdf                                                                                            ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf                                                                                                   ;              ;
; a_regfifo.inc                                                                                         ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                ;              ;
; a_dpfifo.inc                                                                                          ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                 ;              ;
; a_i2fifo.inc                                                                                          ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                 ;              ;
; a_fffifo.inc                                                                                          ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                 ;              ;
; a_f2fifo.inc                                                                                          ; yes             ; Megafunction                     ; c:/develop/altera/16.0/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                 ;              ;
; db/scfifo_pk71.tdf                                                                                    ; yes             ; Auto-Generated Megafunction      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/scfifo_pk71.tdf                                                                                    ;              ;
; db/a_dpfifo_3v51.tdf                                                                                  ; yes             ; Auto-Generated Megafunction      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/a_dpfifo_3v51.tdf                                                                                  ;              ;
; db/altsyncram_c6d1.tdf                                                                                ; yes             ; Auto-Generated Megafunction      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/altsyncram_c6d1.tdf                                                                                ;              ;
; db/cmpr_k88.tdf                                                                                       ; yes             ; Auto-Generated Megafunction      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/cmpr_k88.tdf                                                                                       ;              ;
; db/cntr_q2b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/cntr_q2b.tdf                                                                                       ;              ;
; db/cntr_e47.tdf                                                                                       ; yes             ; Auto-Generated Megafunction      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/cntr_e47.tdf                                                                                       ;              ;
; db/cntr_24b.tdf                                                                                       ; yes             ; Auto-Generated Megafunction      ; C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/cntr_24b.tdf                                                                                       ;              ;
+-------------------------------------------------------------------------------------------------------+-----------------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                             ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                     ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,088                                                                                                                                     ;
;                                             ;                                                                                                                                           ;
; Total combinational functions               ; 976                                                                                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                                                                                           ;
;     -- 4 input functions                    ; 427                                                                                                                                       ;
;     -- 3 input functions                    ; 208                                                                                                                                       ;
;     -- <=2 input functions                  ; 341                                                                                                                                       ;
;                                             ;                                                                                                                                           ;
; Logic elements by mode                      ;                                                                                                                                           ;
;     -- normal mode                          ; 778                                                                                                                                       ;
;     -- arithmetic mode                      ; 198                                                                                                                                       ;
;                                             ;                                                                                                                                           ;
; Total registers                             ; 603                                                                                                                                       ;
;     -- Dedicated logic registers            ; 603                                                                                                                                       ;
;     -- I/O registers                        ; 0                                                                                                                                         ;
;                                             ;                                                                                                                                           ;
; I/O pins                                    ; 5                                                                                                                                         ;
; Total memory bits                           ; 40960                                                                                                                                     ;
; UFM blocks                                  ; 1                                                                                                                                         ;
;                                             ;                                                                                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                         ;
;                                             ;                                                                                                                                           ;
; Maximum fan-out node                        ; testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ;
; Maximum fan-out                             ; 411                                                                                                                                       ;
; Total fan-out                               ; 6112                                                                                                                                      ;
; Average fan-out                             ; 3.75                                                                                                                                      ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; Compilation Hierarchy Node                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                             ; Entity Name                              ; Library Name ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
; |c02_test_top                                                                     ; 976 (1)           ; 603 (0)      ; 40960       ; 1          ; 0            ; 0       ; 0         ; 5    ; 0            ; 0          ; |c02_test_top                                                                                                                                                                                                                                   ; c02_test_top                             ; work         ;
;    |testmem_core:u0|                                                              ; 975 (0)           ; 603 (0)      ; 40960       ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0                                                                                                                                                                                                                   ; testmem_core                             ; testmem_core ;
;       |altera_reset_controller:rst_controller|                                    ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|altera_reset_controller:rst_controller                                                                                                                                                                            ; altera_reset_controller                  ; testmem_core ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                             ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                 ; altera_reset_synchronizer                ; testmem_core ;
;       |initmem:initmem_test_0|                                                    ; 362 (10)          ; 261 (10)     ; 32768       ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0                                                                                                                                                                                            ; initmem                                  ; testmem_core ;
;          |cerasite_loadinit:u_load|                                               ; 352 (152)         ; 251 (109)    ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load                                                                                                                                                                   ; cerasite_loadinit                        ; work         ;
;             |cerasite_ocflash:u_ufm|                                              ; 200 (0)           ; 142 (0)      ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm                                                                                                                                            ; cerasite_ocflash                         ; work         ;
;                |altera_onchip_flash:onchip_flash_0|                               ; 200 (0)           ; 142 (0)      ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0                                                                                                         ; altera_onchip_flash                      ; work         ;
;                   |altera_onchip_flash_avmm_data_controller:avmm_data_controller| ; 200 (173)         ; 142 (82)     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                           ; altera_onchip_flash_avmm_data_controller ; work         ;
;                      |altera_onchip_flash_counter:share_counter|                  ; 5 (5)             ; 5 (5)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_counter:share_counter ; altera_onchip_flash_counter              ; work         ;
;                      |lpm_shiftreg:ufm_addr_shiftreg|                             ; 22 (22)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg            ; lpm_shiftreg                             ; work         ;
;                      |lpm_shiftreg:ufm_data_shiftreg|                             ; 0 (0)             ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg            ; lpm_shiftreg                             ; work         ;
;                   |altera_onchip_flash_block:altera_onchip_flash_block|           ; 0 (0)             ; 0 (0)        ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                     ; altera_onchip_flash_block                ; work         ;
;          |test_mem:u_rom|                                                         ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom                                                                                                                                                                             ; test_mem                                 ; testmem_core ;
;             |altsyncram:altsyncram_component|                                     ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component                                                                                                                                             ; altsyncram                               ; work         ;
;                |altsyncram_5bl1:auto_generated|                                   ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component|altsyncram_5bl1:auto_generated                                                                                                              ; altsyncram_5bl1                          ; work         ;
;       |testmem_core_mm_interconnect_0:mm_interconnect_0|                          ; 81 (0)            ; 54 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                  ; testmem_core_mm_interconnect_0           ; testmem_core ;
;          |altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|                 ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo                                                                                                           ; altera_avalon_sc_fifo                    ; testmem_core ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|        ; 4 (4)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                  ; altera_avalon_sc_fifo                    ; testmem_core ;
;          |altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent|            ; 2 (2)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent                                                                                                      ; altera_merlin_master_agent               ; testmem_core ;
;          |altera_merlin_slave_agent:initmem_test_0_s1_agent|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent                                                                                                                ; altera_merlin_slave_agent                ; testmem_core ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                       ; altera_merlin_slave_agent                ; testmem_core ;
;          |altera_merlin_slave_translator:initmem_test_0_s1_translator|            ; 7 (7)             ; 35 (35)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:initmem_test_0_s1_translator                                                                                                      ; altera_merlin_slave_translator           ; testmem_core ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|   ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                             ; altera_merlin_slave_translator           ; testmem_core ;
;          |altera_merlin_traffic_limiter:uart_to_avalon_bridge_0_m1_limiter|       ; 8 (8)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avalon_bridge_0_m1_limiter                                                                                                 ; altera_merlin_traffic_limiter            ; testmem_core ;
;          |testmem_core_mm_interconnect_0_cmd_demux:cmd_demux|                     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                               ; testmem_core_mm_interconnect_0_cmd_demux ; testmem_core ;
;          |testmem_core_mm_interconnect_0_router:router|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router:router                                                                                                                     ; testmem_core_mm_interconnect_0_router    ; testmem_core ;
;          |testmem_core_mm_interconnect_0_rsp_mux:rsp_mux|                         ; 32 (32)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                   ; testmem_core_mm_interconnect_0_rsp_mux   ; testmem_core ;
;       |uart_to_avalon_bridge:uart_to_avalon_bridge_0|                             ; 532 (0)           ; 285 (0)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0                                                                                                                                                                     ; uart_to_avalon_bridge                    ; testmem_core ;
;          |altera_avalon_packets_to_master:inst_pk2trans|                          ; 253 (0)           ; 109 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans                                                                                                                       ; altera_avalon_packets_to_master          ; testmem_core ;
;             |packets_to_master:p2m|                                               ; 253 (253)         ; 109 (109)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m                                                                                                 ; packets_to_master                        ; testmem_core ;
;          |altera_avalon_st_bytes_to_packets:inst_by2pk|                           ; 12 (12)           ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_bytes_to_packets:inst_by2pk                                                                                                                        ; altera_avalon_st_bytes_to_packets        ; testmem_core ;
;          |altera_avalon_st_packets_to_bytes:inst_pk2by|                           ; 30 (30)           ; 15 (15)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by                                                                                                                        ; altera_avalon_st_packets_to_bytes        ; testmem_core ;
;          |peridot_bytes_to_uart:inst_by2uart|                                     ; 237 (0)           ; 157 (0)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart                                                                                                                                  ; peridot_bytes_to_uart                    ; testmem_core ;
;             |peridot_dummy_conf:inst_dc|                                          ; 97 (14)           ; 51 (14)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc                                                                                                       ; peridot_dummy_conf                       ; testmem_core ;
;                |peridot_board_eeprom:inst_rom|                                    ; 83 (44)           ; 37 (13)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom                                                                         ; peridot_board_eeprom                     ; testmem_core ;
;                   |peridot_i2c_serial:u0|                                         ; 39 (39)           ; 24 (24)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0                                                   ; peridot_i2c_serial                       ; testmem_core ;
;             |peridot_phy_rxd:inst_rxd|                                            ; 47 (47)           ; 36 (36)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_rxd:inst_rxd                                                                                                         ; peridot_phy_rxd                          ; testmem_core ;
;             |peridot_phy_txd:inst_txd|                                            ; 36 (36)           ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd                                                                                                         ; peridot_phy_txd                          ; testmem_core ;
;             |peridot_uart_infifo:inst_infifo|                                     ; 57 (0)            ; 45 (0)       ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo                                                                                                  ; peridot_uart_infifo                      ; testmem_core ;
;                |scfifo:scfifo_component|                                          ; 57 (0)            ; 45 (0)       ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component                                                                          ; scfifo                                   ; work         ;
;                   |scfifo_pk71:auto_generated|                                    ; 57 (0)            ; 45 (0)       ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated                                               ; scfifo_pk71                              ; work         ;
;                      |a_dpfifo_3v51:dpfifo|                                       ; 57 (28)           ; 45 (16)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo                          ; a_dpfifo_3v51                            ; work         ;
;                         |altsyncram_c6d1:FIFOram|                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|altsyncram_c6d1:FIFOram  ; altsyncram_c6d1                          ; work         ;
;                         |cntr_24b:wr_ptr|                                         ; 10 (10)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|cntr_24b:wr_ptr          ; cntr_24b                                 ; work         ;
;                         |cntr_e47:usedw_counter|                                  ; 10 (10)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|cntr_e47:usedw_counter   ; cntr_e47                                 ; work         ;
;                         |cntr_q2b:rd_ptr_msb|                                     ; 9 (9)             ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|cntr_q2b:rd_ptr_msb      ; cntr_q2b                                 ; work         ;
+-----------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component|altsyncram_5bl1:auto_generated|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|altsyncram_c6d1:FIFOram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                        ; IP Include File   ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; N/A    ; Qsys                            ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0                                                                                                                                                                                                          ; testmem_core.qsys ;
; Altera ; 6AF7_FFFF                       ; N/A     ; N/A          ; Licensed     ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                            ;                   ;
; Altera ; altera_mm_interconnect          ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                         ; testmem_core.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                      ; testmem_core.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|testmem_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; testmem_core.qsys ;
; Altera ; altera_avalon_st_adapter        ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                  ; testmem_core.qsys ;
; Altera ; error_adapter                   ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|testmem_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; testmem_core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                      ; testmem_core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                          ; testmem_core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                      ; testmem_core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent                                                                                                       ; testmem_core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo                                                                                                  ; testmem_core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:initmem_test_0_s1_translator                                                                                             ; testmem_core.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router:router                                                                                                            ; testmem_core.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_001                                                                                                    ; testmem_core.qsys ;
; Altera ; altera_merlin_router            ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_002                                                                                                    ; testmem_core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                      ; testmem_core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                  ; testmem_core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                          ; testmem_core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                              ; testmem_core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                         ; testmem_core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                    ; testmem_core.qsys ;
; Altera ; altera_merlin_master_agent      ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent                                                                                             ; testmem_core.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avalon_bridge_0_m1_limiter                                                                                        ; testmem_core.qsys ;
; Altera ; altera_merlin_master_translator ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avalon_bridge_0_m1_translator                                                                                   ; testmem_core.qsys ;
; Altera ; altera_reset_controller         ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|altera_reset_controller:rst_controller                                                                                                                                                                   ; testmem_core.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 16.0    ; N/A          ; N/A          ; |c02_test_top|testmem_core:u0|testmem_core_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                   ; testmem_core.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|state_reg                ;
+---------------------------+---------------------------+--------------------------+-------------------------+--------------------------+-------------------------+-------------------------+----------------------+
; Name                      ; state_reg.STATE_WRITEBYTE ; state_reg.STATE_READBYTE ; state_reg.STATE_DEVSEL2 ; state_reg.STATE_REPSTART ; state_reg.STATE_SETADDR ; state_reg.STATE_DEVSEL1 ; state_reg.STATE_IDLE ;
+---------------------------+---------------------------+--------------------------+-------------------------+--------------------------+-------------------------+-------------------------+----------------------+
; state_reg.STATE_IDLE      ; 0                         ; 0                        ; 0                       ; 0                        ; 0                       ; 0                       ; 0                    ;
; state_reg.STATE_DEVSEL1   ; 0                         ; 0                        ; 0                       ; 0                        ; 0                       ; 1                       ; 1                    ;
; state_reg.STATE_SETADDR   ; 0                         ; 0                        ; 0                       ; 0                        ; 1                       ; 0                       ; 1                    ;
; state_reg.STATE_REPSTART  ; 0                         ; 0                        ; 0                       ; 1                        ; 0                       ; 0                       ; 1                    ;
; state_reg.STATE_DEVSEL2   ; 0                         ; 0                        ; 1                       ; 0                        ; 0                       ; 0                       ; 1                    ;
; state_reg.STATE_READBYTE  ; 0                         ; 1                        ; 0                       ; 0                        ; 0                       ; 0                       ; 1                    ;
; state_reg.STATE_WRITEBYTE ; 1                         ; 0                        ; 0                       ; 0                        ; 0                       ; 0                       ; 1                    ;
+---------------------------+---------------------------+--------------------------+-------------------------+--------------------------+-------------------------+-------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state                                                                                                                                                                            ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; Name                  ; state.READ_SEND_WAIT ; state.READ_SEND_ISSUE ; state.READ_DATA_WAIT ; state.READ_CMD_WAIT ; state.READ_ASSERT ; state.RETURN_PACKET ; state.WRITE_WAIT ; state.GET_WRITE_DATA ; state.GET_ADDR4 ; state.GET_ADDR3 ; state.GET_ADDR2 ; state.GET_ADDR1 ; state.GET_SIZE2 ; state.GET_SIZE1 ; state.GET_EXTRA ; state.0000 ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+
; state.0000            ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0          ;
; state.GET_EXTRA       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 1          ;
; state.GET_SIZE1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 1          ;
; state.GET_SIZE2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 1          ;
; state.GET_ADDR1       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR2       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR3       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_ADDR4       ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 1               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.GET_WRITE_DATA  ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 1                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.WRITE_WAIT      ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 1                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.RETURN_PACKET   ; 0                    ; 0                     ; 0                    ; 0                   ; 0                 ; 1                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_ASSERT     ; 0                    ; 0                     ; 0                    ; 0                   ; 1                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_CMD_WAIT   ; 0                    ; 0                     ; 0                    ; 1                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_DATA_WAIT  ; 0                    ; 0                     ; 1                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_ISSUE ; 0                    ; 1                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
; state.READ_SEND_WAIT  ; 1                    ; 0                     ; 0                    ; 0                   ; 0                 ; 0                   ; 0                ; 0                    ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 0               ; 1          ;
+-----------------------+----------------------+-----------------------+----------------------+---------------------+-------------------+---------------------+------------------+----------------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|state_reg                                                                                                                     ;
+---------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+--------------------------+---------------------------+-----------------------+
; Name                      ; state_reg.STATE_DONE ; state_reg.STATE_ADD3 ; state_reg.STATE_ADD2 ; state_reg.STATE_ADD1 ; state_reg.STATE_ADD0 ; state_reg.STATE_LOADINIT ; state_reg.STATE_LOADCOUNT ; state_reg.STATE_START ;
+---------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+--------------------------+---------------------------+-----------------------+
; state_reg.STATE_START     ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                        ; 0                         ; 0                     ;
; state_reg.STATE_LOADCOUNT ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                        ; 1                         ; 1                     ;
; state_reg.STATE_LOADINIT  ; 0                    ; 0                    ; 0                    ; 0                    ; 0                    ; 1                        ; 0                         ; 1                     ;
; state_reg.STATE_ADD0      ; 0                    ; 0                    ; 0                    ; 0                    ; 1                    ; 0                        ; 0                         ; 1                     ;
; state_reg.STATE_ADD1      ; 0                    ; 0                    ; 0                    ; 1                    ; 0                    ; 0                        ; 0                         ; 1                     ;
; state_reg.STATE_ADD2      ; 0                    ; 0                    ; 1                    ; 0                    ; 0                    ; 0                        ; 0                         ; 1                     ;
; state_reg.STATE_ADD3      ; 0                    ; 1                    ; 0                    ; 0                    ; 0                    ; 0                        ; 0                         ; 1                     ;
; state_reg.STATE_DONE      ; 1                    ; 0                    ; 0                    ; 0                    ; 0                    ; 0                        ; 0                         ; 1                     ;
+---------------------------+----------------------+----------------------+----------------------+----------------------+----------------------+--------------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state ;
+------------------------------+-------------------------+-------------------------+-----------------------------+------------------------------+------------------------+------------------------+------------------------------+
; Name                         ; op_state.OP_STATE_WRITE ; op_state.OP_STATE_CLEAR ; op_state.OP_STATE_READ_DATA ; op_state.OP_STATE_READ_SHIFT ; op_state.OP_STATE_ADDR ; op_state.OP_STATE_IDLE ; op_state.OP_STATE_RESET      ;
+------------------------------+-------------------------+-------------------------+-----------------------------+------------------------------+------------------------+------------------------+------------------------------+
; op_state.OP_STATE_IDLE       ; 0                       ; 0                       ; 0                           ; 0                            ; 0                      ; 0                      ; 0                            ;
; op_state.OP_STATE_ADDR       ; 0                       ; 0                       ; 0                           ; 0                            ; 1                      ; 1                      ; 0                            ;
; op_state.OP_STATE_READ_SHIFT ; 0                       ; 0                       ; 0                           ; 1                            ; 0                      ; 1                      ; 0                            ;
; op_state.OP_STATE_READ_DATA  ; 0                       ; 0                       ; 1                           ; 0                            ; 0                      ; 1                      ; 0                            ;
; op_state.OP_STATE_CLEAR      ; 0                       ; 1                       ; 0                           ; 0                            ; 0                      ; 1                      ; 0                            ;
; op_state.OP_STATE_WRITE      ; 1                       ; 0                       ; 0                           ; 0                            ; 0                      ; 1                      ; 0                            ;
; op_state.OP_STATE_RESET      ; 0                       ; 0                       ; 0                           ; 0                            ; 0                      ; 1                      ; 1                            ;
+------------------------------+-------------------------+-------------------------+-----------------------------+------------------------------+------------------------+------------------------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                   ; Reason for Removal                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][87]                                                                              ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]                                                                     ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,2,6,17,18,20,27,31]                                     ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[8]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][87]                                                                              ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                     ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_bytes_to_packets:inst_by2pk|received_varchannel                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[1]                                                                                    ; Merged with testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[2]                              ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[2]                                                                                    ; Merged with testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[3]                              ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[3]                                                                                    ; Merged with testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[4]                              ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[4]                                                                                    ; Merged with testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                              ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[5]                                                                                    ; Merged with testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[6]                              ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[6]                                                                                    ; Merged with testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[7]                              ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[7]                                                                                    ; Merged with testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                              ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avalon_bridge_0_m1_limiter|last_channel[0]                                                               ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avalon_bridge_0_m1_limiter|last_dest_id[0]         ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][76]                                                                              ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][103]                       ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][74]                                                                              ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][75]                        ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][68]                                                                              ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][75]                        ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                     ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][103]              ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                     ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]               ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                     ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]               ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,7,16,19]                                                ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[29] ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[5,9,10,13,14,22,24]                                       ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[26] ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:initmem_test_0_s1_translator|waitrequest_reset_override                                                         ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent|hold_waitrequest             ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent|hold_waitrequest             ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                     ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][103]              ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                     ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]               ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                     ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]               ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][76]                                                                              ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][103]                       ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][74]                                                                              ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][68]                        ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][75]                                                                              ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][68]                        ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,4,8,12,15,21,23,25,28,30]                               ; Merged with testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[11] ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][75]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|channel_needs_esc                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][68]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]            ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]   ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|channel_escaped                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_range2_addr          ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][102]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][102]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state.OP_STATE_WRITE ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state.OP_STATE_RESET ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|state_reg~11                                          ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|state_reg~12                                          ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|state_reg~13                                          ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|state_reg~14                                          ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|state_reg~15                                          ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~20                                                                      ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~21                                                                      ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~22                                                                      ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state~23                                                                      ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|state_reg~11                                                                                                                                    ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|state_reg~12                                                                                                                                    ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|state_reg~13                                                                                                                                    ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|state_reg~14                                                                                                                                    ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|state_reg~15                                                                                                                                    ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state~3              ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state~4              ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state~5              ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[29..31]                                                               ; Lost fanout                                                                                                                                                           ;
; testmem_core:u0|initmem:initmem_test_0|wordnum_reg[10,11]                                                                                                                                                       ; Lost fanout                                                                                                                                                           ;
; Total Number of Removed Registers = 102                                                                                                                                                                         ;                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][75]            ; Stuck at GND              ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][68],                                                                         ;
;                                                                                                                                               ; due to stuck port data_in ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],          ;
;                                                                                                                                               ;                           ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],          ;
;                                                                                                                                               ;                           ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],          ;
;                                                                                                                                               ;                           ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]           ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]   ; Stuck at GND              ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68],                                                                ;
;                                                                                                                                               ; due to stuck port data_in ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                               ;                           ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                               ;                           ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                               ;                           ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[31] ; Lost Fanouts              ; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[30],                                                              ;
;                                                                                                                                               ;                           ; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[29]                                                               ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][87]            ; Lost Fanouts              ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][87]                                                                          ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][87]   ; Lost Fanouts              ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][87]                                                                 ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[8]                  ; Stuck at GND              ; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|channel_escaped                                                                                  ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                             ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][102]  ; Stuck at GND              ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][102]                                                                ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                             ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[1][102]           ; Stuck at GND              ; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo|mem[0][102]                                                                         ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 603   ;
; Number of registers using Synchronous Clear  ; 18    ;
; Number of registers using Synchronous Load   ; 85    ;
; Number of registers using Asynchronous Clear ; 412   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 399   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                            ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[0]                                                                         ; 1       ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arshft_neg_reg ; 1       ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg ; 1       ;
; testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                    ; 411     ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[1]                                                                         ; 1       ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_arshft_reg     ; 2       ;
; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg     ; 2       ;
; testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                     ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[2]                                                                         ; 1       ;
; testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                     ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|stored_channel[0]                                                                                 ; 3       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[3]                                                                         ; 1       ;
; testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent|hold_waitrequest                                                                ; 6       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_rxd:inst_rxd|rxdin_reg[2]                                                                       ; 6       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[4]                                                                         ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_rxd:inst_rxd|rxdin_reg[1]                                                                       ; 3       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[5]                                                                         ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_rxd:inst_rxd|rxdin_reg[0]                                                                       ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[6]                                                                         ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|scl_reg                                                                          ; 8       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[7]                                                                         ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|sda_reg                                                                          ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|txdata_reg[7]                ; 3       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[8]                                                                         ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|sda_in_reg                   ; 4       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|scl_in_reg                   ; 6       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|scl_out_reg                  ; 5       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|txdata_reg[6]                ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|txdata_reg[5]                ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|txdata_reg[4]                ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|txdata_reg[3]                ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|txdata_reg[2]                ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|txdata_reg[1]                ; 1       ;
; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|txdata_reg[0]                ; 1       ;
; Total number of inverted registers = 34                                                                                                                                                                      ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|bitcount_reg[0]                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:initmem_test_0_s1_translator|wait_latency_counter[1]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg|dffs[1] ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|divcount_reg[2]                                                                                      ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_rxd:inst_rxd|divcount_reg[5]                                                                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_rxd:inst_rxd|bitcount_reg[0]                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg|dffs[9] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|bitcount_reg[0]                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|bytecount_reg[0]                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[14]                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|counter[2]                                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[25]                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[16]                                                                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[11]                                                                                  ;
; 6:1                ; 6 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|address[2]                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by|out_data[7]                                                                                                         ;
; 6:1                ; 12 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_addr[2]                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|wordaddr_reg[4]                                                                                                                                                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|data_reg[10]                                                                                                                                                   ;
; 8:1                ; 16 bits   ; 80 LEs        ; 16 LEs               ; 64 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|datacount_reg[14]                                                                                                                                              ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|current_byte[0]                                                                              ;
; 15:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|out_data[1]                                                                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0|txdata_reg[1]                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[1]                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd|txd_reg[6]                                                                                           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_addr                                ;
; 6:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; No         ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|Add2                                                                                                                                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|Add2                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; No         ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state                               ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |c02_test_top|testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|op_state                               ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|state_reg                                                            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|state_reg                                                            ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state                                                                                        ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |c02_test_top|testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m|state                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load ;
+------------------------------+-------+------+------------------------------------------+
; Assignment                   ; Value ; From ; To                                       ;
+------------------------------+-------+------+------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; clock_sig                                ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; clock_sig                                ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; ufm_clk_sig                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; ufm_clk_sig                              ;
+------------------------------+-------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component|altsyncram_5bl1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|altsyncram_c6d1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0 ;
+-------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value         ; Type                                                                                                             ;
+-------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                       ; MAX 10        ; String                                                                                                           ;
; PART_NAME                           ; 10M02DCV36C8G ; String                                                                                                           ;
; IS_DUAL_BOOT                        ; False         ; String                                                                                                           ;
; IS_ERAM_SKIP                        ; True          ; String                                                                                                           ;
; IS_COMPRESSED_IMAGE                 ; False         ; String                                                                                                           ;
; INIT_FILENAME                       ;               ; String                                                                                                           ;
; DEVICE_ID                           ; 02            ; String                                                                                                           ;
; INIT_FILENAME_SIM                   ;               ; String                                                                                                           ;
; PARALLEL_MODE                       ; 0             ; Signed Integer                                                                                                   ;
; READ_AND_WRITE_MODE                 ; 0             ; Signed Integer                                                                                                   ;
; WRAPPING_BURST_MODE                 ; 0             ; Signed Integer                                                                                                   ;
; AVMM_CSR_DATA_WIDTH                 ; 32            ; Signed Integer                                                                                                   ;
; AVMM_DATA_DATA_WIDTH                ; 32            ; Signed Integer                                                                                                   ;
; AVMM_DATA_ADDR_WIDTH                ; 12            ; Signed Integer                                                                                                   ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 2             ; Signed Integer                                                                                                   ;
; FLASH_DATA_WIDTH                    ; 32            ; Signed Integer                                                                                                   ;
; FLASH_ADDR_WIDTH                    ; 23            ; Signed Integer                                                                                                   ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4             ; Signed Integer                                                                                                   ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 4             ; Signed Integer                                                                                                   ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2             ; Signed Integer                                                                                                   ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 1             ; Signed Integer                                                                                                   ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 8             ; Signed Integer                                                                                                   ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 2537500       ; Signed Integer                                                                                                   ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 2211          ; Signed Integer                                                                                                   ;
; MIN_VALID_ADDR                      ; 0             ; Signed Integer                                                                                                   ;
; MAX_VALID_ADDR                      ; 3071          ; Signed Integer                                                                                                   ;
; MIN_UFM_VALID_ADDR                  ; 0             ; Signed Integer                                                                                                   ;
; MAX_UFM_VALID_ADDR                  ; 3071          ; Signed Integer                                                                                                   ;
; SECTOR1_START_ADDR                  ; 0             ; Signed Integer                                                                                                   ;
; SECTOR1_END_ADDR                    ; 1535          ; Signed Integer                                                                                                   ;
; SECTOR2_START_ADDR                  ; 1536          ; Signed Integer                                                                                                   ;
; SECTOR2_END_ADDR                    ; 3071          ; Signed Integer                                                                                                   ;
; SECTOR3_START_ADDR                  ; 0             ; Signed Integer                                                                                                   ;
; SECTOR3_END_ADDR                    ; 0             ; Signed Integer                                                                                                   ;
; SECTOR4_START_ADDR                  ; 0             ; Signed Integer                                                                                                   ;
; SECTOR4_END_ADDR                    ; 0             ; Signed Integer                                                                                                   ;
; SECTOR5_START_ADDR                  ; 0             ; Signed Integer                                                                                                   ;
; SECTOR5_END_ADDR                    ; 0             ; Signed Integer                                                                                                   ;
; SECTOR_READ_PROTECTION_MODE         ; 31            ; Signed Integer                                                                                                   ;
; SECTOR1_MAP                         ; 1             ; Signed Integer                                                                                                   ;
; SECTOR2_MAP                         ; 2             ; Signed Integer                                                                                                   ;
; SECTOR3_MAP                         ; 0             ; Signed Integer                                                                                                   ;
; SECTOR4_MAP                         ; 0             ; Signed Integer                                                                                                   ;
; SECTOR5_MAP                         ; 0             ; Signed Integer                                                                                                   ;
; ADDR_RANGE1_END_ADDR                ; 3071          ; Signed Integer                                                                                                   ;
; ADDR_RANGE1_OFFSET                  ; 512           ; Signed Integer                                                                                                   ;
; ADDR_RANGE2_OFFSET                  ; 0             ; Signed Integer                                                                                                   ;
+-------------------------------------+---------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller ;
+-------------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value   ; Type                                                                                                                                                                                 ;
+-------------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; READ_AND_WRITE_MODE                 ; 0       ; Signed Integer                                                                                                                                                                       ;
; WRAPPING_BURST_MODE                 ; 0       ; Signed Integer                                                                                                                                                                       ;
; DATA_WIDTH                          ; 32      ; Signed Integer                                                                                                                                                                       ;
; AVMM_DATA_ADDR_WIDTH                ; 12      ; Signed Integer                                                                                                                                                                       ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 2       ; Signed Integer                                                                                                                                                                       ;
; FLASH_ADDR_WIDTH                    ; 23      ; Signed Integer                                                                                                                                                                       ;
; FLASH_SEQ_READ_DATA_COUNT           ; 4       ; Signed Integer                                                                                                                                                                       ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 4       ; Signed Integer                                                                                                                                                                       ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 2       ; Signed Integer                                                                                                                                                                       ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 1       ; Signed Integer                                                                                                                                                                       ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 8       ; Signed Integer                                                                                                                                                                       ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 2537500 ; Signed Integer                                                                                                                                                                       ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 2211    ; Signed Integer                                                                                                                                                                       ;
; MIN_VALID_ADDR                      ; 0       ; Signed Integer                                                                                                                                                                       ;
; MAX_VALID_ADDR                      ; 3071    ; Signed Integer                                                                                                                                                                       ;
; SECTOR1_START_ADDR                  ; 0       ; Signed Integer                                                                                                                                                                       ;
; SECTOR1_END_ADDR                    ; 1535    ; Signed Integer                                                                                                                                                                       ;
; SECTOR2_START_ADDR                  ; 1536    ; Signed Integer                                                                                                                                                                       ;
; SECTOR2_END_ADDR                    ; 3071    ; Signed Integer                                                                                                                                                                       ;
; SECTOR3_START_ADDR                  ; 0       ; Signed Integer                                                                                                                                                                       ;
; SECTOR3_END_ADDR                    ; 0       ; Signed Integer                                                                                                                                                                       ;
; SECTOR4_START_ADDR                  ; 0       ; Signed Integer                                                                                                                                                                       ;
; SECTOR4_END_ADDR                    ; 0       ; Signed Integer                                                                                                                                                                       ;
; SECTOR5_START_ADDR                  ; 0       ; Signed Integer                                                                                                                                                                       ;
; SECTOR5_END_ADDR                    ; 0       ; Signed Integer                                                                                                                                                                       ;
; SECTOR_READ_PROTECTION_MODE         ; 31      ; Signed Integer                                                                                                                                                                       ;
; SECTOR1_MAP                         ; 1       ; Signed Integer                                                                                                                                                                       ;
; SECTOR2_MAP                         ; 2       ; Signed Integer                                                                                                                                                                       ;
; SECTOR3_MAP                         ; 0       ; Signed Integer                                                                                                                                                                       ;
; SECTOR4_MAP                         ; 0       ; Signed Integer                                                                                                                                                                       ;
; SECTOR5_MAP                         ; 0       ; Signed Integer                                                                                                                                                                       ;
; ADDR_RANGE1_END_ADDR                ; 3071    ; Signed Integer                                                                                                                                                                       ;
; ADDR_RANGE1_OFFSET                  ; 512     ; Signed Integer                                                                                                                                                                       ;
; ADDR_RANGE2_OFFSET                  ; 0       ; Signed Integer                                                                                                                                                                       ;
+-------------------------------------+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH ; 23    ; Signed Integer                                                                                                                                                                                                                                                          ;
; MIN_VALID_ADDR   ; 0     ; Signed Integer                                                                                                                                                                                                                                                          ;
; MAX_VALID_ADDR   ; 3071  ; Signed Integer                                                                                                                                                                                                                                                          ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH     ; 23    ; Signed Integer                                                                                                                                                                                                                                              ;
; ADDR_RANGE1_END_ADDR ; 3071  ; Signed Integer                                                                                                                                                                                                                                              ;
; ADDR_RANGE1_OFFSET   ; 512   ; Signed Integer                                                                                                                                                                                                                                              ;
; ADDR_RANGE2_OFFSET   ; 0     ; Signed Integer                                                                                                                                                                                                                                              ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                                                                                                              ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 23     ; Signed Integer                                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; LEFT   ; Untyped                                                                                                                                                                                                                           ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                                                                                                                                                                                           ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                                                                                                                                                                                                    ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                                                                                                              ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32     ; Signed Integer                                                                                                                                                                                                                    ;
; LPM_DIRECTION          ; LEFT   ; Untyped                                                                                                                                                                                                                           ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                                                                                                                                                                                           ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                                                                                                                                                                                           ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                                                                                                                                                                                                                           ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                                                                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                                                                                                                                                                                                      ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                                                                                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                                                                                                                                                                                                    ;
+------------------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_5bl1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0                                                                                                                                                                                           ;
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name  ; Value                                                                                                                                                                                                                                                            ; Type            ;
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; CLOCK_FREQUENCY ; 50000000                                                                                                                                                                                                                                                         ; Signed Integer  ;
; UART_BAUDRATE   ; 115200                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BOARD_SERIAL    ; 1111111111111111111111111111111111111111111111110100011001000110010001100100011001000110010001100100011001000110010001100100011001000110010001100100011001000110010001100100011000110011001110010101100000110010001101110100101000000010010101110011011101001010 ; Unsigned Binary ;
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                     ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                           ;
; FIFO_DEPTHS           ; 2     ; Signed Integer                                                                                                           ;
; FIFO_WIDTHU           ; 1     ; Signed Integer                                                                                                           ;
; FAST_VER              ; 0     ; Signed Integer                                                                                                           ;
+-----------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                           ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; EXPORT_MASTER_SIGNALS ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_bytes_to_packets:inst_by2pk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; CHANNEL_WIDTH  ; 8     ; Signed Integer                                                                                                                 ;
; ENCODING       ; 0     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart                                                                                                                                                        ;
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name  ; Value                                                                                                                                                                                                                                                            ; Type            ;
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; CLOCK_FREQUENCY ; 50000000                                                                                                                                                                                                                                                         ; Signed Integer  ;
; UART_BAUDRATE   ; 115200                                                                                                                                                                                                                                                           ; Signed Integer  ;
; BOARD_SERIAL    ; 1111111111111111111111111111111111111111111111110100011001000110010001100100011001000110010001100100011001000110010001100100011001000110010001100100011001000110010001100100011000110011001110010101100000110010001101110100101000000010010101110011011101001010 ; Unsigned Binary ;
+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                          ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                                ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                                                                                                                                ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                       ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_pk71 ; Untyped                                                                                                                                                       ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc                                                                                                                            ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                                            ; Type            ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; BOARD_SERIAL   ; 1111111111111111111111111111111111111111111111110100011001000110010001100100011001000110010001100100011001000110010001100100011001000110010001100100011001000110010001100100011000110011001110010101100000110010001101110100101000000010010101110011011101001010 ; Unsigned Binary ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom                                                                                              ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                                            ; Type            ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; DEVICE_ADDRESS ; 1010000                                                                                                                                                                                                                                                          ; Unsigned Binary ;
; ROMDATA        ; 1111111111111111111111111111111111111111111111110100011001000110010001100100011001000110010001100100011001000110010001100100011001000110010001100100011001000110010001100100011000110011001110010101100000110010001101110100101000000010010101110011011101001010 ; Unsigned Binary ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_rxd:inst_rxd ;
+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                                                                      ;
+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 50000000 ; Signed Integer                                                                                                                            ;
; UART_BAUDRATE   ; 115200   ; Signed Integer                                                                                                                            ;
+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd ;
+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                                                                                      ;
+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_FREQUENCY ; 50000000 ; Signed Integer                                                                                                                            ;
; UART_BAUDRATE   ; 115200   ; Signed Integer                                                                                                                            ;
+-----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avalon_bridge_0_m1_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                                ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                                ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                                ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:initmem_test_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 12    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 86    ; Signed Integer                                                                                                                        ;
; PKT_QOS_L                 ; 86    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 83    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_H               ; 96    ; Signed Integer                                                                                                                        ;
; PKT_CACHE_L               ; 93    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_H           ; 89    ; Signed Integer                                                                                                                        ;
; PKT_THREAD_ID_L           ; 89    ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 82    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 81    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                        ;
; ID                        ; 0     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 85    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 92    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 90    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 98    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 97    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 80    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 78    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 99    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 101   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 103   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router:router|testmem_core_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_001|testmem_core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_002|testmem_core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avalon_bridge_0_m1_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 88    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 88    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 87    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 102   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                             ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                             ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                             ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                             ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                             ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                             ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                             ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                             ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                         ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                  ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                                                                                      ;
; Entity Instance            ; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg ;
;     -- LPM_WIDTH           ; 23                                                                                                                                                                                                                     ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                                                                                                   ;
; Entity Instance            ; testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
;     -- LPM_WIDTH           ; 32                                                                                                                                                                                                                     ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                                                                                                   ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                  ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                     ;
; Entity Instance                           ; testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                          ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                    ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                        ;
; Entity Instance            ; testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                             ;
;     -- lpm_width           ; 8                                                                                                                                                        ;
;     -- LPM_NUMWORDS        ; 1024                                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                                       ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                       ;
+----------------+--------+----------+-----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                        ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                  ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                  ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                  ;
+----------------+--------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_001|testmem_core_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                           ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router:router|testmem_core_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:initmem_test_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:initmem_test_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                      ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:initmem_test_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avalon_bridge_0_m1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                          ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i2c_scl_o      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; ackwaitrequest ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; test_senddata      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; test_senddatavalid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart"                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; test_infifo_usedw ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by"                                             ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; in_channel ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "in_channel[7..1]" will be connected to GND. ;
; in_channel ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_bytes_to_packets:inst_by2pk" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                              ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------+
; out_channel ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom" ;
+-----------+-------+----------+----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                            ;
+-----------+-------+----------+----------------------------------------------------+
; rdclocken ; Input ; Info     ; Stuck at VCC                                       ;
; wrclocken ; Input ; Info     ; Stuck at VCC                                       ;
+-----------+-------+----------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xe_ye    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                ;
; se       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                ;
; nosc_ena ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
; par_en   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                   ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; flash_xe_ye         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; flash_se            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
; csr_control[29..0]  ; Input  ; Info     ; Stuck at VCC                                                                                                                                                              ;
; csr_control[31..30] ; Input  ; Info     ; Stuck at GND                                                                                                                                                              ;
; csr_status          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                       ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0" ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                     ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; avmm_data_writedata ; Input  ; Info     ; Stuck at GND                                                                                                ;
; avmm_data_write     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; avmm_csr_addr       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; avmm_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; avmm_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; avmm_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                                ;
; avmm_csr_readdata   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm" ;
+-------------------------+-------+----------+-----------------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                               ;
+-------------------------+-------+----------+-----------------------------------------------------------------------+
; avmm_data_burstcount[1] ; Input ; Info     ; Stuck at GND                                                          ;
; avmm_data_burstcount[0] ; Input ; Info     ; Stuck at VCC                                                          ;
+-------------------------+-------+----------+-----------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "testmem_core:u0"     ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; reset_reset_n ; Input ; Info     ; Stuck at VCC ;
+---------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 5                           ;
; cycloneiii_ff         ; 603                         ;
;     CLR               ; 155                         ;
;     ENA               ; 82                          ;
;     ENA CLR           ; 219                         ;
;     ENA CLR SCLR      ; 1                           ;
;     ENA CLR SLD       ; 37                          ;
;     ENA SCLR          ; 12                          ;
;     ENA SLD           ; 48                          ;
;     SCLR              ; 5                           ;
;     plain             ; 44                          ;
; cycloneiii_lcell_comb ; 978                         ;
;     arith             ; 198                         ;
;         2 data inputs ; 155                         ;
;         3 data inputs ; 43                          ;
;     normal            ; 780                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 29                          ;
;         2 data inputs ; 157                         ;
;         3 data inputs ; 165                         ;
;         4 data inputs ; 427                         ;
; cycloneiii_ram_block  ; 40                          ;
; fiftyfivenm_unvm      ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 3.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition
    Info: Processing started: Tue Sep 20 18:20:05 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off c02_test_top -c c02_test_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/testmem_core.v
    Info (12023): Found entity 1: testmem_core File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/testmem_core.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v
    Info (12023): Found entity 1: testmem_core_mm_interconnect_0 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: testmem_core_mm_interconnect_0_avalon_st_adapter File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: testmem_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: testmem_core_mm_interconnect_0_rsp_mux File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file testmem_core/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: testmem_core_mm_interconnect_0_rsp_demux File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: testmem_core_mm_interconnect_0_cmd_mux File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: testmem_core_mm_interconnect_0_cmd_demux File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file testmem_core/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: testmem_core_mm_interconnect_0_router_001_default_decode File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: testmem_core_mm_interconnect_0_router_001 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: testmem_core_mm_interconnect_0_router_default_decode File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: testmem_core_mm_interconnect_0_router File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 7 design units, including 7 entities, in source file testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/peridot_bytes_to_uart.v
    Info (12023): Found entity 1: peridot_bytes_to_uart File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_bytes_to_uart.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/peridot_dummy_conf.v
    Info (12023): Found entity 1: peridot_dummy_conf File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_dummy_conf.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/peridot_board_eeprom.v
    Info (12023): Found entity 1: peridot_board_eeprom File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_board_eeprom.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/peridot_i2c_serial.v
    Info (12023): Found entity 1: peridot_i2c_serial File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_i2c_serial.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/peridot_phy_rxd.v
    Info (12023): Found entity 1: peridot_phy_rxd File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_phy_rxd.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/peridot_phy_txd.v
    Info (12023): Found entity 1: peridot_phy_txd File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_phy_txd.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/peridot_uart_infifo.v
    Info (12023): Found entity 1: peridot_uart_infifo File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_uart_infifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/uart_to_avalon_bridge.v
    Info (12023): Found entity 1: uart_to_avalon_bridge File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/uart_to_avalon_bridge.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/testmem_core_sysid_qsys_0.v
    Info (12023): Found entity 1: testmem_core_sysid_qsys_0 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/test_mem.v
    Info (12023): Found entity 1: test_mem File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/test_mem.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file testmem_core/synthesis/submodules/initmem.v
    Info (12023): Found entity 1: initmem File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/initmem.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file ip/cerasite_loadinit/cerasite_loadinit.v
    Info (12023): Found entity 1: cerasite_loadinit File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/cerasite_loadinit.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file ip/cerasite_loadinit/cerasite_ocflash.v
    Info (12023): Found entity 1: cerasite_ocflash File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/cerasite_ocflash.v Line: 6
Info (12021): Found 7 design units, including 7 entities, in source file ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v
    Info (12023): Found entity 1: altera_onchip_flash_address_range_check File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v Line: 38
    Info (12023): Found entity 2: altera_onchip_flash_address_write_protection_check File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v Line: 55
    Info (12023): Found entity 3: altera_onchip_flash_s_address_write_protection_check File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v Line: 109
    Info (12023): Found entity 4: altera_onchip_flash_a_address_write_protection_check File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v Line: 147
    Info (12023): Found entity 5: altera_onchip_flash_convert_address File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v Line: 197
    Info (12023): Found entity 6: altera_onchip_flash_convert_sector File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v Line: 217
    Info (12023): Found entity 7: altera_onchip_flash_counter File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_util.v Line: 242
Info (12021): Found 1 design units, including 1 entities, in source file ip/cerasite_loadinit/submodules/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_block.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file ip/cerasite_loadinit/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file c02_test_top.v
    Info (12023): Found entity 1: c02_test_top File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/c02_test_top.v Line: 22
Info (12127): Elaborating entity "c02_test_top" for the top level hierarchy
Info (12128): Elaborating entity "testmem_core" for hierarchy "testmem_core:u0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/c02_test_top.v Line: 40
Info (12128): Elaborating entity "initmem" for hierarchy "testmem_core:u0|initmem:initmem_test_0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/testmem_core.v Line: 36
Info (12128): Elaborating entity "cerasite_loadinit" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/initmem.v Line: 80
Info (12128): Elaborating entity "cerasite_ocflash" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/cerasite_loadinit.v Line: 369
Info (12128): Elaborating entity "altera_onchip_flash" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/cerasite_ocflash.v Line: 78
Info (12128): Elaborating entity "altera_onchip_flash_avmm_data_controller" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash.v Line: 279
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(167): object "flash_busy_reg" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(168): object "flash_busy_clear_reg" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(170): object "flash_drdin_neg_reg" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(173): object "csr_status_busy" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 173
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(174): object "csr_status_e_pass" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 174
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(175): object "csr_status_w_pass" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 175
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(187): object "op_illegal_write_addr" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 187
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(188): object "op_scan_busy" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 188
Warning (10036): Verilog HDL or VHDL warning at altera_onchip_flash_avmm_data_controller.v(227): object "is_busy_read" assigned a value but never read File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 227
Info (10264): Verilog HDL Case Statement information at altera_onchip_flash_avmm_data_controller.v(668): all case item expressions in this case statement are onehot File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 668
Info (12128): Elaborating entity "altera_onchip_flash_address_range_check" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 795
Info (12128): Elaborating entity "altera_onchip_flash_convert_address" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 804
Info (12128): Elaborating entity "altera_onchip_flash_counter" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_counter:share_counter" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 844
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 860
Info (12130): Elaborated megafunction instantiation "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 860
Info (12133): Instantiated megafunction "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_addr_shiftreg" with the following parameter: File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 860
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "23"
    Info (12134): Parameter "lpm_direction" = "LEFT"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 878
Info (12130): Elaborated megafunction instantiation "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 878
Info (12133): Instantiated megafunction "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" with the following parameter: File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash_avmm_data_controller.v Line: 878
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_direction" = "LEFT"
Info (12128): Elaborating entity "altera_onchip_flash_block" for hierarchy "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|cerasite_ocflash:u_ufm|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/submodules/altera_onchip_flash.v Line: 323
Info (12128): Elaborating entity "test_mem" for hierarchy "testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/initmem.v Line: 112
Info (12128): Elaborating entity "altsyncram" for hierarchy "testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/test_mem.v Line: 97
Info (12130): Elaborated megafunction instantiation "testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/test_mem.v Line: 97
Info (12133): Instantiated megafunction "testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component" with the following parameter: File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/test_mem.v Line: 97
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5bl1.tdf
    Info (12023): Found entity 1: altsyncram_5bl1 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/altsyncram_5bl1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5bl1" for hierarchy "testmem_core:u0|initmem:initmem_test_0|test_mem:u_rom|altsyncram:altsyncram_component|altsyncram_5bl1:auto_generated" File: c:/develop/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "testmem_core_sysid_qsys_0" for hierarchy "testmem_core:u0|testmem_core_sysid_qsys_0:sysid_qsys_0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/testmem_core.v Line: 43
Info (12128): Elaborating entity "uart_to_avalon_bridge" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/testmem_core.v Line: 62
Info (12128): Elaborating entity "altera_avalon_packets_to_master" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/uart_to_avalon_bridge.v Line: 117
Info (12128): Elaborating entity "packets_to_master" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_packets_to_master:inst_pk2trans|packets_to_master:p2m" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_avalon_packets_to_master.v Line: 137
Info (12128): Elaborating entity "altera_avalon_st_bytes_to_packets" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_bytes_to_packets:inst_by2pk" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/uart_to_avalon_bridge.v Line: 138
Info (12128): Elaborating entity "altera_avalon_st_packets_to_bytes" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|altera_avalon_st_packets_to_bytes:inst_pk2by" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/uart_to_avalon_bridge.v Line: 159
Info (12128): Elaborating entity "peridot_bytes_to_uart" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/uart_to_avalon_bridge.v Line: 180
Info (12128): Elaborating entity "peridot_uart_infifo" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_bytes_to_uart.v Line: 124
Info (12128): Elaborating entity "scfifo" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_uart_infifo.v Line: 79
Info (12130): Elaborated megafunction instantiation "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_uart_infifo.v Line: 79
Info (12133): Instantiated megafunction "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component" with the following parameter: File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_uart_infifo.v Line: 79
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_pk71.tdf
    Info (12023): Found entity 1: scfifo_pk71 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/scfifo_pk71.tdf Line: 25
Info (12128): Elaborating entity "scfifo_pk71" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated" File: c:/develop/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v51.tdf
    Info (12023): Found entity 1: a_dpfifo_3v51 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/a_dpfifo_3v51.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_3v51" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/scfifo_pk71.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c6d1.tdf
    Info (12023): Found entity 1: altsyncram_c6d1 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/altsyncram_c6d1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c6d1" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|altsyncram_c6d1:FIFOram" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/a_dpfifo_3v51.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_k88.tdf
    Info (12023): Found entity 1: cmpr_k88 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/cmpr_k88.tdf Line: 23
Info (12128): Elaborating entity "cmpr_k88" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|cmpr_k88:almost_full_comparer" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/a_dpfifo_3v51.tdf Line: 55
Info (12128): Elaborating entity "cmpr_k88" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|cmpr_k88:three_comparison" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/a_dpfifo_3v51.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_q2b.tdf
    Info (12023): Found entity 1: cntr_q2b File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/cntr_q2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_q2b" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|cntr_q2b:rd_ptr_msb" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/a_dpfifo_3v51.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_e47.tdf
    Info (12023): Found entity 1: cntr_e47 File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/cntr_e47.tdf Line: 26
Info (12128): Elaborating entity "cntr_e47" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|cntr_e47:usedw_counter" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/a_dpfifo_3v51.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24b.tdf
    Info (12023): Found entity 1: cntr_24b File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/cntr_24b.tdf Line: 26
Info (12128): Elaborating entity "cntr_24b" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_uart_infifo:inst_infifo|scfifo:scfifo_component|scfifo_pk71:auto_generated|a_dpfifo_3v51:dpfifo|cntr_24b:wr_ptr" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/db/a_dpfifo_3v51.tdf Line: 59
Info (12128): Elaborating entity "peridot_dummy_conf" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_bytes_to_uart.v Line: 150
Info (12128): Elaborating entity "peridot_board_eeprom" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_dummy_conf.v Line: 170
Info (12128): Elaborating entity "peridot_i2c_serial" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_dummy_conf:inst_dc|peridot_board_eeprom:inst_rom|peridot_i2c_serial:u0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_board_eeprom.v Line: 108
Info (12128): Elaborating entity "peridot_phy_rxd" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_rxd:inst_rxd" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_bytes_to_uart.v Line: 167
Warning (10230): Verilog HDL assignment warning at peridot_phy_rxd.v(92): truncated value with size 32 to match size of target (12) File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_phy_rxd.v Line: 92
Warning (10230): Verilog HDL assignment warning at peridot_phy_rxd.v(98): truncated value with size 32 to match size of target (12) File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_phy_rxd.v Line: 98
Info (12128): Elaborating entity "peridot_phy_txd" for hierarchy "testmem_core:u0|uart_to_avalon_bridge:uart_to_avalon_bridge_0|peridot_bytes_to_uart:inst_by2uart|peridot_phy_txd:inst_txd" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_bytes_to_uart.v Line: 185
Warning (10230): Verilog HDL assignment warning at peridot_phy_txd.v(84): truncated value with size 32 to match size of target (12) File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_phy_txd.v Line: 84
Warning (10230): Verilog HDL assignment warning at peridot_phy_txd.v(91): truncated value with size 32 to match size of target (12) File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_phy_txd.v Line: 91
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/testmem_core.v Line: 80
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:uart_to_avalon_bridge_0_m1_translator" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 240
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 304
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:initmem_test_0_s1_translator" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 368
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:uart_to_avalon_bridge_0_m1_agent" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 449
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 533
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 574
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_router" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router:router" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 715
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_router_default_decode" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router:router|testmem_core_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_router_001" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_001" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 731
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_router_001_default_decode" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_router_001:router_001|testmem_core_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:uart_to_avalon_bridge_0_m1_limiter" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 797
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_cmd_demux" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 820
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_cmd_mux" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 837
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_rsp_demux" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 871
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_rsp_mux" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 911
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_avalon_st_adapter" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0.v Line: 940
Info (12128): Elaborating entity "testmem_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "testmem_core:u0|testmem_core_mm_interconnect_0:mm_interconnect_0|testmem_core_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|testmem_core_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/testmem_core_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "testmem_core:u0|altera_reset_controller:rst_controller" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/testmem_core.v Line: 143
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "testmem_core:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/testmem_core/synthesis/submodules/peridot_phy_txd.v Line: 82
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OSC_OE" is stuck at VCC File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/c02_test_top.v Line: 24
Info (286030): Timing-Driven Synthesis is running
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|ufm_clk_sig" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/cerasite_loadinit.v Line: 120
    Info (17048): Logic cell "testmem_core:u0|initmem:initmem_test_0|cerasite_loadinit:u_load|clock_sig" File: C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/ip/cerasite_loadinit/cerasite_loadinit.v Line: 103
Info (144001): Generated suppressed messages file C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/output_files/c02_test_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1154 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 1108 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 917 megabytes
    Info: Processing ended: Tue Sep 20 18:20:23 2016
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:33


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/PROJECT/c87_sodalite/C-02/fpga/c02_initmem/qsf_c02_ufmtest/output_files/c02_test_top.map.smsg.


