Information: Updating design information... (UID-85)
Warning: Design 'ECE564MyDesign' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ECE564MyDesign
Version: P-2019.03-SP1
Date   : Fri Nov 29 19:56:07 2019
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: counter1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: accumulator_reg[2][34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  counter1_reg[0]/CK (DFF_X2)                           0.0000 #   0.0000 r
  counter1_reg[0]/Q (DFF_X2)                            0.6408     0.6408 f
  U20089/ZN (NAND2_X2)                                  0.5705     1.2113 r
  U37162/ZN (INV_X4)                                    0.4195     1.6308 f
  U30888/ZN (AOI22_X1)                                  0.5756     2.2063 r
  U37110/ZN (NAND4_X2)                                  0.1687     2.3750 f
  U37102/ZN (AOI22_X2)                                  0.3400     2.7150 r
  U37089/ZN (NAND4_X2)                                  0.1523     2.8673 f
  U20042/ZN (AOI22_X2)                                  0.3255     3.1927 r
  U21102/ZN (OAI221_X2)                                 0.2739     3.4666 f
  add_552/A[1] (ECE564MyDesign_DW01_add_0)              0.0000     3.4666 f
  add_552/U1_1/CO (FA_X1)                               0.6513     4.1179 f
  add_552/U1_2/CO (FA_X1)                               0.5172     4.6352 f
  add_552/U1_3/CO (FA_X1)                               0.5172     5.1524 f
  add_552/U1_4/CO (FA_X1)                               0.5172     5.6697 f
  add_552/U1_5/CO (FA_X1)                               0.5172     6.1869 f
  add_552/U1_6/CO (FA_X1)                               0.5172     6.7042 f
  add_552/U1_7/CO (FA_X1)                               0.5172     7.2214 f
  add_552/U1_8/CO (FA_X1)                               0.5172     7.7386 f
  add_552/U1_9/CO (FA_X1)                               0.5172     8.2559 f
  add_552/U1_10/CO (FA_X1)                              0.5172     8.7731 f
  add_552/U1_11/CO (FA_X1)                              0.5172     9.2904 f
  add_552/U1_12/CO (FA_X1)                              0.5172     9.8076 f
  add_552/U1_13/CO (FA_X1)                              0.5172    10.3249 f
  add_552/U1_14/CO (FA_X1)                              0.5172    10.8421 f
  add_552/U1_15/CO (FA_X1)                              0.5172    11.3594 f
  add_552/U1_16/CO (FA_X1)                              0.5172    11.8766 f
  add_552/U1_17/CO (FA_X1)                              0.5172    12.3938 f
  add_552/U1_18/CO (FA_X1)                              0.5172    12.9111 f
  add_552/U1_19/CO (FA_X1)                              0.5172    13.4283 f
  add_552/U1_20/CO (FA_X1)                              0.5172    13.9456 f
  add_552/U1_21/CO (FA_X1)                              0.5172    14.4628 f
  add_552/U1_22/CO (FA_X1)                              0.5172    14.9801 f
  add_552/U1_23/CO (FA_X1)                              0.5172    15.4973 f
  add_552/U1_24/CO (FA_X1)                              0.5172    16.0145 f
  add_552/U1_25/CO (FA_X1)                              0.5172    16.5318 f
  add_552/U1_26/CO (FA_X1)                              0.5172    17.0490 f
  add_552/U1_27/CO (FA_X1)                              0.5172    17.5663 f
  add_552/U1_28/CO (FA_X1)                              0.5172    18.0835 f
  add_552/U1_29/CO (FA_X1)                              0.5172    18.6008 f
  add_552/U1_30/CO (FA_X1)                              0.5172    19.1180 f
  add_552/U1_31/CO (FA_X1)                              0.5172    19.6353 f
  add_552/U1_32/CO (FA_X1)                              0.5172    20.1525 f
  add_552/U1_33/CO (FA_X1)                              0.5172    20.6697 f
  add_552/U1_34/S (FA_X1)                               0.7447    21.4144 r
  add_552/SUM[34] (ECE564MyDesign_DW01_add_0)           0.0000    21.4144 r
  U9593/ZN (NAND3_X2)                                   0.0924    21.5068 f
  U20044/ZN (AND2_X4)                                   0.3532    21.8600 f
  U20109/ZN (INV_X4)                                    0.6351    22.4951 r
  U21397/ZN (AOI22_X2)                                  0.2596    22.7547 f
  U37656/ZN (INV_X4)                                    0.0921    22.8468 r
  accumulator_reg[2][34]/D (DFF_X1)                     0.0000    22.8468 r
  data arrival time                                               22.8468

  clock clk (rise edge)                                23.1000    23.1000
  clock network delay (ideal)                           0.0000    23.1000
  clock uncertainty                                    -0.0500    23.0500
  accumulator_reg[2][34]/CK (DFF_X1)                    0.0000    23.0500 r
  library setup time                                   -0.1710    22.8790
  data required time                                              22.8790
  --------------------------------------------------------------------------
  data required time                                              22.8790
  data arrival time                                              -22.8468
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0322


1
