{
  "module_name": "pinctrl-meson-axg.c",
  "hash_id": "9c9f745654ace8df48073a0006fbe5e7ebc90aa948fb4e01834567a8350f3366",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/meson/pinctrl-meson-axg.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/gpio/meson-axg-gpio.h>\n#include \"pinctrl-meson.h\"\n#include \"pinctrl-meson-axg-pmx.h\"\n\nstatic const struct pinctrl_pin_desc meson_axg_periphs_pins[] = {\n\tMESON_PIN(GPIOZ_0),\n\tMESON_PIN(GPIOZ_1),\n\tMESON_PIN(GPIOZ_2),\n\tMESON_PIN(GPIOZ_3),\n\tMESON_PIN(GPIOZ_4),\n\tMESON_PIN(GPIOZ_5),\n\tMESON_PIN(GPIOZ_6),\n\tMESON_PIN(GPIOZ_7),\n\tMESON_PIN(GPIOZ_8),\n\tMESON_PIN(GPIOZ_9),\n\tMESON_PIN(GPIOZ_10),\n\tMESON_PIN(BOOT_0),\n\tMESON_PIN(BOOT_1),\n\tMESON_PIN(BOOT_2),\n\tMESON_PIN(BOOT_3),\n\tMESON_PIN(BOOT_4),\n\tMESON_PIN(BOOT_5),\n\tMESON_PIN(BOOT_6),\n\tMESON_PIN(BOOT_7),\n\tMESON_PIN(BOOT_8),\n\tMESON_PIN(BOOT_9),\n\tMESON_PIN(BOOT_10),\n\tMESON_PIN(BOOT_11),\n\tMESON_PIN(BOOT_12),\n\tMESON_PIN(BOOT_13),\n\tMESON_PIN(BOOT_14),\n\tMESON_PIN(GPIOA_0),\n\tMESON_PIN(GPIOA_1),\n\tMESON_PIN(GPIOA_2),\n\tMESON_PIN(GPIOA_3),\n\tMESON_PIN(GPIOA_4),\n\tMESON_PIN(GPIOA_5),\n\tMESON_PIN(GPIOA_6),\n\tMESON_PIN(GPIOA_7),\n\tMESON_PIN(GPIOA_8),\n\tMESON_PIN(GPIOA_9),\n\tMESON_PIN(GPIOA_10),\n\tMESON_PIN(GPIOA_11),\n\tMESON_PIN(GPIOA_12),\n\tMESON_PIN(GPIOA_13),\n\tMESON_PIN(GPIOA_14),\n\tMESON_PIN(GPIOA_15),\n\tMESON_PIN(GPIOA_16),\n\tMESON_PIN(GPIOA_17),\n\tMESON_PIN(GPIOA_18),\n\tMESON_PIN(GPIOA_19),\n\tMESON_PIN(GPIOA_20),\n\tMESON_PIN(GPIOX_0),\n\tMESON_PIN(GPIOX_1),\n\tMESON_PIN(GPIOX_2),\n\tMESON_PIN(GPIOX_3),\n\tMESON_PIN(GPIOX_4),\n\tMESON_PIN(GPIOX_5),\n\tMESON_PIN(GPIOX_6),\n\tMESON_PIN(GPIOX_7),\n\tMESON_PIN(GPIOX_8),\n\tMESON_PIN(GPIOX_9),\n\tMESON_PIN(GPIOX_10),\n\tMESON_PIN(GPIOX_11),\n\tMESON_PIN(GPIOX_12),\n\tMESON_PIN(GPIOX_13),\n\tMESON_PIN(GPIOX_14),\n\tMESON_PIN(GPIOX_15),\n\tMESON_PIN(GPIOX_16),\n\tMESON_PIN(GPIOX_17),\n\tMESON_PIN(GPIOX_18),\n\tMESON_PIN(GPIOX_19),\n\tMESON_PIN(GPIOX_20),\n\tMESON_PIN(GPIOX_21),\n\tMESON_PIN(GPIOX_22),\n\tMESON_PIN(GPIOY_0),\n\tMESON_PIN(GPIOY_1),\n\tMESON_PIN(GPIOY_2),\n\tMESON_PIN(GPIOY_3),\n\tMESON_PIN(GPIOY_4),\n\tMESON_PIN(GPIOY_5),\n\tMESON_PIN(GPIOY_6),\n\tMESON_PIN(GPIOY_7),\n\tMESON_PIN(GPIOY_8),\n\tMESON_PIN(GPIOY_9),\n\tMESON_PIN(GPIOY_10),\n\tMESON_PIN(GPIOY_11),\n\tMESON_PIN(GPIOY_12),\n\tMESON_PIN(GPIOY_13),\n\tMESON_PIN(GPIOY_14),\n\tMESON_PIN(GPIOY_15),\n};\n\nstatic const struct pinctrl_pin_desc meson_axg_aobus_pins[] = {\n\tMESON_PIN(GPIOAO_0),\n\tMESON_PIN(GPIOAO_1),\n\tMESON_PIN(GPIOAO_2),\n\tMESON_PIN(GPIOAO_3),\n\tMESON_PIN(GPIOAO_4),\n\tMESON_PIN(GPIOAO_5),\n\tMESON_PIN(GPIOAO_6),\n\tMESON_PIN(GPIOAO_7),\n\tMESON_PIN(GPIOAO_8),\n\tMESON_PIN(GPIOAO_9),\n\tMESON_PIN(GPIOAO_10),\n\tMESON_PIN(GPIOAO_11),\n\tMESON_PIN(GPIOAO_12),\n\tMESON_PIN(GPIOAO_13),\n\tMESON_PIN(GPIO_TEST_N),\n};\n\n \nstatic const unsigned int emmc_nand_d0_pins[] = {BOOT_0};\nstatic const unsigned int emmc_nand_d1_pins[] = {BOOT_1};\nstatic const unsigned int emmc_nand_d2_pins[] = {BOOT_2};\nstatic const unsigned int emmc_nand_d3_pins[] = {BOOT_3};\nstatic const unsigned int emmc_nand_d4_pins[] = {BOOT_4};\nstatic const unsigned int emmc_nand_d5_pins[] = {BOOT_5};\nstatic const unsigned int emmc_nand_d6_pins[] = {BOOT_6};\nstatic const unsigned int emmc_nand_d7_pins[] = {BOOT_7};\n\nstatic const unsigned int emmc_clk_pins[] = {BOOT_8};\nstatic const unsigned int emmc_cmd_pins[] = {BOOT_10};\nstatic const unsigned int emmc_ds_pins[]  = {BOOT_13};\n\n \nstatic const unsigned int nand_ce0_pins[] = {BOOT_8};\nstatic const unsigned int nand_ale_pins[] = {BOOT_9};\nstatic const unsigned int nand_cle_pins[] = {BOOT_10};\nstatic const unsigned int nand_wen_clk_pins[] = {BOOT_11};\nstatic const unsigned int nand_ren_wr_pins[] = {BOOT_12};\nstatic const unsigned int nand_rb0_pins[] = {BOOT_13};\n\n \nstatic const unsigned int nor_hold_pins[] = {BOOT_3};\nstatic const unsigned int nor_d_pins[] = {BOOT_4};\nstatic const unsigned int nor_q_pins[] = {BOOT_5};\nstatic const unsigned int nor_c_pins[] = {BOOT_6};\nstatic const unsigned int nor_wp_pins[] = {BOOT_9};\nstatic const unsigned int nor_cs_pins[] = {BOOT_14};\n\n \nstatic const unsigned int sdio_d0_pins[] = {GPIOX_0};\nstatic const unsigned int sdio_d1_pins[] = {GPIOX_1};\nstatic const unsigned int sdio_d2_pins[] = {GPIOX_2};\nstatic const unsigned int sdio_d3_pins[] = {GPIOX_3};\nstatic const unsigned int sdio_clk_pins[] = {GPIOX_4};\nstatic const unsigned int sdio_cmd_pins[] = {GPIOX_5};\n\n \nstatic const unsigned int spi0_clk_pins[] = {GPIOZ_0};\nstatic const unsigned int spi0_mosi_pins[] = {GPIOZ_1};\nstatic const unsigned int spi0_miso_pins[] = {GPIOZ_2};\nstatic const unsigned int spi0_ss0_pins[] = {GPIOZ_3};\nstatic const unsigned int spi0_ss1_pins[] = {GPIOZ_4};\nstatic const unsigned int spi0_ss2_pins[] = {GPIOZ_5};\n\n \nstatic const unsigned int spi1_clk_x_pins[] = {GPIOX_19};\nstatic const unsigned int spi1_mosi_x_pins[] = {GPIOX_17};\nstatic const unsigned int spi1_miso_x_pins[] = {GPIOX_18};\nstatic const unsigned int spi1_ss0_x_pins[] = {GPIOX_16};\n\nstatic const unsigned int spi1_clk_a_pins[] = {GPIOA_4};\nstatic const unsigned int spi1_mosi_a_pins[] = {GPIOA_2};\nstatic const unsigned int spi1_miso_a_pins[] = {GPIOA_3};\nstatic const unsigned int spi1_ss0_a_pins[] = {GPIOA_5};\nstatic const unsigned int spi1_ss1_pins[] = {GPIOA_6};\n\n \nstatic const unsigned int i2c0_sck_pins[] = {GPIOZ_6};\nstatic const unsigned int i2c0_sda_pins[] = {GPIOZ_7};\n\n \nstatic const unsigned int i2c1_sck_z_pins[] = {GPIOZ_8};\nstatic const unsigned int i2c1_sda_z_pins[] = {GPIOZ_9};\n\nstatic const unsigned int i2c1_sck_x_pins[] = {GPIOX_16};\nstatic const unsigned int i2c1_sda_x_pins[] = {GPIOX_17};\n\n \nstatic const unsigned int i2c2_sck_x_pins[] = {GPIOX_18};\nstatic const unsigned int i2c2_sda_x_pins[] = {GPIOX_19};\n\nstatic const unsigned int i2c2_sda_a_pins[] = {GPIOA_17};\nstatic const unsigned int i2c2_sck_a_pins[] = {GPIOA_18};\n\n \nstatic const unsigned int i2c3_sda_a6_pins[] = {GPIOA_6};\nstatic const unsigned int i2c3_sck_a7_pins[] = {GPIOA_7};\n\nstatic const unsigned int i2c3_sda_a12_pins[] = {GPIOA_12};\nstatic const unsigned int i2c3_sck_a13_pins[] = {GPIOA_13};\n\nstatic const unsigned int i2c3_sda_a19_pins[] = {GPIOA_19};\nstatic const unsigned int i2c3_sck_a20_pins[] = {GPIOA_20};\n\n \nstatic const unsigned int uart_rts_a_pins[] = {GPIOX_11};\nstatic const unsigned int uart_cts_a_pins[] = {GPIOX_10};\nstatic const unsigned int uart_tx_a_pins[] = {GPIOX_8};\nstatic const unsigned int uart_rx_a_pins[] = {GPIOX_9};\n\n \nstatic const unsigned int uart_rts_b_z_pins[] = {GPIOZ_0};\nstatic const unsigned int uart_cts_b_z_pins[] = {GPIOZ_1};\nstatic const unsigned int uart_tx_b_z_pins[] = {GPIOZ_2};\nstatic const unsigned int uart_rx_b_z_pins[] = {GPIOZ_3};\n\nstatic const unsigned int uart_rts_b_x_pins[] = {GPIOX_18};\nstatic const unsigned int uart_cts_b_x_pins[] = {GPIOX_19};\nstatic const unsigned int uart_tx_b_x_pins[] = {GPIOX_16};\nstatic const unsigned int uart_rx_b_x_pins[] = {GPIOX_17};\n\n \nstatic const unsigned int uart_ao_tx_b_z_pins[] = {GPIOZ_8};\nstatic const unsigned int uart_ao_rx_b_z_pins[] = {GPIOZ_9};\nstatic const unsigned int uart_ao_cts_b_z_pins[] = {GPIOZ_6};\nstatic const unsigned int uart_ao_rts_b_z_pins[] = {GPIOZ_7};\n\n \nstatic const unsigned int pwm_a_z_pins[] = {GPIOZ_5};\n\nstatic const unsigned int pwm_a_x18_pins[] = {GPIOX_18};\nstatic const unsigned int pwm_a_x20_pins[] = {GPIOX_20};\n\nstatic const unsigned int pwm_a_a_pins[] = {GPIOA_14};\n\n \nstatic const unsigned int pwm_b_z_pins[] = {GPIOZ_4};\n\nstatic const unsigned int pwm_b_x_pins[] = {GPIOX_19};\n\nstatic const unsigned int pwm_b_a_pins[] = {GPIOA_15};\n\n \nstatic const unsigned int pwm_c_x10_pins[] = {GPIOX_10};\nstatic const unsigned int pwm_c_x17_pins[] = {GPIOX_17};\n\nstatic const unsigned int pwm_c_a_pins[] = {GPIOA_16};\n\n \nstatic const unsigned int pwm_d_x11_pins[] = {GPIOX_11};\nstatic const unsigned int pwm_d_x16_pins[] = {GPIOX_16};\n\n \nstatic const unsigned int pwm_vs_pins[] = {GPIOA_0};\n\n \nstatic const unsigned int spdif_in_z_pins[] = {GPIOZ_4};\n\nstatic const unsigned int spdif_in_a1_pins[] = {GPIOA_1};\nstatic const unsigned int spdif_in_a7_pins[] = {GPIOA_7};\nstatic const unsigned int spdif_in_a19_pins[] = {GPIOA_19};\nstatic const unsigned int spdif_in_a20_pins[] = {GPIOA_20};\n\n \nstatic const unsigned int spdif_out_z_pins[] = {GPIOZ_5};\n\nstatic const unsigned int spdif_out_a1_pins[] = {GPIOA_1};\nstatic const unsigned int spdif_out_a11_pins[] = {GPIOA_11};\nstatic const unsigned int spdif_out_a19_pins[] = {GPIOA_19};\nstatic const unsigned int spdif_out_a20_pins[] = {GPIOA_20};\n\n \nstatic const unsigned int jtag_tdo_x_pins[] = {GPIOX_0};\nstatic const unsigned int jtag_tdi_x_pins[] = {GPIOX_1};\nstatic const unsigned int jtag_clk_x_pins[] = {GPIOX_4};\nstatic const unsigned int jtag_tms_x_pins[] = {GPIOX_5};\n\n \nstatic const unsigned int eth_txd0_x_pins[] = {GPIOX_8};\nstatic const unsigned int eth_txd1_x_pins[] = {GPIOX_9};\nstatic const unsigned int eth_txen_x_pins[] = {GPIOX_10};\nstatic const unsigned int eth_rgmii_rx_clk_x_pins[] = {GPIOX_12};\nstatic const unsigned int eth_rxd0_x_pins[] = {GPIOX_13};\nstatic const unsigned int eth_rxd1_x_pins[] = {GPIOX_14};\nstatic const unsigned int eth_rx_dv_x_pins[] = {GPIOX_15};\nstatic const unsigned int eth_mdio_x_pins[] = {GPIOX_21};\nstatic const unsigned int eth_mdc_x_pins[] = {GPIOX_22};\n\nstatic const unsigned int eth_txd0_y_pins[] = {GPIOY_10};\nstatic const unsigned int eth_txd1_y_pins[] = {GPIOY_11};\nstatic const unsigned int eth_txen_y_pins[] = {GPIOY_9};\nstatic const unsigned int eth_rgmii_rx_clk_y_pins[] = {GPIOY_2};\nstatic const unsigned int eth_rxd0_y_pins[] = {GPIOY_4};\nstatic const unsigned int eth_rxd1_y_pins[] = {GPIOY_5};\nstatic const unsigned int eth_rx_dv_y_pins[] = {GPIOY_3};\nstatic const unsigned int eth_mdio_y_pins[] = {GPIOY_0};\nstatic const unsigned int eth_mdc_y_pins[] = {GPIOY_1};\n\nstatic const unsigned int eth_rxd2_rgmii_pins[] = {GPIOY_6};\nstatic const unsigned int eth_rxd3_rgmii_pins[] = {GPIOY_7};\nstatic const unsigned int eth_rgmii_tx_clk_pins[] = {GPIOY_8};\nstatic const unsigned int eth_txd2_rgmii_pins[] = {GPIOY_12};\nstatic const unsigned int eth_txd3_rgmii_pins[] = {GPIOY_13};\n\n \nstatic const unsigned int pdm_dclk_a14_pins[] = {GPIOA_14};\nstatic const unsigned int pdm_dclk_a19_pins[] = {GPIOA_19};\nstatic const unsigned int pdm_din0_pins[] = {GPIOA_15};\nstatic const unsigned int pdm_din1_pins[] = {GPIOA_16};\nstatic const unsigned int pdm_din2_pins[] = {GPIOA_17};\nstatic const unsigned int pdm_din3_pins[] = {GPIOA_18};\n\n \nstatic const unsigned int mclk_c_pins[] = {GPIOA_0};\nstatic const unsigned int mclk_b_pins[] = {GPIOA_1};\n\n \nstatic const unsigned int tdma_sclk_pins[] = {GPIOX_12};\nstatic const unsigned int tdma_sclk_slv_pins[] = {GPIOX_12};\nstatic const unsigned int tdma_fs_pins[] = {GPIOX_13};\nstatic const unsigned int tdma_fs_slv_pins[] = {GPIOX_13};\nstatic const unsigned int tdma_din0_pins[] = {GPIOX_14};\nstatic const unsigned int tdma_dout0_x14_pins[] = {GPIOX_14};\nstatic const unsigned int tdma_dout0_x15_pins[] = {GPIOX_15};\nstatic const unsigned int tdma_dout1_pins[] = {GPIOX_15};\nstatic const unsigned int tdma_din1_pins[] = {GPIOX_15};\n\nstatic const unsigned int tdmc_sclk_pins[] = {GPIOA_2};\nstatic const unsigned int tdmc_sclk_slv_pins[] = {GPIOA_2};\nstatic const unsigned int tdmc_fs_pins[] = {GPIOA_3};\nstatic const unsigned int tdmc_fs_slv_pins[] = {GPIOA_3};\nstatic const unsigned int tdmc_din0_pins[] = {GPIOA_4};\nstatic const unsigned int tdmc_dout0_pins[] = {GPIOA_4};\nstatic const unsigned int tdmc_din1_pins[] = {GPIOA_5};\nstatic const unsigned int tdmc_dout1_pins[] = {GPIOA_5};\nstatic const unsigned int tdmc_din2_pins[] = {GPIOA_6};\nstatic const unsigned int tdmc_dout2_pins[] = {GPIOA_6};\nstatic const unsigned int tdmc_din3_pins[] = {GPIOA_7};\nstatic const unsigned int tdmc_dout3_pins[] = {GPIOA_7};\n\nstatic const unsigned int tdmb_sclk_pins[] = {GPIOA_8};\nstatic const unsigned int tdmb_sclk_slv_pins[] = {GPIOA_8};\nstatic const unsigned int tdmb_fs_pins[] = {GPIOA_9};\nstatic const unsigned int tdmb_fs_slv_pins[] = {GPIOA_9};\nstatic const unsigned int tdmb_din0_pins[] = {GPIOA_10};\nstatic const unsigned int tdmb_dout0_pins[] = {GPIOA_10};\nstatic const unsigned int tdmb_din1_pins[] = {GPIOA_11};\nstatic const unsigned int tdmb_dout1_pins[] = {GPIOA_11};\nstatic const unsigned int tdmb_din2_pins[] = {GPIOA_12};\nstatic const unsigned int tdmb_dout2_pins[] = {GPIOA_12};\nstatic const unsigned int tdmb_din3_pins[] = {GPIOA_13};\nstatic const unsigned int tdmb_dout3_pins[] = {GPIOA_13};\n\nstatic struct meson_pmx_group meson_axg_periphs_groups[] = {\n\tGPIO_GROUP(GPIOZ_0),\n\tGPIO_GROUP(GPIOZ_1),\n\tGPIO_GROUP(GPIOZ_2),\n\tGPIO_GROUP(GPIOZ_3),\n\tGPIO_GROUP(GPIOZ_4),\n\tGPIO_GROUP(GPIOZ_5),\n\tGPIO_GROUP(GPIOZ_6),\n\tGPIO_GROUP(GPIOZ_7),\n\tGPIO_GROUP(GPIOZ_8),\n\tGPIO_GROUP(GPIOZ_9),\n\tGPIO_GROUP(GPIOZ_10),\n\n\tGPIO_GROUP(BOOT_0),\n\tGPIO_GROUP(BOOT_1),\n\tGPIO_GROUP(BOOT_2),\n\tGPIO_GROUP(BOOT_3),\n\tGPIO_GROUP(BOOT_4),\n\tGPIO_GROUP(BOOT_5),\n\tGPIO_GROUP(BOOT_6),\n\tGPIO_GROUP(BOOT_7),\n\tGPIO_GROUP(BOOT_8),\n\tGPIO_GROUP(BOOT_9),\n\tGPIO_GROUP(BOOT_10),\n\tGPIO_GROUP(BOOT_11),\n\tGPIO_GROUP(BOOT_12),\n\tGPIO_GROUP(BOOT_13),\n\tGPIO_GROUP(BOOT_14),\n\n\tGPIO_GROUP(GPIOA_0),\n\tGPIO_GROUP(GPIOA_1),\n\tGPIO_GROUP(GPIOA_2),\n\tGPIO_GROUP(GPIOA_3),\n\tGPIO_GROUP(GPIOA_4),\n\tGPIO_GROUP(GPIOA_5),\n\tGPIO_GROUP(GPIOA_6),\n\tGPIO_GROUP(GPIOA_7),\n\tGPIO_GROUP(GPIOA_8),\n\tGPIO_GROUP(GPIOA_9),\n\tGPIO_GROUP(GPIOA_10),\n\tGPIO_GROUP(GPIOA_11),\n\tGPIO_GROUP(GPIOA_12),\n\tGPIO_GROUP(GPIOA_13),\n\tGPIO_GROUP(GPIOA_14),\n\tGPIO_GROUP(GPIOA_15),\n\tGPIO_GROUP(GPIOA_16),\n\tGPIO_GROUP(GPIOA_17),\n\tGPIO_GROUP(GPIOA_18),\n\tGPIO_GROUP(GPIOA_19),\n\tGPIO_GROUP(GPIOA_20),\n\n\tGPIO_GROUP(GPIOX_0),\n\tGPIO_GROUP(GPIOX_1),\n\tGPIO_GROUP(GPIOX_2),\n\tGPIO_GROUP(GPIOX_3),\n\tGPIO_GROUP(GPIOX_4),\n\tGPIO_GROUP(GPIOX_5),\n\tGPIO_GROUP(GPIOX_6),\n\tGPIO_GROUP(GPIOX_7),\n\tGPIO_GROUP(GPIOX_8),\n\tGPIO_GROUP(GPIOX_9),\n\tGPIO_GROUP(GPIOX_10),\n\tGPIO_GROUP(GPIOX_11),\n\tGPIO_GROUP(GPIOX_12),\n\tGPIO_GROUP(GPIOX_13),\n\tGPIO_GROUP(GPIOX_14),\n\tGPIO_GROUP(GPIOX_15),\n\tGPIO_GROUP(GPIOX_16),\n\tGPIO_GROUP(GPIOX_17),\n\tGPIO_GROUP(GPIOX_18),\n\tGPIO_GROUP(GPIOX_19),\n\tGPIO_GROUP(GPIOX_20),\n\tGPIO_GROUP(GPIOX_21),\n\tGPIO_GROUP(GPIOX_22),\n\n\tGPIO_GROUP(GPIOY_0),\n\tGPIO_GROUP(GPIOY_1),\n\tGPIO_GROUP(GPIOY_2),\n\tGPIO_GROUP(GPIOY_3),\n\tGPIO_GROUP(GPIOY_4),\n\tGPIO_GROUP(GPIOY_5),\n\tGPIO_GROUP(GPIOY_6),\n\tGPIO_GROUP(GPIOY_7),\n\tGPIO_GROUP(GPIOY_8),\n\tGPIO_GROUP(GPIOY_9),\n\tGPIO_GROUP(GPIOY_10),\n\tGPIO_GROUP(GPIOY_11),\n\tGPIO_GROUP(GPIOY_12),\n\tGPIO_GROUP(GPIOY_13),\n\tGPIO_GROUP(GPIOY_14),\n\tGPIO_GROUP(GPIOY_15),\n\n\t \n\tGROUP(emmc_nand_d0, 1),\n\tGROUP(emmc_nand_d1, 1),\n\tGROUP(emmc_nand_d2, 1),\n\tGROUP(emmc_nand_d3, 1),\n\tGROUP(emmc_nand_d4, 1),\n\tGROUP(emmc_nand_d5, 1),\n\tGROUP(emmc_nand_d6, 1),\n\tGROUP(emmc_nand_d7, 1),\n\tGROUP(emmc_clk, 1),\n\tGROUP(emmc_cmd, 1),\n\tGROUP(emmc_ds, 1),\n\tGROUP(nand_ce0, 2),\n\tGROUP(nand_ale, 2),\n\tGROUP(nand_cle, 2),\n\tGROUP(nand_wen_clk, 2),\n\tGROUP(nand_ren_wr, 2),\n\tGROUP(nand_rb0, 2),\n\tGROUP(nor_hold, 3),\n\tGROUP(nor_d, 3),\n\tGROUP(nor_q, 3),\n\tGROUP(nor_c, 3),\n\tGROUP(nor_wp, 3),\n\tGROUP(nor_cs, 3),\n\n\t \n\tGROUP(spi0_clk, 1),\n\tGROUP(spi0_mosi, 1),\n\tGROUP(spi0_miso, 1),\n\tGROUP(spi0_ss0, 1),\n\tGROUP(spi0_ss1, 1),\n\tGROUP(spi0_ss2, 1),\n\tGROUP(i2c0_sck, 1),\n\tGROUP(i2c0_sda, 1),\n\tGROUP(i2c1_sck_z, 1),\n\tGROUP(i2c1_sda_z, 1),\n\tGROUP(uart_rts_b_z, 2),\n\tGROUP(uart_cts_b_z, 2),\n\tGROUP(uart_tx_b_z, 2),\n\tGROUP(uart_rx_b_z, 2),\n\tGROUP(pwm_a_z, 2),\n\tGROUP(pwm_b_z, 2),\n\tGROUP(spdif_in_z, 3),\n\tGROUP(spdif_out_z, 3),\n\tGROUP(uart_ao_tx_b_z, 2),\n\tGROUP(uart_ao_rx_b_z, 2),\n\tGROUP(uart_ao_cts_b_z, 2),\n\tGROUP(uart_ao_rts_b_z, 2),\n\n\t \n\tGROUP(sdio_d0, 1),\n\tGROUP(sdio_d1, 1),\n\tGROUP(sdio_d2, 1),\n\tGROUP(sdio_d3, 1),\n\tGROUP(sdio_clk, 1),\n\tGROUP(sdio_cmd, 1),\n\tGROUP(i2c1_sck_x, 1),\n\tGROUP(i2c1_sda_x, 1),\n\tGROUP(i2c2_sck_x, 1),\n\tGROUP(i2c2_sda_x, 1),\n\tGROUP(uart_rts_a, 1),\n\tGROUP(uart_cts_a, 1),\n\tGROUP(uart_tx_a, 1),\n\tGROUP(uart_rx_a, 1),\n\tGROUP(uart_rts_b_x, 2),\n\tGROUP(uart_cts_b_x, 2),\n\tGROUP(uart_tx_b_x, 2),\n\tGROUP(uart_rx_b_x, 2),\n\tGROUP(jtag_tdo_x, 2),\n\tGROUP(jtag_tdi_x, 2),\n\tGROUP(jtag_clk_x, 2),\n\tGROUP(jtag_tms_x, 2),\n\tGROUP(spi1_clk_x, 4),\n\tGROUP(spi1_mosi_x, 4),\n\tGROUP(spi1_miso_x, 4),\n\tGROUP(spi1_ss0_x, 4),\n\tGROUP(pwm_a_x18, 3),\n\tGROUP(pwm_a_x20, 1),\n\tGROUP(pwm_b_x, 3),\n\tGROUP(pwm_c_x10, 3),\n\tGROUP(pwm_c_x17, 3),\n\tGROUP(pwm_d_x11, 3),\n\tGROUP(pwm_d_x16, 3),\n\tGROUP(eth_txd0_x, 4),\n\tGROUP(eth_txd1_x, 4),\n\tGROUP(eth_txen_x, 4),\n\tGROUP(eth_rgmii_rx_clk_x, 4),\n\tGROUP(eth_rxd0_x, 4),\n\tGROUP(eth_rxd1_x, 4),\n\tGROUP(eth_rx_dv_x, 4),\n\tGROUP(eth_mdio_x, 4),\n\tGROUP(eth_mdc_x, 4),\n\tGROUP(tdma_sclk, 1),\n\tGROUP(tdma_sclk_slv, 2),\n\tGROUP(tdma_fs, 1),\n\tGROUP(tdma_fs_slv, 2),\n\tGROUP(tdma_din0, 1),\n\tGROUP(tdma_dout0_x14, 2),\n\tGROUP(tdma_dout0_x15, 1),\n\tGROUP(tdma_dout1, 2),\n\tGROUP(tdma_din1, 3),\n\n\t \n\tGROUP(eth_txd0_y, 1),\n\tGROUP(eth_txd1_y, 1),\n\tGROUP(eth_txen_y, 1),\n\tGROUP(eth_rgmii_rx_clk_y, 1),\n\tGROUP(eth_rxd0_y, 1),\n\tGROUP(eth_rxd1_y, 1),\n\tGROUP(eth_rx_dv_y, 1),\n\tGROUP(eth_mdio_y, 1),\n\tGROUP(eth_mdc_y, 1),\n\tGROUP(eth_rxd2_rgmii, 1),\n\tGROUP(eth_rxd3_rgmii, 1),\n\tGROUP(eth_rgmii_tx_clk, 1),\n\tGROUP(eth_txd2_rgmii, 1),\n\tGROUP(eth_txd3_rgmii, 1),\n\n\t \n\tGROUP(spdif_out_a1, 4),\n\tGROUP(spdif_out_a11, 3),\n\tGROUP(spdif_out_a19, 2),\n\tGROUP(spdif_out_a20, 1),\n\tGROUP(spdif_in_a1, 3),\n\tGROUP(spdif_in_a7, 3),\n\tGROUP(spdif_in_a19, 1),\n\tGROUP(spdif_in_a20, 2),\n\tGROUP(spi1_clk_a, 3),\n\tGROUP(spi1_mosi_a, 3),\n\tGROUP(spi1_miso_a, 3),\n\tGROUP(spi1_ss0_a, 3),\n\tGROUP(spi1_ss1, 3),\n\tGROUP(pwm_a_a, 3),\n\tGROUP(pwm_b_a, 3),\n\tGROUP(pwm_c_a, 3),\n\tGROUP(pwm_vs, 2),\n\tGROUP(i2c2_sda_a, 3),\n\tGROUP(i2c2_sck_a, 3),\n\tGROUP(i2c3_sda_a6, 4),\n\tGROUP(i2c3_sck_a7, 4),\n\tGROUP(i2c3_sda_a12, 4),\n\tGROUP(i2c3_sck_a13, 4),\n\tGROUP(i2c3_sda_a19, 4),\n\tGROUP(i2c3_sck_a20, 4),\n\tGROUP(pdm_dclk_a14, 1),\n\tGROUP(pdm_dclk_a19, 3),\n\tGROUP(pdm_din0, 1),\n\tGROUP(pdm_din1, 1),\n\tGROUP(pdm_din2, 1),\n\tGROUP(pdm_din3, 1),\n\tGROUP(mclk_c, 1),\n\tGROUP(mclk_b, 1),\n\tGROUP(tdmc_sclk, 1),\n\tGROUP(tdmc_sclk_slv, 2),\n\tGROUP(tdmc_fs, 1),\n\tGROUP(tdmc_fs_slv, 2),\n\tGROUP(tdmc_din0, 2),\n\tGROUP(tdmc_dout0, 1),\n\tGROUP(tdmc_din1, 2),\n\tGROUP(tdmc_dout1, 1),\n\tGROUP(tdmc_din2, 2),\n\tGROUP(tdmc_dout2, 1),\n\tGROUP(tdmc_din3, 2),\n\tGROUP(tdmc_dout3, 1),\n\tGROUP(tdmb_sclk, 1),\n\tGROUP(tdmb_sclk_slv, 2),\n\tGROUP(tdmb_fs, 1),\n\tGROUP(tdmb_fs_slv, 2),\n\tGROUP(tdmb_din0, 2),\n\tGROUP(tdmb_dout0, 1),\n\tGROUP(tdmb_din1, 2),\n\tGROUP(tdmb_dout1, 1),\n\tGROUP(tdmb_din2, 2),\n\tGROUP(tdmb_dout2, 1),\n\tGROUP(tdmb_din3, 2),\n\tGROUP(tdmb_dout3, 1),\n};\n\n \nstatic const unsigned int uart_ao_tx_a_pins[] = {GPIOAO_0};\nstatic const unsigned int uart_ao_rx_a_pins[] = {GPIOAO_1};\nstatic const unsigned int uart_ao_cts_a_pins[] = {GPIOAO_2};\nstatic const unsigned int uart_ao_rts_a_pins[] = {GPIOAO_3};\n\n \nstatic const unsigned int uart_ao_tx_b_pins[] = {GPIOAO_4};\nstatic const unsigned int uart_ao_rx_b_pins[] = {GPIOAO_5};\nstatic const unsigned int uart_ao_cts_b_pins[] = {GPIOAO_2};\nstatic const unsigned int uart_ao_rts_b_pins[] = {GPIOAO_3};\n\n \nstatic const unsigned int i2c_ao_sck_4_pins[] = {GPIOAO_4};\nstatic const unsigned int i2c_ao_sda_5_pins[] = {GPIOAO_5};\nstatic const unsigned int i2c_ao_sck_8_pins[] = {GPIOAO_8};\nstatic const unsigned int i2c_ao_sda_9_pins[] = {GPIOAO_9};\nstatic const unsigned int i2c_ao_sck_10_pins[] = {GPIOAO_10};\nstatic const unsigned int i2c_ao_sda_11_pins[] = {GPIOAO_11};\n\n \nstatic const unsigned int i2c_ao_slave_sck_pins[] = {GPIOAO_10};\nstatic const unsigned int i2c_ao_slave_sda_pins[] = {GPIOAO_11};\n\n \nstatic const unsigned int remote_input_ao_pins[] = {GPIOAO_6};\n\n \nstatic const unsigned int remote_out_ao_pins[] = {GPIOAO_7};\n\n \nstatic const unsigned int pwm_ao_a_pins[] = {GPIOAO_3};\n\n \nstatic const unsigned int pwm_ao_b_ao2_pins[] = {GPIOAO_2};\nstatic const unsigned int pwm_ao_b_ao12_pins[] = {GPIOAO_12};\n\n \nstatic const unsigned int pwm_ao_c_ao8_pins[] = {GPIOAO_8};\nstatic const unsigned int pwm_ao_c_ao13_pins[] = {GPIOAO_13};\n\n \nstatic const unsigned int pwm_ao_d_pins[] = {GPIOAO_9};\n\n \nstatic const unsigned int jtag_ao_tdi_pins[] = {GPIOAO_3};\nstatic const unsigned int jtag_ao_tdo_pins[] = {GPIOAO_4};\nstatic const unsigned int jtag_ao_clk_pins[] = {GPIOAO_5};\nstatic const unsigned int jtag_ao_tms_pins[] = {GPIOAO_7};\n\n \nstatic const unsigned int gen_clk_ee_pins[] = {GPIOAO_13};\n\nstatic struct meson_pmx_group meson_axg_aobus_groups[] = {\n\tGPIO_GROUP(GPIOAO_0),\n\tGPIO_GROUP(GPIOAO_1),\n\tGPIO_GROUP(GPIOAO_2),\n\tGPIO_GROUP(GPIOAO_3),\n\tGPIO_GROUP(GPIOAO_4),\n\tGPIO_GROUP(GPIOAO_5),\n\tGPIO_GROUP(GPIOAO_6),\n\tGPIO_GROUP(GPIOAO_7),\n\tGPIO_GROUP(GPIOAO_8),\n\tGPIO_GROUP(GPIOAO_9),\n\tGPIO_GROUP(GPIOAO_10),\n\tGPIO_GROUP(GPIOAO_11),\n\tGPIO_GROUP(GPIOAO_12),\n\tGPIO_GROUP(GPIOAO_13),\n\tGPIO_GROUP(GPIO_TEST_N),\n\n\t \n\tGROUP(uart_ao_tx_a, 1),\n\tGROUP(uart_ao_rx_a, 1),\n\tGROUP(uart_ao_cts_a, 2),\n\tGROUP(uart_ao_rts_a, 2),\n\tGROUP(uart_ao_tx_b, 1),\n\tGROUP(uart_ao_rx_b, 1),\n\tGROUP(uart_ao_cts_b, 1),\n\tGROUP(uart_ao_rts_b, 1),\n\tGROUP(i2c_ao_sck_4, 2),\n\tGROUP(i2c_ao_sda_5, 2),\n\tGROUP(i2c_ao_sck_8, 2),\n\tGROUP(i2c_ao_sda_9, 2),\n\tGROUP(i2c_ao_sck_10, 2),\n\tGROUP(i2c_ao_sda_11, 2),\n\tGROUP(i2c_ao_slave_sck, 1),\n\tGROUP(i2c_ao_slave_sda, 1),\n\tGROUP(remote_input_ao, 1),\n\tGROUP(remote_out_ao, 1),\n\tGROUP(pwm_ao_a, 3),\n\tGROUP(pwm_ao_b_ao2, 3),\n\tGROUP(pwm_ao_b_ao12, 3),\n\tGROUP(pwm_ao_c_ao8, 3),\n\tGROUP(pwm_ao_c_ao13, 3),\n\tGROUP(pwm_ao_d, 3),\n\tGROUP(jtag_ao_tdi, 4),\n\tGROUP(jtag_ao_tdo, 4),\n\tGROUP(jtag_ao_clk, 4),\n\tGROUP(jtag_ao_tms, 4),\n\tGROUP(gen_clk_ee, 4),\n};\n\nstatic const char * const gpio_periphs_groups[] = {\n\t\"GPIOZ_0\", \"GPIOZ_1\", \"GPIOZ_2\", \"GPIOZ_3\", \"GPIOZ_4\",\n\t\"GPIOZ_5\", \"GPIOZ_6\", \"GPIOZ_7\", \"GPIOZ_8\", \"GPIOZ_9\",\n\t\"GPIOZ_10\",\n\n\t\"BOOT_0\", \"BOOT_1\", \"BOOT_2\", \"BOOT_3\", \"BOOT_4\",\n\t\"BOOT_5\", \"BOOT_6\", \"BOOT_7\", \"BOOT_8\", \"BOOT_9\",\n\t\"BOOT_10\", \"BOOT_11\", \"BOOT_12\", \"BOOT_13\", \"BOOT_14\",\n\n\t\"GPIOA_0\", \"GPIOA_1\", \"GPIOA_2\", \"GPIOA_3\", \"GPIOA_4\",\n\t\"GPIOA_5\", \"GPIOA_6\", \"GPIOA_7\", \"GPIOA_8\", \"GPIOA_9\",\n\t\"GPIOA_10\", \"GPIOA_11\", \"GPIOA_12\", \"GPIOA_13\", \"GPIOA_14\",\n\t\"GPIOA_15\", \"GPIOA_16\", \"GPIOA_17\", \"GPIOA_18\", \"GPIOA_19\",\n\t\"GPIOA_20\",\n\n\t\"GPIOX_0\", \"GPIOX_1\", \"GPIOX_2\", \"GPIOX_3\", \"GPIOX_4\",\n\t\"GPIOX_5\", \"GPIOX_6\", \"GPIOX_7\", \"GPIOX_8\", \"GPIOX_9\",\n\t\"GPIOX_10\", \"GPIOX_11\", \"GPIOX_12\", \"GPIOX_13\", \"GPIOX_14\",\n\t\"GPIOX_15\", \"GPIOX_16\", \"GPIOX_17\", \"GPIOX_18\", \"GPIOX_19\",\n\t\"GPIOX_20\", \"GPIOX_21\", \"GPIOX_22\",\n\n\t\"GPIOY_0\", \"GPIOY_1\", \"GPIOY_2\", \"GPIOY_3\", \"GPIOY_4\",\n\t\"GPIOY_5\", \"GPIOY_6\", \"GPIOY_7\", \"GPIOY_8\", \"GPIOY_9\",\n\t\"GPIOY_10\", \"GPIOY_11\", \"GPIOY_12\", \"GPIOY_13\", \"GPIOY_14\",\n\t\"GPIOY_15\",\n};\n\nstatic const char * const emmc_groups[] = {\n\t\"emmc_nand_d0\", \"emmc_nand_d1\", \"emmc_nand_d2\",\n\t\"emmc_nand_d3\", \"emmc_nand_d4\", \"emmc_nand_d5\",\n\t\"emmc_nand_d6\", \"emmc_nand_d7\",\n\t\"emmc_clk\", \"emmc_cmd\", \"emmc_ds\",\n};\n\nstatic const char * const nand_groups[] = {\n\t\"emmc_nand_d0\", \"emmc_nand_d1\", \"emmc_nand_d2\",\n\t\"emmc_nand_d3\", \"emmc_nand_d4\", \"emmc_nand_d5\",\n\t\"emmc_nand_d6\", \"emmc_nand_d7\",\n\t\"nand_ce0\", \"nand_ale\", \"nand_cle\",\n\t\"nand_wen_clk\", \"nand_ren_wr\", \"nand_rb0\",\n};\n\nstatic const char * const nor_groups[] = {\n\t\"nor_d\", \"nor_q\", \"nor_c\", \"nor_cs\",\n\t\"nor_hold\", \"nor_wp\",\n};\n\nstatic const char * const sdio_groups[] = {\n\t\"sdio_d0\", \"sdio_d1\", \"sdio_d2\", \"sdio_d3\",\n\t\"sdio_cmd\", \"sdio_clk\",\n};\n\nstatic const char * const spi0_groups[] = {\n\t\"spi0_clk\", \"spi0_mosi\", \"spi0_miso\", \"spi0_ss0\",\n\t\"spi0_ss1\", \"spi0_ss2\"\n};\n\nstatic const char * const spi1_groups[] = {\n\t\"spi1_clk_x\", \"spi1_mosi_x\", \"spi1_miso_x\", \"spi1_ss0_x\",\n\t\"spi1_clk_a\", \"spi1_mosi_a\", \"spi1_miso_a\", \"spi1_ss0_a\",\n\t\"spi1_ss1\"\n};\n\nstatic const char * const uart_a_groups[] = {\n\t\"uart_tx_a\", \"uart_rx_a\", \"uart_cts_a\", \"uart_rts_a\",\n};\n\nstatic const char * const uart_b_groups[] = {\n\t\"uart_tx_b_z\", \"uart_rx_b_z\", \"uart_cts_b_z\", \"uart_rts_b_z\",\n\t\"uart_tx_b_x\", \"uart_rx_b_x\", \"uart_cts_b_x\", \"uart_rts_b_x\",\n};\n\nstatic const char * const uart_ao_b_z_groups[] = {\n\t\"uart_ao_tx_b_z\", \"uart_ao_rx_b_z\",\n\t\"uart_ao_cts_b_z\", \"uart_ao_rts_b_z\",\n};\n\nstatic const char * const i2c0_groups[] = {\n\t\"i2c0_sck\", \"i2c0_sda\",\n};\n\nstatic const char * const i2c1_groups[] = {\n\t\"i2c1_sck_z\", \"i2c1_sda_z\",\n\t\"i2c1_sck_x\", \"i2c1_sda_x\",\n};\n\nstatic const char * const i2c2_groups[] = {\n\t\"i2c2_sck_x\", \"i2c2_sda_x\",\n\t\"i2c2_sda_a\", \"i2c2_sck_a\",\n};\n\nstatic const char * const i2c3_groups[] = {\n\t\"i2c3_sda_a6\", \"i2c3_sck_a7\",\n\t\"i2c3_sda_a12\", \"i2c3_sck_a13\",\n\t\"i2c3_sda_a19\", \"i2c3_sck_a20\",\n};\n\nstatic const char * const eth_groups[] = {\n\t\"eth_rxd2_rgmii\", \"eth_rxd3_rgmii\", \"eth_rgmii_tx_clk\",\n\t\"eth_txd2_rgmii\", \"eth_txd3_rgmii\",\n\t\"eth_txd0_x\", \"eth_txd1_x\", \"eth_txen_x\", \"eth_rgmii_rx_clk_x\",\n\t\"eth_rxd0_x\", \"eth_rxd1_x\", \"eth_rx_dv_x\", \"eth_mdio_x\",\n\t\"eth_mdc_x\",\n\t\"eth_txd0_y\", \"eth_txd1_y\", \"eth_txen_y\", \"eth_rgmii_rx_clk_y\",\n\t\"eth_rxd0_y\", \"eth_rxd1_y\", \"eth_rx_dv_y\", \"eth_mdio_y\",\n\t\"eth_mdc_y\",\n};\n\nstatic const char * const pwm_a_groups[] = {\n\t\"pwm_a_z\", \"pwm_a_x18\", \"pwm_a_x20\", \"pwm_a_a\",\n};\n\nstatic const char * const pwm_b_groups[] = {\n\t\"pwm_b_z\", \"pwm_b_x\", \"pwm_b_a\",\n};\n\nstatic const char * const pwm_c_groups[] = {\n\t\"pwm_c_x10\", \"pwm_c_x17\", \"pwm_c_a\",\n};\n\nstatic const char * const pwm_d_groups[] = {\n\t\"pwm_d_x11\", \"pwm_d_x16\",\n};\n\nstatic const char * const pwm_vs_groups[] = {\n\t\"pwm_vs\",\n};\n\nstatic const char * const spdif_out_groups[] = {\n\t\"spdif_out_z\", \"spdif_out_a1\", \"spdif_out_a11\",\n\t\"spdif_out_a19\", \"spdif_out_a20\",\n};\n\nstatic const char * const spdif_in_groups[] = {\n\t\"spdif_in_z\", \"spdif_in_a1\", \"spdif_in_a7\",\n\t\"spdif_in_a19\", \"spdif_in_a20\",\n};\n\nstatic const char * const jtag_ee_groups[] = {\n\t\"jtag_tdo_x\", \"jtag_tdi_x\", \"jtag_clk_x\",\n\t\"jtag_tms_x\",\n};\n\nstatic const char * const pdm_groups[] = {\n\t\"pdm_din0\", \"pdm_din1\", \"pdm_din2\", \"pdm_din3\",\n\t\"pdm_dclk_a14\", \"pdm_dclk_a19\",\n};\n\nstatic const char * const gpio_aobus_groups[] = {\n\t\"GPIOAO_0\", \"GPIOAO_1\", \"GPIOAO_2\", \"GPIOAO_3\", \"GPIOAO_4\",\n\t\"GPIOAO_5\", \"GPIOAO_6\", \"GPIOAO_7\", \"GPIOAO_8\", \"GPIOAO_9\",\n\t\"GPIOAO_10\", \"GPIOAO_11\", \"GPIOAO_12\", \"GPIOAO_13\",\n\t\"GPIO_TEST_N\",\n};\n\nstatic const char * const uart_ao_a_groups[] = {\n\t\"uart_ao_tx_a\", \"uart_ao_rx_a\", \"uart_ao_cts_a\", \"uart_ao_rts_a\",\n};\n\nstatic const char * const uart_ao_b_groups[] = {\n\t\"uart_ao_tx_b\", \"uart_ao_rx_b\", \"uart_ao_cts_b\", \"uart_ao_rts_b\",\n};\n\nstatic const char * const i2c_ao_groups[] = {\n\t\"i2c_ao_sck_4\", \"i2c_ao_sda_5\",\n\t\"i2c_ao_sck_8\", \"i2c_ao_sda_9\",\n\t\"i2c_ao_sck_10\", \"i2c_ao_sda_11\",\n};\n\nstatic const char * const i2c_ao_slave_groups[] = {\n\t\"i2c_ao_slave_sck\", \"i2c_ao_slave_sda\",\n};\n\nstatic const char * const remote_input_ao_groups[] = {\n\t\"remote_input_ao\",\n};\n\nstatic const char * const remote_out_ao_groups[] = {\n\t\"remote_out_ao\",\n};\n\nstatic const char * const pwm_ao_a_groups[] = {\n\t\"pwm_ao_a\",\n};\n\nstatic const char * const pwm_ao_b_groups[] = {\n\t\"pwm_ao_b_ao2\", \"pwm_ao_b_ao12\",\n};\n\nstatic const char * const pwm_ao_c_groups[] = {\n\t\"pwm_ao_c_ao8\", \"pwm_ao_c_ao13\",\n};\n\nstatic const char * const pwm_ao_d_groups[] = {\n\t\"pwm_ao_d\",\n};\n\nstatic const char * const jtag_ao_groups[] = {\n\t\"jtag_ao_tdi\", \"jtag_ao_tdo\", \"jtag_ao_clk\", \"jtag_ao_tms\",\n};\n\nstatic const char * const mclk_c_groups[] = {\n\t\"mclk_c\",\n};\n\nstatic const char * const mclk_b_groups[] = {\n\t\"mclk_b\",\n};\n\nstatic const char * const tdma_groups[] = {\n\t\"tdma_sclk\", \"tdma_sclk_slv\", \"tdma_fs\", \"tdma_fs_slv\",\n\t\"tdma_din0\", \"tdma_dout0_x14\", \"tdma_dout0_x15\", \"tdma_dout1\",\n\t\"tdma_din1\",\n};\n\nstatic const char * const tdmc_groups[] = {\n\t\"tdmc_sclk\", \"tdmc_sclk_slv\", \"tdmc_fs\", \"tdmc_fs_slv\",\n\t\"tdmc_din0\", \"tdmc_dout0\", \"tdmc_din1\",\t\"tdmc_dout1\",\n\t\"tdmc_din2\", \"tdmc_dout2\", \"tdmc_din3\",\t\"tdmc_dout3\",\n};\n\nstatic const char * const tdmb_groups[] = {\n\t\"tdmb_sclk\", \"tdmb_sclk_slv\", \"tdmb_fs\", \"tdmb_fs_slv\",\n\t\"tdmb_din0\", \"tdmb_dout0\", \"tdmb_din1\",\t\"tdmb_dout1\",\n\t\"tdmb_din2\", \"tdmb_dout2\", \"tdmb_din3\",\t\"tdmb_dout3\",\n};\n\nstatic const char * const gen_clk_ee_groups[] = {\n\t\"gen_clk_ee\",\n};\n\nstatic struct meson_pmx_func meson_axg_periphs_functions[] = {\n\tFUNCTION(gpio_periphs),\n\tFUNCTION(emmc),\n\tFUNCTION(nor),\n\tFUNCTION(spi0),\n\tFUNCTION(spi1),\n\tFUNCTION(sdio),\n\tFUNCTION(nand),\n\tFUNCTION(uart_a),\n\tFUNCTION(uart_b),\n\tFUNCTION(uart_ao_b_z),\n\tFUNCTION(i2c0),\n\tFUNCTION(i2c1),\n\tFUNCTION(i2c2),\n\tFUNCTION(i2c3),\n\tFUNCTION(eth),\n\tFUNCTION(pwm_a),\n\tFUNCTION(pwm_b),\n\tFUNCTION(pwm_c),\n\tFUNCTION(pwm_d),\n\tFUNCTION(pwm_vs),\n\tFUNCTION(spdif_out),\n\tFUNCTION(spdif_in),\n\tFUNCTION(jtag_ee),\n\tFUNCTION(pdm),\n\tFUNCTION(mclk_b),\n\tFUNCTION(mclk_c),\n\tFUNCTION(tdma),\n\tFUNCTION(tdmb),\n\tFUNCTION(tdmc),\n};\n\nstatic struct meson_pmx_func meson_axg_aobus_functions[] = {\n\tFUNCTION(gpio_aobus),\n\tFUNCTION(uart_ao_a),\n\tFUNCTION(uart_ao_b),\n\tFUNCTION(i2c_ao),\n\tFUNCTION(i2c_ao_slave),\n\tFUNCTION(remote_input_ao),\n\tFUNCTION(remote_out_ao),\n\tFUNCTION(pwm_ao_a),\n\tFUNCTION(pwm_ao_b),\n\tFUNCTION(pwm_ao_c),\n\tFUNCTION(pwm_ao_d),\n\tFUNCTION(jtag_ao),\n\tFUNCTION(gen_clk_ee),\n};\n\nstatic struct meson_bank meson_axg_periphs_banks[] = {\n\t \n\tBANK(\"Z\",    GPIOZ_0,\tGPIOZ_10, 14,  24, 3,  0,  3,  0,  9,  0,  10, 0,  11, 0),\n\tBANK(\"BOOT\", BOOT_0,\tBOOT_14,  25,  39, 4,  0,  4,  0,  12, 0,  13, 0,  14, 0),\n\tBANK(\"A\",    GPIOA_0,\tGPIOA_20, 40,  60, 0,  0,  0,  0,  0,  0,  1,  0,  2,  0),\n\tBANK(\"X\",    GPIOX_0,\tGPIOX_22, 61,  83, 2,  0,  2,  0,  6,  0,  7,  0,  8,  0),\n\tBANK(\"Y\", \t GPIOY_0,\tGPIOY_15, 84,  99, 1,  0,  1,  0,  3,  0,  4,  0,  5,  0),\n};\n\nstatic struct meson_bank meson_axg_aobus_banks[] = {\n\t \n\tBANK(\"AO\",   GPIOAO_0,  GPIOAO_13, 0, 13, 0,  16,  0, 0,  0,  0,  0, 16,  1,  0),\n};\n\nstatic struct meson_pmx_bank meson_axg_periphs_pmx_banks[] = {\n\t \n\tBANK_PMX(\"Z\",\t GPIOZ_0, GPIOZ_10, 0x2, 0),\n\tBANK_PMX(\"BOOT\", BOOT_0,  BOOT_14,  0x0, 0),\n\tBANK_PMX(\"A\",\t GPIOA_0, GPIOA_20, 0xb, 0),\n\tBANK_PMX(\"X\",\t GPIOX_0, GPIOX_22, 0x4, 0),\n\tBANK_PMX(\"Y\",\t GPIOY_0, GPIOY_15, 0x8, 0),\n};\n\nstatic struct meson_axg_pmx_data meson_axg_periphs_pmx_banks_data = {\n\t.pmx_banks\t= meson_axg_periphs_pmx_banks,\n\t.num_pmx_banks = ARRAY_SIZE(meson_axg_periphs_pmx_banks),\n};\n\nstatic struct meson_pmx_bank meson_axg_aobus_pmx_banks[] = {\n\tBANK_PMX(\"AO\", GPIOAO_0, GPIOAO_13, 0x0, 0),\n};\n\nstatic struct meson_axg_pmx_data meson_axg_aobus_pmx_banks_data = {\n\t.pmx_banks\t= meson_axg_aobus_pmx_banks,\n\t.num_pmx_banks = ARRAY_SIZE(meson_axg_aobus_pmx_banks),\n};\n\nstatic struct meson_pinctrl_data meson_axg_periphs_pinctrl_data = {\n\t.name\t\t= \"periphs-banks\",\n\t.pins\t\t= meson_axg_periphs_pins,\n\t.groups\t\t= meson_axg_periphs_groups,\n\t.funcs\t\t= meson_axg_periphs_functions,\n\t.banks\t\t= meson_axg_periphs_banks,\n\t.num_pins\t= ARRAY_SIZE(meson_axg_periphs_pins),\n\t.num_groups\t= ARRAY_SIZE(meson_axg_periphs_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson_axg_periphs_functions),\n\t.num_banks\t= ARRAY_SIZE(meson_axg_periphs_banks),\n\t.pmx_ops\t= &meson_axg_pmx_ops,\n\t.pmx_data\t= &meson_axg_periphs_pmx_banks_data,\n};\n\nstatic struct meson_pinctrl_data meson_axg_aobus_pinctrl_data = {\n\t.name\t\t= \"aobus-banks\",\n\t.pins\t\t= meson_axg_aobus_pins,\n\t.groups\t\t= meson_axg_aobus_groups,\n\t.funcs\t\t= meson_axg_aobus_functions,\n\t.banks\t\t= meson_axg_aobus_banks,\n\t.num_pins\t= ARRAY_SIZE(meson_axg_aobus_pins),\n\t.num_groups\t= ARRAY_SIZE(meson_axg_aobus_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson_axg_aobus_functions),\n\t.num_banks\t= ARRAY_SIZE(meson_axg_aobus_banks),\n\t.pmx_ops\t= &meson_axg_pmx_ops,\n\t.pmx_data\t= &meson_axg_aobus_pmx_banks_data,\n\t.parse_dt\t= meson8_aobus_parse_dt_extra,\n};\n\nstatic const struct of_device_id meson_axg_pinctrl_dt_match[] = {\n\t{\n\t\t.compatible = \"amlogic,meson-axg-periphs-pinctrl\",\n\t\t.data = &meson_axg_periphs_pinctrl_data,\n\t},\n\t{\n\t\t.compatible = \"amlogic,meson-axg-aobus-pinctrl\",\n\t\t.data = &meson_axg_aobus_pinctrl_data,\n\t},\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, meson_axg_pinctrl_dt_match);\n\nstatic struct platform_driver meson_axg_pinctrl_driver = {\n\t.probe\t\t= meson_pinctrl_probe,\n\t.driver = {\n\t\t.name\t= \"meson-axg-pinctrl\",\n\t\t.of_match_table = meson_axg_pinctrl_dt_match,\n\t},\n};\n\nmodule_platform_driver(meson_axg_pinctrl_driver);\nMODULE_LICENSE(\"Dual BSD/GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}