{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493079820738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493079820738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 24 18:23:40 2017 " "Processing started: Mon Apr 24 18:23:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493079820738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1493079820738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off pipemult -c pipemult2 --plan " "Command: quartus_fit --read_settings_files=on --write_settings_files=off pipemult -c pipemult2 --plan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1493079820738 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1493079820817 ""}
{ "Info" "0" "" "Project  = pipemult" {  } {  } 0 0 "Project  = pipemult" 0 0 "Fitter" 0 0 1493079820817 ""}
{ "Info" "0" "" "Revision = pipemult2" {  } {  } 0 0 "Revision = pipemult2" 0 0 "Fitter" 0 0 1493079820817 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1493079821020 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1493079821020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1493079821020 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipemult2 10M08DAF484C8GES " "Selected device 10M08DAF484C8GES for design \"pipemult2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1493079821020 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493079821067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1493079821067 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1493079821176 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C8G " "Device 10M08DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C8G " "Device 10M16DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C8G " "Device 10M25DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8GES " "Device 10M50DAF484C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484C8G " "Device 10M50DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C8G " "Device 10M40DAF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1493079821207 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1493079821207 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2058 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2060 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2062 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2064 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2066 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2068 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2070 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493079821207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2072 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1493079821207 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1493079821207 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493079821207 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493079821207 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493079821207 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1493079821207 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1493079821207 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "165 167 " "No exact pin location assignment(s) for 165 pins of 167 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1493079821582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed)) " "Automatically promoted node clk1~input (placed in PIN N14 (CLK2p, DIFFIO_RX_R14p, DIFFOUT_R14p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1493079821910 ""}  } { { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 2023 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1493079821910 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "165 unused 3.3V 94 71 0 " "Number of I/O pins in group: 165 (unused VREF, 3.3V VCCIO, 94 input, 71 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1493079822192 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1493079822192 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1493079822192 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493079822192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 16 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493079822192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 24 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493079822192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 0 36 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493079822192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 0 24 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493079822192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 28 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493079822192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493079822192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 0 24 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493079822192 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 5 31 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1493079822192 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1493079822192 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1493079822192 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1493079822614 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1493079823192 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "96 MAX 10 " "96 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[31\] 3.3-V LVCMOS H22 " "Pin A\[31\] uses I/O standard 3.3-V LVCMOS at H22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[31\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 129 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[31\] 3.3-V LVCMOS N15 " "Pin B\[31\] uses I/O standard 3.3-V LVCMOS at N15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[31\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 161 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[30\] 3.3-V LVCMOS F5 " "Pin A\[30\] uses I/O standard 3.3-V LVCMOS at F5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[30\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 130 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[30\] 3.3-V LVCMOS H21 " "Pin B\[30\] uses I/O standard 3.3-V LVCMOS at H21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[30\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 162 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[28\] 3.3-V LVCMOS E4 " "Pin A\[28\] uses I/O standard 3.3-V LVCMOS at E4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[28\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 132 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[28\] 3.3-V LVCMOS K22 " "Pin B\[28\] uses I/O standard 3.3-V LVCMOS at K22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[28\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 164 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[26\] 3.3-V LVCMOS F4 " "Pin A\[26\] uses I/O standard 3.3-V LVCMOS at F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[26\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 134 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[26\] 3.3-V LVCMOS J22 " "Pin B\[26\] uses I/O standard 3.3-V LVCMOS at J22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[26\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 166 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[24\] 3.3-V LVCMOS E3 " "Pin A\[24\] uses I/O standard 3.3-V LVCMOS at E3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[24\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 136 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[24\] 3.3-V LVCMOS K21 " "Pin B\[24\] uses I/O standard 3.3-V LVCMOS at K21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[24\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 168 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[22\] 3.3-V LVCMOS J8 " "Pin A\[22\] uses I/O standard 3.3-V LVCMOS at J8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[22\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 138 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[22\] 3.3-V LVCMOS J21 " "Pin B\[22\] uses I/O standard 3.3-V LVCMOS at J21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[22\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 170 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[20\] 3.3-V LVCMOS G4 " "Pin A\[20\] uses I/O standard 3.3-V LVCMOS at G4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[20\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 140 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[20\] 3.3-V LVCMOS G20 " "Pin B\[20\] uses I/O standard 3.3-V LVCMOS at G20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[20\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 172 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[18\] 3.3-V LVCMOS J9 " "Pin A\[18\] uses I/O standard 3.3-V LVCMOS at J9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[18\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 142 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[18\] 3.3-V LVCMOS G22 " "Pin B\[18\] uses I/O standard 3.3-V LVCMOS at G22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[18\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 174 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[16\] 3.3-V LVCMOS F3 " "Pin A\[16\] uses I/O standard 3.3-V LVCMOS at F3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[16\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 144 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[16\] 3.3-V LVCMOS G19 " "Pin B\[16\] uses I/O standard 3.3-V LVCMOS at G19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[16\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 176 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[14\] 3.3-V LVCMOS J4 " "Pin A\[14\] uses I/O standard 3.3-V LVCMOS at J4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[14\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 146 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[14\] 3.3-V LVCMOS F22 " "Pin B\[14\] uses I/O standard 3.3-V LVCMOS at F22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[14\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 178 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[12\] 3.3-V LVCMOS H4 " "Pin A\[12\] uses I/O standard 3.3-V LVCMOS at H4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[12\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 148 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[12\] 3.3-V LVCMOS M15 " "Pin B\[12\] uses I/O standard 3.3-V LVCMOS at M15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[12\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 180 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[10\] 3.3-V LVCMOS H3 " "Pin A\[10\] uses I/O standard 3.3-V LVCMOS at H3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[10\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 150 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[10\] 3.3-V LVCMOS E22 " "Pin B\[10\] uses I/O standard 3.3-V LVCMOS at E22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[10\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 182 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[8\] 3.3-V LVCMOS G3 " "Pin A\[8\] uses I/O standard 3.3-V LVCMOS at G3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[8\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 152 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[8\] 3.3-V LVCMOS M14 " "Pin B\[8\] uses I/O standard 3.3-V LVCMOS at M14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[8\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 184 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[6\] 3.3-V LVCMOS K5 " "Pin A\[6\] uses I/O standard 3.3-V LVCMOS at K5" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[6\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 154 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[6\] 3.3-V LVCMOS E21 " "Pin B\[6\] uses I/O standard 3.3-V LVCMOS at E21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[6\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 186 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[4\] 3.3-V LVCMOS K4 " "Pin A\[4\] uses I/O standard 3.3-V LVCMOS at K4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 156 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[4\] 3.3-V LVCMOS N18 " "Pin B\[4\] uses I/O standard 3.3-V LVCMOS at N18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 188 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[3\] 3.3-V LVCMOS K6 " "Pin A\[3\] uses I/O standard 3.3-V LVCMOS at K6" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 157 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[3\] 3.3-V LVCMOS M20 " "Pin B\[3\] uses I/O standard 3.3-V LVCMOS at M20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[2\] 3.3-V LVCMOS J3 " "Pin A\[2\] uses I/O standard 3.3-V LVCMOS at J3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 158 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[2\] 3.3-V LVCMOS N19 " "Pin B\[2\] uses I/O standard 3.3-V LVCMOS at N19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 190 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[0\] 3.3-V LVCMOS K8 " "Pin A\[0\] uses I/O standard 3.3-V LVCMOS at K8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 160 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[0\] 3.3-V LVCMOS N20 " "Pin B\[0\] uses I/O standard 3.3-V LVCMOS at N20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Cin 3.3-V LVCMOS AA10 " "Pin Cin uses I/O standard 3.3-V LVCMOS at AA10" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { Cin } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Cin" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 424 208 376 440 "Cin" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[1\] 3.3-V LVCMOS D3 " "Pin A\[1\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 159 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[1\] 3.3-V LVCMOS F21 " "Pin B\[1\] uses I/O standard 3.3-V LVCMOS at F21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[5\] 3.3-V LVCMOS K9 " "Pin A\[5\] uses I/O standard 3.3-V LVCMOS at K9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[5\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 155 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[5\] 3.3-V LVCMOS D22 " "Pin B\[5\] uses I/O standard 3.3-V LVCMOS at D22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[5\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[7\] 3.3-V LVCMOS D2 " "Pin A\[7\] uses I/O standard 3.3-V LVCMOS at D2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[7\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 153 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[7\] 3.3-V LVCMOS F20 " "Pin B\[7\] uses I/O standard 3.3-V LVCMOS at F20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[7\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 185 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[9\] 3.3-V LVCMOS D1 " "Pin A\[9\] uses I/O standard 3.3-V LVCMOS at D1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[9\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 151 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[9\] 3.3-V LVCMOS C22 " "Pin B\[9\] uses I/O standard 3.3-V LVCMOS at C22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[9\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 183 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[11\] 3.3-V LVCMOS K2 " "Pin A\[11\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[11\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 149 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[11\] 3.3-V LVCMOS L14 " "Pin B\[11\] uses I/O standard 3.3-V LVCMOS at L14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[11\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 181 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[13\] 3.3-V LVCMOS L2 " "Pin A\[13\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[13\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 147 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[13\] 3.3-V LVCMOS L15 " "Pin B\[13\] uses I/O standard 3.3-V LVCMOS at L15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[13\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 179 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[15\] 3.3-V LVCMOS L8 " "Pin A\[15\] uses I/O standard 3.3-V LVCMOS at L8" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[15\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 145 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[15\] 3.3-V LVCMOS C21 " "Pin B\[15\] uses I/O standard 3.3-V LVCMOS at C21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[15\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 177 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[17\] 3.3-V LVCMOS E1 " "Pin A\[17\] uses I/O standard 3.3-V LVCMOS at E1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[17\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 143 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[17\] 3.3-V LVCMOS M18 " "Pin B\[17\] uses I/O standard 3.3-V LVCMOS at M18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[17\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 175 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[19\] 3.3-V LVCMOS L9 " "Pin A\[19\] uses I/O standard 3.3-V LVCMOS at L9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[19\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 141 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[19\] 3.3-V LVCMOS L19 " "Pin B\[19\] uses I/O standard 3.3-V LVCMOS at L19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[19\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 173 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[21\] 3.3-V LVCMOS F2 " "Pin A\[21\] uses I/O standard 3.3-V LVCMOS at F2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[21\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 139 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[21\] 3.3-V LVCMOS L18 " "Pin B\[21\] uses I/O standard 3.3-V LVCMOS at L18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[21\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 171 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[23\] 3.3-V LVCMOS H1 " "Pin A\[23\] uses I/O standard 3.3-V LVCMOS at H1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[23\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 137 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[23\] 3.3-V LVCMOS L20 " "Pin B\[23\] uses I/O standard 3.3-V LVCMOS at L20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[23\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 169 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[25\] 3.3-V LVCMOS G1 " "Pin A\[25\] uses I/O standard 3.3-V LVCMOS at G1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[25\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 135 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[25\] 3.3-V LVCMOS E19 " "Pin B\[25\] uses I/O standard 3.3-V LVCMOS at E19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[25\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 167 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[27\] 3.3-V LVCMOS J1 " "Pin A\[27\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[27\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 133 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[27\] 3.3-V LVCMOS F18 " "Pin B\[27\] uses I/O standard 3.3-V LVCMOS at F18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[27\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 165 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "A\[29\] 3.3-V LVCMOS F1 " "Pin A\[29\] uses I/O standard 3.3-V LVCMOS at F1" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { A[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "A\[29\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 440 208 376 456 "A" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 131 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B\[29\] 3.3-V LVCMOS K14 " "Pin B\[29\] uses I/O standard 3.3-V LVCMOS at K14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { B[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B\[29\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 456 208 376 472 "B" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 163 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IR\[1\] 3.3-V LVCMOS C20 " "Pin IR\[1\] uses I/O standard 3.3-V LVCMOS at C20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { IR[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 856 -24 144 872 "IR" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 267 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk1 3.3-V LVCMOS N14 " "Pin clk1 uses I/O standard 3.3-V LVCMOS at N14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { clk1 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 80 -16 152 96 "clk1" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVCMOS D9 " "Pin reset_n uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 896 -24 144 912 "reset_n" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IR\[0\] 3.3-V LVCMOS K15 " "Pin IR\[0\] uses I/O standard 3.3-V LVCMOS at K15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { IR[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 856 -24 144 872 "IR" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wren 3.3-V LVCMOS U18 " "Pin wren uses I/O standard 3.3-V LVCMOS at U18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { wren } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wren" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 248 -16 152 264 "wren" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wraddress\[0\] 3.3-V LVCMOS AA21 " "Pin wraddress\[0\] uses I/O standard 3.3-V LVCMOS at AA21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { wraddress[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wraddress\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 232 -16 152 248 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wraddress\[1\] 3.3-V LVCMOS U17 " "Pin wraddress\[1\] uses I/O standard 3.3-V LVCMOS at U17" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { wraddress[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wraddress\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 232 -16 152 248 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 233 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wraddress\[2\] 3.3-V LVCMOS AA22 " "Pin wraddress\[2\] uses I/O standard 3.3-V LVCMOS at AA22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { wraddress[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wraddress\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 232 -16 152 248 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 232 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wraddress\[3\] 3.3-V LVCMOS R15 " "Pin wraddress\[3\] uses I/O standard 3.3-V LVCMOS at R15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { wraddress[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wraddress\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 232 -16 152 248 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 231 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "wraddress\[4\] 3.3-V LVCMOS T21 " "Pin wraddress\[4\] uses I/O standard 3.3-V LVCMOS at T21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { wraddress[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "wraddress\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 232 -16 152 248 "wraddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 230 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdaddress\[0\] 3.3-V LVCMOS R14 " "Pin rdaddress\[0\] uses I/O standard 3.3-V LVCMOS at R14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { rdaddress[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdaddress\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 272 -16 152 288 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 229 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdaddress\[1\] 3.3-V LVCMOS T22 " "Pin rdaddress\[1\] uses I/O standard 3.3-V LVCMOS at T22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { rdaddress[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdaddress\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 272 -16 152 288 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 228 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdaddress\[2\] 3.3-V LVCMOS T19 " "Pin rdaddress\[2\] uses I/O standard 3.3-V LVCMOS at T19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { rdaddress[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdaddress\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 272 -16 152 288 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 227 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdaddress\[3\] 3.3-V LVCMOS T20 " "Pin rdaddress\[3\] uses I/O standard 3.3-V LVCMOS at T20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { rdaddress[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdaddress\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 272 -16 152 288 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 226 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rdaddress\[4\] 3.3-V LVCMOS T18 " "Pin rdaddress\[4\] uses I/O standard 3.3-V LVCMOS at T18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { rdaddress[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rdaddress\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 272 -16 152 288 "rdaddress" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 225 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataa\[0\] 3.3-V LVCMOS R20 " "Pin dataa\[0\] uses I/O standard 3.3-V LVCMOS at R20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataa[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 104 -16 152 120 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 216 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataa\[1\] 3.3-V LVCMOS U21 " "Pin dataa\[1\] uses I/O standard 3.3-V LVCMOS at U21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataa[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 104 -16 152 120 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 215 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataa\[2\] 3.3-V LVCMOS R22 " "Pin dataa\[2\] uses I/O standard 3.3-V LVCMOS at R22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataa[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 104 -16 152 120 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 214 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataa\[3\] 3.3-V LVCMOS U22 " "Pin dataa\[3\] uses I/O standard 3.3-V LVCMOS at U22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataa[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 104 -16 152 120 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 213 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataa\[4\] 3.3-V LVCMOS P15 " "Pin dataa\[4\] uses I/O standard 3.3-V LVCMOS at P15" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataa[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 104 -16 152 120 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 212 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataa\[5\] 3.3-V LVCMOS P21 " "Pin dataa\[5\] uses I/O standard 3.3-V LVCMOS at P21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataa[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[5\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 104 -16 152 120 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 211 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataa\[6\] 3.3-V LVCMOS P14 " "Pin dataa\[6\] uses I/O standard 3.3-V LVCMOS at P14" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataa[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[6\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 104 -16 152 120 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 210 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dataa\[7\] 3.3-V LVCMOS N22 " "Pin dataa\[7\] uses I/O standard 3.3-V LVCMOS at N22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { dataa[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dataa\[7\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 104 -16 152 120 "dataa" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "datab\[0\] 3.3-V LVCMOS R18 " "Pin datab\[0\] uses I/O standard 3.3-V LVCMOS at R18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { datab[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datab\[0\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 136 -16 152 152 "datab" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 224 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "datab\[1\] 3.3-V LVCMOS P19 " "Pin datab\[1\] uses I/O standard 3.3-V LVCMOS at P19" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { datab[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datab\[1\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 136 -16 152 152 "datab" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "datab\[2\] 3.3-V LVCMOS P18 " "Pin datab\[2\] uses I/O standard 3.3-V LVCMOS at P18" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { datab[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datab\[2\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 136 -16 152 152 "datab" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "datab\[3\] 3.3-V LVCMOS P20 " "Pin datab\[3\] uses I/O standard 3.3-V LVCMOS at P20" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { datab[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datab\[3\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 136 -16 152 152 "datab" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 221 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "datab\[4\] 3.3-V LVCMOS M21 " "Pin datab\[4\] uses I/O standard 3.3-V LVCMOS at M21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { datab[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datab\[4\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 136 -16 152 152 "datab" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 220 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "datab\[5\] 3.3-V LVCMOS N21 " "Pin datab\[5\] uses I/O standard 3.3-V LVCMOS at N21" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { datab[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datab\[5\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 136 -16 152 152 "datab" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 219 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "datab\[6\] 3.3-V LVCMOS L22 " "Pin datab\[6\] uses I/O standard 3.3-V LVCMOS at L22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { datab[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datab\[6\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 136 -16 152 152 "datab" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 218 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "datab\[7\] 3.3-V LVCMOS M22 " "Pin datab\[7\] uses I/O standard 3.3-V LVCMOS at M22" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { datab[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "datab\[7\]" } } } } { "pipemult.bdf" "" { Schematic "C:/AlteraPrj/pipemultQP16_1/Schematic/pipemult.bdf" { { 136 -16 152 152 "datab" "" } } } } { "temporary_test_loc" "" { Generic "C:/AlteraPrj/pipemultQP16_1/Schematic/" { { 0 { 0 ""} 0 217 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1493079823207 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1493079823207 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1493079823473 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 6 s Quartus Prime " "Quartus Prime I/O Assignment Analysis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "711 " "Peak virtual memory: 711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493079823489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 24 18:23:43 2017 " "Processing ended: Mon Apr 24 18:23:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493079823489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493079823489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493079823489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1493079823489 ""}
