{"vcs1":{"timestamp_begin":1681767987.058617360, "rt":0.14, "ut":0.09, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681767986.698470150}
{"VCS_COMP_START_TIME": 1681767986.698470150}
{"VCS_COMP_END_TIME": 1681767987.261777026}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 322856}}
