//! **************************************************************************
// Written by: Map P.20131013 on Tue Jun 03 17:05:30 2014
//! **************************************************************************

SCHEMATIC START;
COMP "fpga_0_SRAM_Mem_DQ_pin<2>" LOCATE = SITE "F12" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<3>" LOCATE = SITE "F11" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<4>" LOCATE = SITE "F16" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<5>" LOCATE = SITE "F15" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<6>" LOCATE = SITE "D14" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<7>" LOCATE = SITE "D13" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<8>" LOCATE = SITE "D15" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<9>" LOCATE = SITE "E14" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<0>" LOCATE = SITE "G5" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<1>" LOCATE = SITE "G6" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<2>" LOCATE = SITE "A11" LEVEL 1;
COMP "fpga_0_LEDs_4Bit_GPIO_IO_pin<3>" LOCATE = SITE "A12" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_CEN_pin" LOCATE = SITE "AD5" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" LOCATE = SITE "AF11" LEVEL 1;
COMP "fpga_0_SRAM_Mem_ADV_LDN_pin" LOCATE = SITE "W4" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<10>" LOCATE = SITE "AB5" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<11>" LOCATE = SITE "AC4" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<20>" LOCATE = SITE "AE3" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<12>" LOCATE = SITE "AB4" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<21>" LOCATE = SITE "AD2" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<13>" LOCATE = SITE "AB3" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<22>" LOCATE = SITE "AD1" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<14>" LOCATE = SITE "AA4" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<23>" LOCATE = SITE "AC2" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<15>" LOCATE = SITE "AA3" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<24>" LOCATE = SITE "AC1" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<16>" LOCATE = SITE "W5" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<25>" LOCATE = SITE "AB2" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<17>" LOCATE = SITE "W6" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<26>" LOCATE = SITE "AB1" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<18>" LOCATE = SITE "W3" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<27>" LOCATE = SITE "AA1" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<19>" LOCATE = SITE "AF3" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<28>" LOCATE = SITE "Y2" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<29>" LOCATE = SITE "Y1" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_OEN_pin" LOCATE = SITE "AA8" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<1>" LOCATE = SITE "Y10" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<2>" LOCATE = SITE "AA10" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<3>" LOCATE = SITE "AC7" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<4>" LOCATE = SITE "Y7" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<5>" LOCATE = SITE "AA9" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPA_pin<6>" LOCATE = SITE "Y9" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_WEN_pin" LOCATE = SITE "Y8" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<0>" LOCATE = SITE "AB7" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<1>" LOCATE = SITE "AC9" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<2>" LOCATE = SITE "AB9" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<3>" LOCATE = SITE "AE6" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<4>" LOCATE = SITE "AD6" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<5>" LOCATE = SITE "AF9" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<6>" LOCATE = SITE "AE9" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<7>" LOCATE = SITE "AD8" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<8>" LOCATE = SITE "AC8" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<9>" LOCATE = SITE "AF4" LEVEL
        1;
COMP "fpga_0_SRAM_Mem_CEN_pin" LOCATE = SITE "V7" LEVEL 1;
COMP "fpga_0_SRAM_Mem_OEN_pin" LOCATE = SITE "AC6" LEVEL 1;
COMP "fpga_0_Push_Buttons_Position_GPIO_IO_pin<0>" LOCATE = SITE "B6" LEVEL 1;
COMP "fpga_0_Push_Buttons_Position_GPIO_IO_pin<1>" LOCATE = SITE "E9" LEVEL 1;
COMP "fpga_0_Push_Buttons_Position_GPIO_IO_pin<2>" LOCATE = SITE "A6" LEVEL 1;
COMP "fpga_0_Push_Buttons_Position_GPIO_IO_pin<3>" LOCATE = SITE "F10" LEVEL
        1;
COMP "fpga_0_Push_Buttons_Position_GPIO_IO_pin<4>" LOCATE = SITE "E7" LEVEL 1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<10>" LOCATE = SITE "AE4" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<11>" LOCATE = SITE "AD3" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<12>" LOCATE = SITE "AC3" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<13>" LOCATE = SITE "AF6" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<14>" LOCATE = SITE "AF5" LEVEL
        1;
COMP "fpga_0_SysACE_CompactFlash_SysACE_MPD_pin<15>" LOCATE = SITE "AA7" LEVEL
        1;
COMP "fpga_0_SRAM_Mem_WEN_pin" LOCATE = SITE "AB6" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<10>" LOCATE = SITE "C11" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<11>" LOCATE = SITE "D11" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<20>" LOCATE = SITE "AA16" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<12>" LOCATE = SITE "D16" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<21>" LOCATE = SITE "AA15" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<13>" LOCATE = SITE "C16" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<30>" LOCATE = SITE "AC13" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<22>" LOCATE = SITE "AB13" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<14>" LOCATE = SITE "E13" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<31>" LOCATE = SITE "AD13" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<23>" LOCATE = SITE "AA13" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<15>" LOCATE = SITE "D12" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<24>" LOCATE = SITE "AC14" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<16>" LOCATE = SITE "AA14" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<25>" LOCATE = SITE "AD14" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<17>" LOCATE = SITE "AB14" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<26>" LOCATE = SITE "AA12" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<18>" LOCATE = SITE "AC12" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<27>" LOCATE = SITE "AA11" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<19>" LOCATE = SITE "AC11" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<28>" LOCATE = SITE "AC16" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<29>" LOCATE = SITE "AC15" LEVEL 1;
COMP "fpga_0_SRAM_Mem_A_pin<9>" LOCATE = SITE "AC5" LEVEL 1;
COMP "my_newip_22_0_LED_pin<0>" LOCATE = SITE "C6" LEVEL 1;
COMP "my_newip_22_0_LED_pin<1>" LOCATE = SITE "F9" LEVEL 1;
COMP "my_newip_22_0_LED_pin<2>" LOCATE = SITE "A5" LEVEL 1;
COMP "my_newip_22_0_LED_pin<3>" LOCATE = SITE "E10" LEVEL 1;
COMP "my_newip_22_0_LED_pin<4>" LOCATE = SITE "E2" LEVEL 1;
COMP "fpga_0_clk_1_sys_clk_pin" LOCATE = SITE "AE14" LEVEL 1;
COMP "fpga_0_SRAM_Mem_BEN_pin<0>" LOCATE = SITE "Y3" LEVEL 1;
COMP "fpga_0_SRAM_Mem_BEN_pin<1>" LOCATE = SITE "Y4" LEVEL 1;
COMP "fpga_0_SRAM_Mem_BEN_pin<2>" LOCATE = SITE "Y5" LEVEL 1;
COMP "fpga_0_SRAM_Mem_BEN_pin<3>" LOCATE = SITE "Y6" LEVEL 1;
COMP "fpga_0_rst_1_sys_rst_pin" LOCATE = SITE "D6" LEVEL 1;
COMP "fpga_0_SRAM_ZBT_CLK_OUT_pin" LOCATE = SITE "AF7" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<0>" LOCATE = SITE "F14" LEVEL 1;
COMP "fpga_0_SRAM_Mem_DQ_pin<1>" LOCATE = SITE "F13" LEVEL 1;
PIN plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0_pins<30> = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0" PINNAME
        CLKA;
PIN plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_1_pins<30> = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_1" PINNAME
        CLKA;
PIN plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_2_pins<30> = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_2" PINNAME
        CLKA;
PIN plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_3_pins<30> = BEL
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_3" PINNAME
        CLKA;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<279> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME CPMC405CLOCK;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<583> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME PLBCLK;
PIN
        my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP_pins<30>
        = BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP"
        PINNAME CLKA;
PIN
        my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP_pins<30>
        = BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP"
        PINNAME CLKA;
TIMEGRP clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_0_pins<30>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_1_pins<30>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_2_pins<30>"
        PIN
        "plb_bram_if_cntlr_1_bram/plb_bram_if_cntlr_1_bram/ramb16_3_pins<30>"
        BEL "fpga_0_SRAM_ZBT_CLK_OUT_pin" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_4"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_1"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pending" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3" BEL
        "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/clk_1_to_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/clk_1_to_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_4"
        BEL "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_2" BEL
        "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_1" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDACK_reg" BEL
        "ppc405_0/ppc405_0/PLBC405DCUBUSY_reg" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_63" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_62" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_61" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_60" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_59" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_58" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_57" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_56" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_55" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_54" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_53" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_52" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_51" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_50" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_49" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_48" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_47" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_46" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_45" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_44" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_43" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_42" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_41" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_40" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_39" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_38" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_37" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_36" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_35" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_34" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_33" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_32" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_31" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_30" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_29" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_28" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_27" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_26" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_25" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_24" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_23" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_22" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_21" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_20" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_19" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_18" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_17" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_16" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_15" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_14" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_13" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_12" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_11" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_10" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_9" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_8" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_7" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_6" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_5" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_4" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_3" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_2" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_1" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_0" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<279>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<583>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<279>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<583>" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_4"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2_del"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_4"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_0"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pending_dly" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_size_save_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_size_save_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_4" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_5" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_6" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_7" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_8" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_9" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_10" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_11" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_12" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_13" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_14" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_15" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_16" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_17" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_18" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_19" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_20" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_21" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_22" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_23" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_24" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_25" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_26" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_27" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_28" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_29" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_priority_save_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_priority_save_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/pipe_d1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pipe" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_d1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/read_pipe" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_4"
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/dack_cnt_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/dack_cnt_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2_del"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_0"
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLB_MRdErr_reg" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_3" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_4" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_5" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_6" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_7" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_8" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_9" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_10" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_11" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_12" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_13" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_14" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_15" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_16" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_17" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_18" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_19" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_20" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_21" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_22" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_23" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_24" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_25" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_26" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_27" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_28" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_29" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_30" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_31" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_RNW" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_3" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_4" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_5" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_6" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_7" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_priority_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_priority_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_size_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/rnw_reg" BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_0"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_1"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_2"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I/cnt_3"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_3"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_3"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdMasterReg_i_1"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdMasterReg_i_0"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrMasterReg_i_0"
        BEL "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_i"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_1"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbDisMReqReg_0"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_1"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdMasterReg_i_0"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriWrMasterReg_0"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/WrBurst_Mux_Idle_reg"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/savalid_reg"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbRdDBusBusyReg_i"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbWrDBusBusyReg_i"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd1"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2"
        BEL "plb/plb/I_PLB_RST" BEL "plb/plb/GEN_SPLB_RST[0].I_SPLB_RST" BEL
        "plb/plb/GEN_SPLB_RST[1].I_SPLB_RST" BEL
        "plb/plb/GEN_SPLB_RST[2].I_SPLB_RST" BEL
        "plb/plb/GEN_SPLB_RST[3].I_SPLB_RST" BEL
        "plb/plb/GEN_SPLB_RST[4].I_SPLB_RST" BEL
        "plb/plb/GEN_SPLB_RST[5].I_SPLB_RST" BEL
        "plb/plb/GEN_SPLB_RST[6].I_SPLB_RST" BEL
        "plb/plb/GEN_SPLB_RST[7].I_SPLB_RST" BEL
        "plb/plb/GEN_SPLB_RST[8].I_SPLB_RST" BEL
        "plb/plb/GEN_SPLB_RST[9].I_SPLB_RST" BEL
        "plb/plb/GEN_MPLB_RST[0].I_MPLB_RST" BEL
        "plb/plb/GEN_MPLB_RST[1].I_MPLB_RST" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_0" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_1" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_2" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_3" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_4" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_5" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_6" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_7" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_8" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_9" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_10" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_11" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_12" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_13" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_14" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_15" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_16" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_17" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_18" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_19" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_20" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_21" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_22" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_23" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_24" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_25" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_26" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_27" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_28" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_29" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_30" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_ABus_31" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_0" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_1" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_2" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_3" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_4" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_5" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_6" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_BE_7" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_2" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_3" BEL
        "plb/plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_1" BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_1"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdMasterRegReg_0"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1"
        BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0"
        BEL "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_i" BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_masterID_0" BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_RNW" BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i" BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/dbeat_cnt_almst_done"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/almst_done_comp_value_reg_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/almst_done_comp_value_reg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/mult_cnt_sreg_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/dbeat_cnt_done"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/mult_cnt_sreg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/rnw_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_cline_slice_cntr_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_cline_slice_cntr_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_cline_slice_cntr_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_7"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_6"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_5"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_4"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_be_in_s_h_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/single_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cacheln_8_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cacheln_4_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/words_s_h"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/flbrst_inc_value_s_h_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/flbrst_inc_value_s_h_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cline_inc_value_s_h_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/cline_inc_value_s_h_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_31"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_30"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_29"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_28"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_27"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_26"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_25"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_24"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_23"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_22"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_21"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_20"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_19"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_18"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_17"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_16"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_15"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_14"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_13"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_12"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_11"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_10"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_9"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_8"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_7"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_6"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_5"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_4"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_ADDR_CNTR/sig_addr_cntr_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDCOMP"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDACK_EARLY2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDACK_EARLY1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_RDACK_2BUS"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WREN"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_WRACK_2BUS"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_CLR_SL_BUSY"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_SET_SLBUSY"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_ADDRACK"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_FLOP_REARB"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_4"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_5"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_6"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_7"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_8"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_9"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_10"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_11"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_12"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_13"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_14"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_15"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_16"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_17"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_18"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_19"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_20"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_21"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_22"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_23"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_24"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_25"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_26"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_27"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_28"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_29"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_30"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_31"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_32"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_33"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_34"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_35"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_36"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_37"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_38"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_39"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_40"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_41"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_42"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_43"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_44"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_45"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_46"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_47"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_48"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_49"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_50"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_51"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_52"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_53"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_54"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_55"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_56"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_57"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_58"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_59"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_60"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_61"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_62"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_dreg_63"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_rdwdaddr_i_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_rdwdaddr_i_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_rdwdaddr_i_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_steer_addr_reg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_steer_addr_reg_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_steer_addr_reg_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_mbusy_i_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sl_mbusy_i_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_1"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_2"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_3"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_4"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_5"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_6"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_7"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_8"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_9"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_10"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_11"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_12"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_13"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_14"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_15"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_16"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_17"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_18"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_19"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_20"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_21"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_22"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_23"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_24"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_25"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_26"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_27"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_28"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_29"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_30"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_31"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_32"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_33"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_34"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_35"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_36"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_37"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_38"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_39"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_40"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_41"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_42"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_43"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_44"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_45"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_46"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_47"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_48"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_49"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_50"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_51"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_52"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_53"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_54"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_55"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_56"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_57"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_58"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_59"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_60"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_61"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_62"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_dreg_63"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_sl_busy"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/doing_single_reg"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_wr_req_reg"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/bus2ip_cs_i"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/doing_cacheln_reg"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_mst_id_0"
        BEL
        "xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/sig_rd_req_reg"
        BEL "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_In_0" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_In_1" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_In_2" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_In_3" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL "LEDs_4Bit/LEDs_4Bit/gpio_core_1/GPIO_DBus_i_29" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/GPIO_DBus_i_28" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/GPIO_DBus_i_31" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/GPIO_DBus_i_30" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_xferAck_Reg" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_OE_1" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_OE_0" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_Out_3" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_Out_2" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_Out_1" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_Data_Out_0" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/iGPIO_xferAck" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_OE_3" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/gpio_OE_2" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3" BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "LEDs_4Bit/LEDs_4Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL "LEDs_4Bit/LEDs_4Bit/gpio_core_1/Mshreg_gpio_Data_In_3/SRL16E" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/Mshreg_gpio_Data_In_2/SRL16E" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/Mshreg_gpio_Data_In_1/SRL16E" BEL
        "LEDs_4Bit/LEDs_4Bit/gpio_core_1/Mshreg_gpio_Data_In_0/SRL16E" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_Data_In_0" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_Data_In_1" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_Data_In_3" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_Data_In_4" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_Data_In_2" BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL "LEDs_Positions/LEDs_Positions/gpio_core_1/GPIO_DBus_i_28" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/GPIO_DBus_i_27" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/GPIO_DBus_i_29" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/GPIO_DBus_i_31" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/GPIO_DBus_i_30" BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_xferAck_Reg" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_OE_1" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_OE_0" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/iGPIO_xferAck" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_OE_4" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_OE_3" BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/gpio_OE_2" BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "LEDs_Positions/LEDs_Positions/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/Mshreg_gpio_Data_In_2/SRL16E"
        BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/Mshreg_gpio_Data_In_4/SRL16E"
        BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/Mshreg_gpio_Data_In_3/SRL16E"
        BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/Mshreg_gpio_Data_In_1/SRL16E"
        BEL
        "LEDs_Positions/LEDs_Positions/gpio_core_1/Mshreg_gpio_Data_In_0/SRL16E"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_In_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_In_1"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_In_3"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_In_4"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_In_2"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/GPIO_DBus_i_28"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/GPIO_DBus_i_27"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/GPIO_DBus_i_29"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/GPIO_DBus_i_31"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/GPIO_DBus_i_30"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_xferAck_Reg"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_OE_1"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_OE_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_Out_3"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_Out_4"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_Out_2"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_Out_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/iGPIO_xferAck"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_Data_Out_1"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_OE_4"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_OE_3"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/gpio_OE_2"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/Mshreg_gpio_Data_In_2/SRL16E"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/Mshreg_gpio_Data_In_4/SRL16E"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/Mshreg_gpio_Data_In_3/SRL16E"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/Mshreg_gpio_Data_In_1/SRL16E"
        BEL
        "Push_Buttons_Position/Push_Buttons_Position/gpio_core_1/Mshreg_gpio_Data_In_0/SRL16E"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int_1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout_1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_25"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_26"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_27"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_28"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_29"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_30"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/DONE_REG1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[15].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[14].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[14].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[13].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[13].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[12].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[12].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[11].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[11].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[10].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[10].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[9].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[9].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[8].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[8].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[7].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[6].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[6].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[5].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[5].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[4].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[4].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[3].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[3].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[2].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[2].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[1].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[1].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[0].MEM_DQ_I_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/MEM_DQ_I_GEN[0].MEM_DQ_I_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/wrAck_sync2sysclk_int"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/I_SYSACE_CONTROLLER/SYNC_2_CLOCKS_I/rdAck_sync2sysclk_int"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "SysACE_CompactFlash/SysACE_CompactFlash/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/resp_done_reg"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/cntl_done_reg"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/crnt_state_4" BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/ipif_wr_cntl_state_FSM_FFd1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_wrdack_i"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/crnt_state_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/crnt_state_3" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/crnt_state_6" BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_SNGL_S_H_REG"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32.I_FDRE2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32_64.I_FDRE3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_STEER_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.I_CACHLN_S_H_REG"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[2].I_SIZE_S_H_REG"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[3].I_SIZE_S_H_REG"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32.I_FDRE2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_FOR_32_64.I_FDRE3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE4"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE5"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/I_FDRE6"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[22].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[21].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[20].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[19].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[18].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[17].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[16].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[15].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[14].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[13].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[12].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[11].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[10].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[9].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[8].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/GEN_ADDR_MSB[7].I_FDRE_N"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.DATA_EXISTS_DFF"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[0].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[1].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[2].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counters[3].FDRE_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[0].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[1].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[2].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[3].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[4].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[5].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[6].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[7].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[8].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[9].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[10].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[11].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[12].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[13].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[14].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM[15].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[16].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[17].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[18].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[19].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[20].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[21].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[22].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[23].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[24].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[25].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[26].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[27].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[28].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[29].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[30].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.FIFO_RAM2[31].SRL16E_I"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_CS_S_H_REG"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.I_BKEND_CS_REG"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/I_DECODER/I_ADDR_MATCH_REG"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_read_cntl_state_FSM_FFd1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_write_cntl_state_FSM_FFd1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_4"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/data_cycle_count_0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_FSM_FFd2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_FOR_32.DPHASE_REG1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/GEN_WRITE_BUFFER.GEN_WRBUF_WREN1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_4"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_5"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_6"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_7"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_8"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_9"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_10"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_11"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_12"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_13"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_14"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_15"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_16"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_17"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_18"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_19"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_20"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_21"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_22"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_23"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_24"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_25"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_26"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_27"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_28"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_29"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_30"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_data_i_31"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/burstlength_i_4"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/cacheln_burst_reg"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/master_id_vector_0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/rd_data_ack"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_9"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_8"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_7"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_6"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_5"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rdwdaddr_i_3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_4"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_30"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_abus_reg_31"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_0"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_1"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/extend_wr_busy"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_29"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_27"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_28"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_31"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_26"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_25"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_30"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_19"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_23"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_18"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_24"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_17"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/rd_burst_done"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_22"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_21"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_16"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_20"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_15"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_14"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/clear_sl_rd_busy"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_12"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_13"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_11"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "SRAM/SRAM/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACHMENT/sl_rddbus1_i_10"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[9].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[10].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[11].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[12].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[13].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[14].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[15].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[16].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[17].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[18].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[19].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[20].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[21].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[22].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[23].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[24].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[25].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[26].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[27].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[28].ADDRESS_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[29].ADDRESS_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/BEN_STORE_GEN[0].BEN_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/BEN_STORE_GEN[1].BEN_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/BEN_STORE_GEN[2].BEN_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/BEN_STORE_GEN[3].BEN_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/addr_cnt_i_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/addr_cnt_i_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/IP2Bus_AddrAck" BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/pend_rdreq" BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/pend_wrreq" BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/IP2Bus_WrAck" BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/IP2Bus_RdAck" BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/bus2ip_mem_cs_reg_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[0].FF_RST0_GEN.FDRE_i1"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[1].FF_RST0_GEN.FDRE_i1"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[2].FF_RST0_GEN.FDRE_i1"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[3].FF_RST0_GEN.FDRE_i1"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[4].FF_RST0_GEN.FDRE_i1"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[5].FF_RST0_GEN.FDRE_i1"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[6].FF_RST0_GEN.FDRE_i1"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/IPIC_IF_I/BURST_CNT/PERBIT_GEN[7].FF_RST0_GEN.FDRE_i1"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_31" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_30" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_29" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_28" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_27" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_26" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_25" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_24" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_23" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_22" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_21" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_20" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_19" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_18" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_17" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_16" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_15" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_14" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_13" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_12" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_11" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_10" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_9" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_8" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_7" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_6" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_5" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_4" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_3" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_2" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d1_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_31" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_30" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_29" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_28" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_27" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_26" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_25" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_24" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_23" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_22" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_21" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_20" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_19" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_18" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_17" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_16" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_15" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_14" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_13" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_12" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_11" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_10" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_9" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_8" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_7" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_6" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_5" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_4" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_3" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_2" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/write_data_d2_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_OEN.OEN_PIPE_GEN[0].OEN_PIPE"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_OEN.OEN_PIPE_GEN[1].OEN_PIPE"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_SYNC[0].RDACK_PIPE_SYNC"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_SYNC[1].RDACK_PIPE_SYNC"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_SYNC[2].RDACK_PIPE_SYNC"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/GSYNC_MEM_RDACK_GEN.RDACK_PIPE_GEN_SYNC[3].RDACK_PIPE_SYNC"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[0].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[1].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[2].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[3].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[4].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[5].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[6].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[7].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[8].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[9].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[10].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[11].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[12].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[13].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[14].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[15].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[16].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[17].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[18].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[19].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[20].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[21].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[22].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[23].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[24].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[25].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[26].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[27].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[28].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[29].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[30].WRDATA_REG"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/DATA_STORE_GEN[31].WRDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[0].DQT_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/SYNC_MEM_DQT.REG_DQT_GEN[1].DQT_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[1].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[2].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[3].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[4].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[5].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[6].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[7].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[1].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[2].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[3].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[4].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[5].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[6].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[7].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[1].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[2].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[3].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[4].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[5].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[6].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[7].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[1].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[2].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[3].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[4].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[5].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[6].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[7].RDDATA_REG"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.SYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_SYNC[0].RDDATA_EN_REG_SYNC"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.SYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_SYNC[1].RDDATA_EN_REG_SYNC"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.SYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_SYNC[2].RDDATA_EN_REG_SYNC"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.SYNC_ADDR_CNT_GEN.RDDATA_EN_GEN_SYNC[3].RDDATA_EN_REG_SYNC"
        BEL "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_ack_reg" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_cen_reg" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/crnt_state_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_cnt_rst_reg" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_wen_reg" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/transaction_done_reg" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/mem_oen_reg" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/read_data_en_reg" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/addr_cnt_ce_reg" BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[0].READ_COMPLETE_PIPE"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[1].READ_COMPLETE_PIPE"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[2].READ_COMPLETE_PIPE"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[3].READ_COMPLETE_PIPE"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[4].READ_COMPLETE_PIPE"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[5].READ_COMPLETE_PIPE"
        BEL
        "SRAM/SRAM/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_COMPLETE_PIPE"
        BEL "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_cen_reg_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_31" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_30" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_29" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_28" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_27" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_26" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_25" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_24" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_23" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_22" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_21" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_20" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_19" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_18" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_17" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_16" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_15" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_14" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_13" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_12" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_11" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_10" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_9" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_8" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_7" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_6" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_5" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_4" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_3" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_2" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_I_int_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_3" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_2" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_31" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_30" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_29" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_28" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_27" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_26" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_25" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_24" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_23" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_22" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_21" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_20" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_19" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_18" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_17" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_16" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_15" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_14" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_13" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_12" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_11" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_10" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_9" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_8" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_7" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_6" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_5" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_4" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_3" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_2" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_o_reg_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_dq_t_reg_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_wen_reg" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_29" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_28" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_27" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_26" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_25" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_24" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_23" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_22" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_21" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_20" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_19" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_18" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_17" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_16" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_15" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_14" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_13" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_12" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_11" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_10" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg_9" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/mem_oen_reg_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_OEN_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_WEN" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_BEN_3" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_BEN_2" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_BEN_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_BEN_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_CEN_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_29" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_28" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_27" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_26" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_25" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_24" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_23" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_22" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_21" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_20" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_19" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_18" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_17" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_16" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_15" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_14" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_13" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_12" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_11" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_10" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_A_9" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_31" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_30" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_29" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_28" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_27" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_26" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_25" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_24" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_23" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_22" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_21" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_20" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_19" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_18" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_17" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_16" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_15" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_14" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_13" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_12" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_11" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_10" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_9" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_8" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_7" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_6" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_5" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_4" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_3" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_2" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_O_0" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_31" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_30" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_29" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_28" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_27" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_26" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_25" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_24" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_23" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_22" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_21" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_20" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_19" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_18" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_17" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_16" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_15" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_14" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_13" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_12" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_11" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_10" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_9" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_8" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_7" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_6" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_5" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_4" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_3" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_2" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_1" BEL
        "SRAM/SRAM/EMC_CTRL_I/IO_REGISTERS_I/Mem_DQ_T_0" BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_6"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_4"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_5"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2_1"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_6"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_5"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_4"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_busy" BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/master_id_0" BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_2"
        BEL
        "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[30].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[29].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[28].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[27].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[26].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[25].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[24].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[23].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[21].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[20].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[19].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[18].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[17].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[16].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[13].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[12].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[11].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[10].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[8].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[7].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[6].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[5].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[4].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[3].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[2].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[1].LOAD_REG_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[0].LOAD_REG_I"
        BEL "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I"
        BEL "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[31].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[30].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[29].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[28].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[27].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[26].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[25].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[24].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[23].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[22].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[30].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[28].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[27].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[26].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[25].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[24].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[23].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[22].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre1"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_0"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/counter_TC_Reg_1"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[32].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[31].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[30].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[29].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[28].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[27].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[26].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[25].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[24].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[23].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[22].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[21].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[20].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[19].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[18].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[17].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[16].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[15].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[14].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[13].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[12].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[11].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[10].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[9].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[8].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[6].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[5].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[3].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[2].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[1].FDRE_I"
        BEL
        "xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[0].FDRE_I"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_27"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_26"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_25"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_24"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_23"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_22"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_21"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_20"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_19"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_18"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_17"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_16"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_15"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_14"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_13"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_12"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_11"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_10"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_9"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_8"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_7"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_6"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_5"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_4"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_3"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/Current_State_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/WDT_Current_State_FSM_FFd2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_28"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_27"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_26"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_25"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_24"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/wdt_Bitin_1d"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/eWDT1_Reg"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/wdt_State_Preset"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/wdt_State_Reg"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/eWDT2_Reg"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/wdt_Reset_Status_Reg"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/WDT_Current_State_FSM_FFd1"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_28"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_29"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_30"
        BEL
        "xps_timebase_wdt_0/xps_timebase_wdt_0/TIMEBASE_WDT_CORE_I/iTimebase_count_31"
        BEL "clock_generator_0/clock_generator_0/DCM0_CLK0_BUFG_INST" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int" BEL
        "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_lpf_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_lpf_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_asr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_exr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_5" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_4" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Core" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1" BEL
        "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/POR_SRL_I/SRL16E" BEL
        "proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/Mshreg_asr_lpf_0/SRL16E"
        BEL
        "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2/SRL16E"
        BEL "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Read" BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/fifo_Write" BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_1" BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute_2" BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Data_Exists_DFF"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[7].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[6].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[5].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[4].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[3].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[2].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[1].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/FIFO_RAM[0].SRL16E_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[3].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[2].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[1].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Data_Exists_DFF"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[31].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[30].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[29].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[28].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[27].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[26].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[25].PLBv46_rdBus_FDRE"
        BEL
        "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.PLBv46_rdDBus_DFF[24].PLBv46_rdBus_FDRE"
        BEL "mdm_0/mdm_0/MDM_Core_I1/valid_access_2" BEL
        "mdm_0/mdm_0/MDM_Core_I1/enable_interrupts" BEL
        "mdm_0/mdm_0/MDM_Core_I1/Sl_addrAck" BEL
        "mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO" BEL
        "mdm_0/mdm_0/MDM_Core_I1/sl_rdDAck_i" BEL
        "mdm_0/mdm_0/MDM_Core_I1/abus_0" BEL "mdm_0/mdm_0/MDM_Core_I1/abus_1"
        BEL "mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO" BEL
        "mdm_0/mdm_0/MDM_Core_I1/sl_wrDAck_i" BEL
        "mdm_0/mdm_0/MDM_Core_I1/reading" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_0_1" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_2_1" BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/rd_clear_sl_busy"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_wrcomp_i"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_2"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_3"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_4"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_5"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_6"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_7"
        BEL "my_newip_22_0/my_newip_22_0/SOFT_RESET_I/FF_WRACK" BEL
        "my_newip_22_0/my_newip_22_0/SOFT_RESET_I/RESET_FLOPS[3].RST_FLOPS"
        BEL
        "my_newip_22_0/my_newip_22_0/SOFT_RESET_I/RESET_FLOPS[2].RST_FLOPS"
        BEL
        "my_newip_22_0/my_newip_22_0/SOFT_RESET_I/RESET_FLOPS[1].RST_FLOPS"
        BEL
        "my_newip_22_0/my_newip_22_0/SOFT_RESET_I/RESET_FLOPS[0].RST_FLOPS"
        BEL "my_newip_22_0/my_newip_22_0/SOFT_RESET_I/sw_rst_cond_d1" BEL
        "my_newip_22_0/my_newip_22_0/SOFT_RESET_I/reset_trig" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/DATA_IN_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/bisphosphoglycerate_1_3_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/dihydroxyacetone_phosphate_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_2_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/pyruvate_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/SAVE_DATA_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoglycerate_3_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADDRESS_A_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/IN_REACTIONS_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NADH_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/phosphoenolpyruvate_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glucose_6_phosphate_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/Pi_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ADP_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/H2O_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/NAD_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/glyceraldehyde_3_phosphate_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_6_phosphate_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/fructose_1_6_bisphosphate_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/ATP_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd2"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd3"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd4"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd5"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd6"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd7"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd8"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd9"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd10"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd11"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd12"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd13"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd14"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd15"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd16"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd17"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd18"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd19"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd20"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd21"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd22"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd23"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd24"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd25"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd26"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd27"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd28"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd31"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd29"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd30"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd32"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd33"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd34"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd35"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd36"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd37"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd38"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd39"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd40"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd41"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd42"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd43"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd44"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd45"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd46"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd47"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd48"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd49"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd50"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd51"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd52"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd53"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd54"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd55"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd56"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd57"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd58"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd59"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd62"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd60"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd61"
        BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/GLYCOLYSIS_CIRCUIT/CURRENT_STATE_FSM_FFd1"
        BEL "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_27" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_31" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_26" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_30" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_25" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_24" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_19" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_23" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_18" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_22" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_17" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_21" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_16" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_15" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_14" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_20" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_13" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_12" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_11" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_10" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_9" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_8" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_7" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_6" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_5" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_4" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_3" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_2" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_1" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_0" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_28" BEL
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/slv_reg1_29" BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/addr_out_s_h_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_2"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h0_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_8"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/master_id_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_busy"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/data_timeout"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/set_sl_busy"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_rnw_reg"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_i"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_abus_reg_29"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_size_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_2"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_3"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_4"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_5"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_6"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_7"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_8"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_9"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_10"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_11"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_12"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_13"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_14"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_15"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_16"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_17"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_18"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_19"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_20"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_21"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_22"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_23"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_24"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_25"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_26"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_27"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_28"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_29"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_30"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_31"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/addr_cntl_cs_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_pavalid_reg"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_0"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_1"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_2"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_3"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_4"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_5"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_6"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_7"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_8"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_9"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_10"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_11"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_12"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_13"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_14"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_15"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_16"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_17"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_18"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_19"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_20"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_21"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_22"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_23"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_24"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_25"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_26"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_27"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_28"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_29"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_30"
        BEL
        "my_newip_22_0/my_newip_22_0/PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg_31"
        PIN
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP_pins<30>"
        PIN
        "my_newip_22_0/my_newip_22_0/USER_LOGIC_I/glycolysis_0/BRAM_CIRCUIT/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_init.ram/SP.SINGLE_PRIM.SP_pins<30>";
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In141_pins<4>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In141"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In45_pins<4>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In45"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_cmp_eq00001_pins<3> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_cmp_eq00001"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In10_pins<4>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In10"
        PINNAME D;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In_f5_pins<2>
        = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In_f5"
        PINNAME OUT;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In2_pins<4> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In2"
        PINNAME D;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In1_pins<3> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In1"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In691_pins<2>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In691"
        PINNAME OUT;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In10_pins<4>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In10"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In4_pins<4> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In4"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In85_pins<4>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In85"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In146_pins<2>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In146"
        PINNAME A3;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In146_pins<3>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In146"
        PINNAME D;
PIN
        ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In1581_pins<1>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In1581"
        PINNAME A2;
PIN
        ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In1581_pins<3>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In1581"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2_pins<2> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" PINNAME
        Q;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1_pins<2> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" PINNAME
        Q;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In391_pins<2>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In391"
        PINNAME A3;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In391_pins<3>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In391"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3_pins<2> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3" PINNAME
        Q;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In18_pins<4>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In18"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In2_pins<2> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In2"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In35_pins<3>
        = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In35"
        PINNAME D;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In1_pins<4> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In1"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_Out41_pins<3> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_Out41"
        PINNAME D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_Out51_pins<3> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_Out51"
        PINNAME D;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2_pins<2> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" PINNAME
        Q;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1_pins<2> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" PINNAME
        Q;
TIMEGRP ppc405_0_ADAPTER_FSM_REG = PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In141_pins<4>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In45_pins<4>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_cmp_eq00001_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In10_pins<4>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In_f5_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In2_pins<4>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In691_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In10_pins<4>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In4_pins<4>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In85_pins<4>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In146_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In146_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In1581_pins<1>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In1581_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In391_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In391_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In18_pins<4>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1-In2_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3-In35_pins<3>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2-In1_pins<4>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_Out41_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_Out51_pins<3>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1_pins<2>";
TIMEGRP ppc405_0_WRAPPER = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_4"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/new_count_1"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pending" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd3" BEL
        "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/clk_1_to_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/clk_1_to_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_4"
        BEL "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_2" BEL
        "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_1" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDACK_reg" BEL
        "ppc405_0/ppc405_0/PLBC405DCUBUSY_reg" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_63" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_62" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_61" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_60" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_59" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_58" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_57" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_56" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_55" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_54" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_53" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_52" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_51" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_50" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_49" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_48" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_47" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_46" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_45" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_44" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_43" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_42" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_41" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_40" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_39" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_38" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_37" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_36" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_35" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_34" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_33" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_32" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_31" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_30" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_29" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_28" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_27" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_26" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_25" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_24" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_23" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_22" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_21" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_20" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_19" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_18" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_17" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_16" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_15" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_14" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_13" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_12" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_11" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_10" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_9" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_8" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_7" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_6" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_5" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_4" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_3" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_2" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_1" BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_0" BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_4"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_cnt_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2_del"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_4"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_0"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_3"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_2"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_1"
        BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_0"
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pending_dly" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_size_save_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_size_save_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_2" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_3" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_4" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_5" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_6" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_7" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_8" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_9" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_10" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_11" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_12" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_13" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_14" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_15" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_16" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_17" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_18" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_19" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_20" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_21" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_22" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_23" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_24" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_25" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_26" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_27" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_28" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_ABus_save_29" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_request_int" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_priority_save_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/M_priority_save_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/pipe_d1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_0" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_pipe" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/abort_d1" BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/read_pipe" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/count_4"
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/dack_cnt_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/dack_cnt_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/slow_clk_div2_del"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_4"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_0"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_3"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_2"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_1"
        BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/ratio_minus1_0"
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/adapter_cs_FSM_FFd1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLB_MRdErr_reg" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_3" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_4" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_5" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_6" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_7" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_8" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_9" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_10" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_11" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_12" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_13" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_14" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_15" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_16" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_17" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_18" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_19" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_20" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_21" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_22" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_23" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_24" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_25" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_26" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_27" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_28" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_29" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_30" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_ABus_31" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_RNW" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_3" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_4" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_5" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_6" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/int_C405PLBDCUBE_7" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_priority_0" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_priority_1" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_size_2" BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/rnw_reg";
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1_pins<0> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1"
        PINNAME A1;
PIN ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_3_pins<1> = BEL
        "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_3" PINNAME D;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUERR_reg_pins<1> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUERR_reg" PINNAME
        A2;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1_pins<1> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1" PINNAME
        A2;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1_pins<2> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1" PINNAME
        A3;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLB_MRdErr_reg_and00001_pins<3> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLB_MRdErr_reg_and00001"
        PINNAME A4;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_58_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_58" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_57_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_57" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_56_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_56" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_55_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_55" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_54_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_54" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_53_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_53" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_52_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_52" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_51_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_51" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_50_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_50" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_49_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_49" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_48_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_48" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_47_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_47" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_46_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_46" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_45_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_45" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_44_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_44" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_43_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_43" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_42_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_42" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_41_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_41" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_40_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_40" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_39_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_39" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_38_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_38" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_37_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_37" PINNAME D;
PIN ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_36_pins<1> = BEL
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_36" PINNAME D;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<545> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS36;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<546> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS37;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<547> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS38;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<548> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS39;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<550> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS40;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<551> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS41;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<552> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS42;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<553> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS43;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<554> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS44;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<555> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS45;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<556> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS46;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<557> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS47;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<558> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS48;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<559> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS49;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<561> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS50;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<562> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS51;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<563> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS52;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<564> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS53;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<565> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS54;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<566> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS55;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<567> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS56;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<568> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS57;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<569> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        PLBC405ICURDDBUS58;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_0_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_0_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_10_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_10_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_11_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_11_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_12_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_12_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_13_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_13_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_14_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_14_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_15_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_15_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_16_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_16_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_17_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_17_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_18_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_18_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_19_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_19_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_1_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_1_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_20_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_20_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_21_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_21_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_22_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_22_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_23_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_23_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_24_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_24_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_25_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_25_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_26_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_26_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_27_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_27_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_28_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_28_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_29_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_29_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_2_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_2_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_30_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_30_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_31_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_31_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_3_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_3_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_4_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_4_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or000017_pins<3> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_5_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_5_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_6_or000017_pins<3> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_6_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_7_or000017_pins<3> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_7_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_8_or000017_pins<3> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_8_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_9_or000017_pins<3> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_9_or000017" PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_0_and00001_pins<2> = BEL
        "plb/plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_0_and00001" PINNAME
        D;
PIN plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/PLB_MWrDAck_0_and00001_pins<2> = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/PLB_MWrDAck_0_and00001" PINNAME
        D;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout0_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout0_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout10_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout10_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout11_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout11_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout12_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout12_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout13_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout13_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout14_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout14_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout15_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout15_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout16_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout16_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout17_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout17_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout18_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout18_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout19_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout19_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout1_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout1_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout20_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout20_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout21_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout21_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout22_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout22_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout23_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout23_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout24_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout24_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout25_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout25_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout26_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout26_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout27_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout27_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout28_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout28_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout29_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout29_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout2_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout2_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout30_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout30_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout31_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout31_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout32_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout32_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout33_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout33_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout34_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout34_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout35_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout35_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout36_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout36_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout37_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout37_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout38_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout38_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout39_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout39_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout3_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout3_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout40_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout40_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout41_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout41_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout42_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout42_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout43_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout43_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout44_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout44_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout45_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout45_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout46_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout46_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout47_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout47_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout48_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout48_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout49_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout49_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout4_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout4_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout50_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout50_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout51_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout51_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout52_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout52_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout53_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout53_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout54_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout54_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout55_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout55_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout56_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout56_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout57_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout57_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout58_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout58_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout59_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout59_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout5_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout5_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout60_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout60_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout61_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout61_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout62_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout62_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout6_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout6_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout7_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout7_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout8_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout8_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout9_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout9_0_or00001"
        PINNAME A2;
PIN plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout_0_or00001_pins<1>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout_0_or00001"
        PINNAME A2;
PIN
        plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_0_and00001_pins<2>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_0_and00001"
        PINNAME D;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0_pins<1> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0"
        PINNAME A2;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0_pins<2> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0"
        PINNAME A3;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1_pins<2> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1" PINNAME
        A3;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1_pins<3> = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1" PINNAME
        A4;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<2> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1"
        PINNAME A3;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<3> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1"
        PINNAME A4;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<2> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1"
        PINNAME A3;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<3> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1"
        PINNAME A4;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<2> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1"
        PINNAME A3;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<3> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1"
        PINNAME A4;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<2> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1"
        PINNAME A3;
PIN ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<3> =
        BEL "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1"
        PINNAME A4;
TIMEGRP ppc405_0_MCYCLE_DPLB0 = PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1_pins<0>"
        PIN "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_3_pins<1>" PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUERR_reg_pins<1>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1_pins<1>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUSSIZE<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLB_MRdErr_reg_and00001_pins<3>"
        PIN "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_58_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_57_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_56_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_55_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_54_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_53_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_52_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_51_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_50_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_49_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_48_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_47_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_46_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_45_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_44_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_43_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_42_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_41_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_40_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_39_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_38_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_37_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_36_pins<1>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<545>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<546>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<547>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<548>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<550>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<551>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<552>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<553>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<554>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<555>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<556>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<557>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<558>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<559>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<561>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<562>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<563>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<564>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<565>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<566>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<567>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<568>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<569>" PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or000017_pins<4>" PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_0_or000017_pins<4>" PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_10_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_11_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_12_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_13_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_14_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_15_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_16_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_17_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_18_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_19_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_1_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_20_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_21_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_22_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_23_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_24_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_25_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_26_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_27_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_28_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_29_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_2_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_30_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_31_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_3_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_4_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or000017_pins<3>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_5_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_6_or000017_pins<3>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_7_or000017_pins<3>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_8_or000017_pins<3>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_9_or000017_pins<3>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_0_and00001_pins<2>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/PLB_MWrDAck_0_and00001_pins<2>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout0_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout10_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout11_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout12_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout13_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout14_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout15_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout16_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout17_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout18_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout19_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout1_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout20_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout21_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout22_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout23_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout24_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout25_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout26_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout27_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout28_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout29_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout2_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout30_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout31_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout32_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout33_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout34_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout35_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout36_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout37_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout38_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout39_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout3_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout40_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout41_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout42_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout43_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout44_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout45_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout46_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout47_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout48_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout49_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout4_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout50_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout51_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout52_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout53_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout54_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout55_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout56_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout57_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout58_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout59_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout5_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout60_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout61_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout62_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout6_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout7_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout8_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout9_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX/lutout_0_or00001_pins<1>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_0_and00001_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0_pins<1>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/M_request_or0000_SW0_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCUADDRACK1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<3>";
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUERR1_pins<2> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUERR1" PINNAME A3;
PIN plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or000017_pins<4> = BEL
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or000017" PINNAME D;
PIN
        plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MAddrAck_1_and00001_pins<2>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MAddrAck_1_and00001"
        PINNAME D;
PIN plb/plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001_pins<2> = BEL
        "plb/plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001" PINNAME
        D;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_not00011_pins<1> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_not00011" PINNAME
        A2;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_not00011_pins<2> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_not00011" PINNAME
        A3;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<0> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1" PINNAME
        A1;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<1> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1" PINNAME
        A2;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<2> = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1" PINNAME
        A3;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_mux0000<0>11_pins<1> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_mux0000<0>11"
        PINNAME A2;
PIN ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_mux0000<0>11_pins<2> =
        BEL "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_mux0000<0>11"
        PINNAME A3;
PIN
        plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_1_and00001_pins<2>
        = BEL
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_1_and00001"
        PINNAME D;
TIMEGRP ppc405_0_MCYCLE_IPLB0 = PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<3>1_pins<0>"
        PIN "ppc405_0/ppc405_0/DCU_PLB_MRdWdAddr_reg_3_pins<1>" PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUERR1_pins<2>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_58_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_57_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_56_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_55_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_54_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_53_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_52_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_51_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_50_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_49_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_48_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_47_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_46_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_45_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_44_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_43_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_42_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_41_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_40_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_39_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_38_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_37_pins<1>" PIN
        "ppc405_0/ppc405_0/PLBC405DCURDDBUS_reg_36_pins<1>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<545>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<546>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<547>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<548>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<550>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<551>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<552>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<553>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<554>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<555>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<556>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<557>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<558>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<559>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<561>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<562>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<563>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<564>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<565>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<566>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<567>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<568>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<569>" PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or000017_pins<4>" PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_0_or000017_pins<4>" PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_10_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_11_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_12_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_13_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_14_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_15_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_16_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_17_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_18_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_19_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_1_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_20_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_21_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_22_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_23_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_24_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_25_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_26_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_27_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_28_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_29_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_2_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_30_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_31_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_3_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_4_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or000017_pins<3>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_5_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or000017_pins<4>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or000017_pins<4>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_6_or000017_pins<3>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_7_or000017_pins<3>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_8_or000017_pins<3>"
        PIN "plb/plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_9_or000017_pins<3>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MAddrAck_1_and00001_pins<2>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_RD_DATAPATH/PLB_MRdDAck_1_and00001_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<1>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<1>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICURDWDADDR<2>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/PLBC405DCURDWDADDR<2>1_pins<3>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_not00011_pins<1>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_not00011_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<0>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<1>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/PLBC405ICUSSIZE<1>1_pins<2>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_mux0000<0>11_pins<1>"
        PIN
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/dack_load_mux0000<0>11_pins<2>"
        PIN
        "plb/plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MTimeout_1_and00001_pins<2>";
TIMEGRP ppc405_0_DCURDDACK_REG = BEL "ppc405_0/ppc405_0/PLBC405DCURDDACK_reg";
TIMEGRP CPUS = BEL "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i";
TIMEGRP ppc405_0_PPC405 = BEL "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i";
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<276> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        C405RSTCHIPRESETREQ;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<277> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        C405RSTCORERESETREQ;
PIN ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<278> = BEL
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i" PINNAME
        C405RSTSYSRESETREQ;
TIMEGRP ppc405_0_RST_GRP = PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<276>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<277>" PIN
        "ppc405_0/ppc405_0/PPC405_ADV_i/PPC405_ADV_i_pins<278>";
TIMEGRP ppc405_0_sample_cycle_IPLB0 = BEL
        "ppc405_0/ppc405_0/IPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle";
TIMEGRP ppc405_0_sample_cycle_DPLB0 = BEL
        "ppc405_0/ppc405_0/DPLB0_PLBv46_Adapter_i/Inst_mpmc2_sample_cycle/sample_cycle";
PIN
        DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST_pins<2>
        = BEL
        "DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST"
        PINNAME CLKIN;
TIMEGRP sys_clk_pin = BEL "clock_generator_0/clock_generator_0/DCM0_INST/rsti"
        BEL "clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_0" BEL
        "clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_1" BEL
        "clock_generator_0/clock_generator_0/DCM0_INST/rst_delay_2" PIN
        "DCM_AUTOCALIBRATION_clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST/clock_generator_0/clock_generator_0/DCM0_INST/Using_DCM_ADV.DCM_ADV_INST_pins<2>";
TIMEGRP ppc405_0_FABRIC = FFS(*) RAMS(*) EXCEPT TIMEGRP "ppc405_0_WRAPPER";
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/IBUFG" PERIOD = 30 ns
        HIGH 50%;
TS_ppc405_0_DCURDDACK = MAXDELAY FROM TIMEGRP "ppc405_0_DCURDDACK_REG" TO
        TIMEGRP "CPUS" 5 ns PRIORITY 1;
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
TIMEGRP "FFS" = FFS(*);
PATH TS_RST_ppc405_0_path = FROM TIMEGRP "CPUS" THRU TIMEGRP
        "ppc405_0_RST_GRP" TO TIMEGRP "FFS";
PATH "TS_RST_ppc405_0_path" TIG;
TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD TIMEGRP
        "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin
        HIGH 50%;
PIN my_newip_22_0_LED_pin_0_OBUF_pins<1> = BEL "my_newip_22_0_LED_pin_0_OBUF"
        PINNAME OUT;
PIN my_newip_22_0_LED_pin_1_OBUF_pins<1> = BEL "my_newip_22_0_LED_pin_1_OBUF"
        PINNAME OUT;
PIN my_newip_22_0_LED_pin_2_OBUF_pins<1> = BEL "my_newip_22_0_LED_pin_2_OBUF"
        PINNAME OUT;
PIN my_newip_22_0_LED_pin_3_OBUF_pins<1> = BEL "my_newip_22_0_LED_pin_3_OBUF"
        PINNAME OUT;
PIN my_newip_22_0_LED_pin_4_OBUF_pins<1> = BEL "my_newip_22_0_LED_pin_4_OBUF"
        PINNAME OUT;
PIN fpga_0_LEDs_4Bit_GPIO_IO_pin<0>_pins<0> = BEL
        "fpga_0_LEDs_4Bit_GPIO_IO_pin<0>" PINNAME PAD;
PIN fpga_0_LEDs_4Bit_GPIO_IO_pin<1>_pins<0> = BEL
        "fpga_0_LEDs_4Bit_GPIO_IO_pin<1>" PINNAME PAD;
PIN fpga_0_LEDs_4Bit_GPIO_IO_pin<2>_pins<0> = BEL
        "fpga_0_LEDs_4Bit_GPIO_IO_pin<2>" PINNAME PAD;
PIN fpga_0_LEDs_4Bit_GPIO_IO_pin<3>_pins<0> = BEL
        "fpga_0_LEDs_4Bit_GPIO_IO_pin<3>" PINNAME PAD;
PIN fpga_0_Push_Buttons_Position_GPIO_IO_pin<0>_pins<0> = BEL
        "fpga_0_Push_Buttons_Position_GPIO_IO_pin<0>" PINNAME PAD;
PIN fpga_0_Push_Buttons_Position_GPIO_IO_pin<1>_pins<0> = BEL
        "fpga_0_Push_Buttons_Position_GPIO_IO_pin<1>" PINNAME PAD;
PIN fpga_0_Push_Buttons_Position_GPIO_IO_pin<2>_pins<0> = BEL
        "fpga_0_Push_Buttons_Position_GPIO_IO_pin<2>" PINNAME PAD;
PIN fpga_0_Push_Buttons_Position_GPIO_IO_pin<3>_pins<0> = BEL
        "fpga_0_Push_Buttons_Position_GPIO_IO_pin<3>" PINNAME PAD;
PIN fpga_0_Push_Buttons_Position_GPIO_IO_pin<4>_pins<0> = BEL
        "fpga_0_Push_Buttons_Position_GPIO_IO_pin<4>" PINNAME PAD;
PIN fpga_0_rst_1_sys_rst_pin_pins<0> = BEL "fpga_0_rst_1_sys_rst_pin" PINNAME
        PAD;
PIN iobuf_0/OBUFT_pins<1> = BEL "iobuf_0/OBUFT" PINNAME OUT;
PIN iobuf_1/OBUFT_pins<1> = BEL "iobuf_1/OBUFT" PINNAME OUT;
PIN iobuf_2/OBUFT_pins<1> = BEL "iobuf_2/OBUFT" PINNAME OUT;
PIN iobuf_3/OBUFT_pins<1> = BEL "iobuf_3/OBUFT" PINNAME OUT;
PIN iobuf_4/OBUFT_pins<1> = BEL "iobuf_4/OBUFT" PINNAME OUT;
PIN iobuf_5/OBUFT_pins<1> = BEL "iobuf_5/OBUFT" PINNAME OUT;
PIN iobuf_6/OBUFT_pins<1> = BEL "iobuf_6/OBUFT" PINNAME OUT;
PIN iobuf_7/OBUFT_pins<1> = BEL "iobuf_7/OBUFT" PINNAME OUT;
PIN iobuf_8/OBUFT_pins<1> = BEL "iobuf_8/OBUFT" PINNAME OUT;
PIN "my_newip_22_0_LED_pin_0_OBUF_pins<1>" TIG;
PIN "my_newip_22_0_LED_pin_1_OBUF_pins<1>" TIG;
PIN "my_newip_22_0_LED_pin_2_OBUF_pins<1>" TIG;
PIN "my_newip_22_0_LED_pin_3_OBUF_pins<1>" TIG;
PIN "my_newip_22_0_LED_pin_4_OBUF_pins<1>" TIG;
PIN "fpga_0_LEDs_4Bit_GPIO_IO_pin<0>_pins<0>" TIG;
PIN "fpga_0_LEDs_4Bit_GPIO_IO_pin<1>_pins<0>" TIG;
PIN "fpga_0_LEDs_4Bit_GPIO_IO_pin<2>_pins<0>" TIG;
PIN "fpga_0_LEDs_4Bit_GPIO_IO_pin<3>_pins<0>" TIG;
PIN "fpga_0_Push_Buttons_Position_GPIO_IO_pin<0>_pins<0>" TIG;
PIN "fpga_0_Push_Buttons_Position_GPIO_IO_pin<1>_pins<0>" TIG;
PIN "fpga_0_Push_Buttons_Position_GPIO_IO_pin<2>_pins<0>" TIG;
PIN "fpga_0_Push_Buttons_Position_GPIO_IO_pin<3>_pins<0>" TIG;
PIN "fpga_0_Push_Buttons_Position_GPIO_IO_pin<4>_pins<0>" TIG;
PIN "fpga_0_rst_1_sys_rst_pin_pins<0>" TIG;
PIN "iobuf_0/OBUFT_pins<1>" TIG;
PIN "iobuf_1/OBUFT_pins<1>" TIG;
PIN "iobuf_2/OBUFT_pins<1>" TIG;
PIN "iobuf_3/OBUFT_pins<1>" TIG;
PIN "iobuf_4/OBUFT_pins<1>" TIG;
PIN "iobuf_5/OBUFT_pins<1>" TIG;
PIN "iobuf_6/OBUFT_pins<1>" TIG;
PIN "iobuf_7/OBUFT_pins<1>" TIG;
PIN "iobuf_8/OBUFT_pins<1>" TIG;
SCHEMATIC END;

