{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1673335381095 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1673335381095 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab9 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"lab9\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673335381107 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673335381143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673335381143 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673335381404 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673335381407 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673335381471 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673335381471 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673335381471 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673335381471 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673335381471 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673335381471 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673335381471 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673335381471 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673335381471 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673335381471 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 4158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673335381477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 4160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673335381477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 4162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673335381477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 4164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673335381477 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 4166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673335381477 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673335381477 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673335381478 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "40 " "The Timing Analyzer is analyzing 40 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1673335382524 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab9.sdc " "Synopsys Design Constraints File file not found: 'lab9.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1673335382525 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1673335382526 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[4\]\|combout " "Node \"ro_2\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~2\|dataa " "Node \"ro_2\|Mux0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~2\|combout " "Node \"ro_2\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~3\|datab " "Node \"ro_2\|Mux0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~3\|combout " "Node \"ro_2\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~7\|dataa " "Node \"ro_2\|Mux0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~7\|combout " "Node \"ro_2\|Mux0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~0\|dataa " "Node \"ro_2\|Mux0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~0\|combout " "Node \"ro_2\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[0\]\|datad " "Node \"ro_2\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[0\]\|combout " "Node \"ro_2\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~1\|dataa " "Node \"ro_2\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~1\|combout " "Node \"ro_2\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~3\|dataa " "Node \"ro_2\|Mux0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[1\]\|dataa " "Node \"ro_2\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[1\]\|combout " "Node \"ro_2\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[2\]\|dataa " "Node \"ro_2\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[2\]\|combout " "Node \"ro_2\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|Mux0~1\|datab " "Node \"ro_2\|Mux0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[3\]\|dataa " "Node \"ro_2\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[3\]\|combout " "Node \"ro_2\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""} { "Warning" "WSTA_SCC_NODE" "ro_2\|chain\[4\]\|dataa " "Node \"ro_2\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382531 ""}  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673335382531 ""}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~0\|combout " "Node \"ro_1\|Mux0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[0\]\|datad " "Node \"ro_1\|chain\[0\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[0\]\|combout " "Node \"ro_1\|chain\[0\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~1\|dataa " "Node \"ro_1\|Mux0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~1\|combout " "Node \"ro_1\|Mux0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~3\|dataa " "Node \"ro_1\|Mux0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~3\|combout " "Node \"ro_1\|Mux0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~7\|dataa " "Node \"ro_1\|Mux0~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~7\|combout " "Node \"ro_1\|Mux0~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~0\|dataa " "Node \"ro_1\|Mux0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[1\]\|dataa " "Node \"ro_1\|chain\[1\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[1\]\|combout " "Node \"ro_1\|chain\[1\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[2\]\|dataa " "Node \"ro_1\|chain\[2\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[2\]\|combout " "Node \"ro_1\|chain\[2\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~1\|datab " "Node \"ro_1\|Mux0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[3\]\|dataa " "Node \"ro_1\|chain\[3\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[3\]\|combout " "Node \"ro_1\|chain\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[4\]\|dataa " "Node \"ro_1\|chain\[4\]\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|chain\[4\]\|combout " "Node \"ro_1\|chain\[4\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~2\|dataa " "Node \"ro_1\|Mux0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~2\|combout " "Node \"ro_1\|Mux0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""} { "Warning" "WSTA_SCC_NODE" "ro_1\|Mux0~3\|datab " "Node \"ro_1\|Mux0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1673335382532 ""}  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 28 -1 0 } } { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1673335382532 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux1  from: dataa  to: combout " "Cell: Mux1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux4  from: dataa  to: combout " "Cell: Mux4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5  from: dataa  to: combout " "Cell: Mux5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ro_1\|Mux0~0\|datac  to: ro_1\|chain\[4\]\|combout " "From: ro_1\|Mux0~0\|datac  to: ro_1\|chain\[4\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|Mux0~10  from: datac  to: combout " "Cell: ro_1\|Mux0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|Mux0~11  from: datac  to: combout " "Cell: ro_1\|Mux0~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|Mux0~12  from: datac  to: combout " "Cell: ro_1\|Mux0~12  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|Mux0~13  from: datac  to: combout " "Cell: ro_1\|Mux0~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ro_1\|Mux0~1\|datac  to: ro_1\|chain\[4\]\|combout " "From: ro_1\|Mux0~1\|datac  to: ro_1\|chain\[4\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ro_1\|Mux0~2\|datac  to: ro_1\|chain\[4\]\|combout " "From: ro_1\|Mux0~2\|datac  to: ro_1\|chain\[4\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ro_1\|Mux0~3\|datac  to: ro_1\|chain\[4\]\|combout " "From: ro_1\|Mux0~3\|datac  to: ro_1\|chain\[4\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|Mux0~4  from: datac  to: combout " "Cell: ro_1\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|Mux0~5  from: datac  to: combout " "Cell: ro_1\|Mux0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|Mux0~6  from: datac  to: combout " "Cell: ro_1\|Mux0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|Mux0~8  from: datac  to: combout " "Cell: ro_1\|Mux0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|Mux0~9  from: datac  to: combout " "Cell: ro_1\|Mux0~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|process_0~33  from: dataa  to: combout " "Cell: ro_1\|process_0~33  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|process_0~33  from: datad  to: combout " "Cell: ro_1\|process_0~33  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|process_0~35  from: dataa  to: combout " "Cell: ro_1\|process_0~35  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_1\|process_0~36  from: dataa  to: combout " "Cell: ro_1\|process_0~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ro_2\|Mux0~0\|datac  to: ro_2\|chain\[4\]\|combout " "From: ro_2\|Mux0~0\|datac  to: ro_2\|chain\[4\]\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_2\|Mux0~10  from: datac  to: combout " "Cell: ro_2\|Mux0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_2\|Mux0~13  from: datac  to: combout " "Cell: ro_2\|Mux0~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_2\|Mux0~14  from: datac  to: combout " "Cell: ro_2\|Mux0~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ro_2\|Mux0~3\|datac  to: ro_2\|Mux0~0\|combout " "From: ro_2\|Mux0~3\|datac  to: ro_2\|Mux0~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_2\|Mux0~6  from: datac  to: combout " "Cell: ro_2\|Mux0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: ro_2\|Mux0~7\|datac  to: ro_2\|Mux0~0\|combout " "From: ro_2\|Mux0~7\|datac  to: ro_2\|Mux0~0\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_2\|process_0~33  from: datac  to: combout " "Cell: ro_2\|process_0~33  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_2\|process_0~35  from: datab  to: combout " "Cell: ro_2\|process_0~35  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_2\|process_0~36  from: dataa  to: combout " "Cell: ro_2\|process_0~36  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ro_2\|process_0~37  from: datac  to: combout " "Cell: ro_2\|process_0~37  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1673335382535 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1673335382535 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1673335382540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1673335382541 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1673335382542 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50M~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673335382645 ""}  } { { "lab9.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/lab9.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 4153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673335382645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RO:ro_1\|Mux0~0  " "Automatically promoted node RO:ro_1\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673335382645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RO:ro_1\|chain\[0\] " "Destination node RO:ro_1\|chain\[0\]" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "d:/quartus/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RO:ro_1\|chain\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673335382645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673335382645 ""}  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673335382645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RO:ro_2\|Mux0~0  " "Automatically promoted node RO:ro_2\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673335382645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RO:ro_2\|chain\[0\] " "Destination node RO:ro_2\|chain\[0\]" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 15 -1 0 } } { "d:/quartus/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/intelfpga/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RO:ro_2\|chain\[0\]" } } } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673335382645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673335382645 ""}  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673335382645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RO:ro_1\|process_0~36  " "Automatically promoted node RO:ro_1\|process_0~36 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673335382645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RO:ro_1\|chain\[12\]_3228 " "Destination node RO:ro_1\|chain\[12\]_3228" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673335382645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RO:ro_1\|chain\[14\]_3467 " "Destination node RO:ro_1\|chain\[14\]_3467" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673335382645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RO:ro_1\|chain\[16\]_3694 " "Destination node RO:ro_1\|chain\[16\]_3694" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673335382645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673335382645 ""}  } { { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 4129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673335382645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RO:ro_2\|process_0~37  " "Automatically promoted node RO:ro_2\|process_0~37 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673335382645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RO:ro_2\|chain\[14\]_3467 " "Destination node RO:ro_2\|chain\[14\]_3467" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673335382645 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RO:ro_2\|chain\[16\]_3694 " "Destination node RO:ro_2\|chain\[16\]_3694" {  } { { "RO.vhd" "" { Text "D:/quartus/lab9_test/lab9/lab9/RO.vhd" 21 0 0 } } { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1673335382645 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1673335382645 ""}  } { { "temporary_test_loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 0 { 0 ""} 0 4131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673335382645 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673335382944 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673335382945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673335382946 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673335382947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673335382948 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673335382949 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673335382950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673335382950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673335383070 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673335383071 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673335383071 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673335383300 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673335383312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673335385259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673335385603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673335385640 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673335390707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673335390707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673335391111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X81_Y24 X91_Y36 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36" {  } { { "loc" "" { Generic "D:/quartus/lab9_test/lab9/lab9/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X81_Y24 to location X91_Y36"} { { 12 { 0 ""} 81 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673335394479 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673335394479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673335395862 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673335395862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673335395865 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.70 " "Total time spent on timing analysis during the Fitter is 1.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673335395978 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673335395993 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673335396280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673335396280 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673335396540 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673335397214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus/lab9_test/lab9/lab9/output_files/lab9.fit.smsg " "Generated suppressed messages file D:/quartus/lab9_test/lab9/lab9/output_files/lab9.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673335397782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 51 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5733 " "Peak virtual memory: 5733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673335398140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 15:23:18 2023 " "Processing ended: Tue Jan 10 15:23:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673335398140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673335398140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673335398140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673335398140 ""}
