GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\verilog\Test_SD\src\sdtest.v'
Undeclared symbol 'clko', assumed default net type 'wire'("C:\verilog\Test_SD\src\sdtest.v":27)
Undeclared symbol 'clko2', assumed default net type 'wire'("C:\verilog\Test_SD\src\sdtest.v":40)
Analyzing Verilog file 'C:\verilog\Test_SD\FPGA-SDcard-Reader-main\FPGA-SDcard-Reader-main\RTL\sd_file_reader.v'
Analyzing Verilog file 'C:\verilog\Test_SD\FPGA-SDcard-Reader-main\FPGA-SDcard-Reader-main\RTL\sd_reader.v'
Analyzing Verilog file 'C:\verilog\Test_SD\FPGA-SDcard-Reader-main\FPGA-SDcard-Reader-main\RTL\sdcmd_ctrl.v'
Analyzing Verilog file 'C:\verilog\Test_SD\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\verilog\Test_SD\src\gowin_clkdiv\gowin_clkdiv.v'
Compiling module 'File'("C:\verilog\Test_SD\src\sdtest.v":2)
Compiling module 'Gowin_rPLL'("C:\verilog\Test_SD\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'sd_file_reader(CLK_DIV=1)'("C:\verilog\Test_SD\FPGA-SDcard-Reader-main\FPGA-SDcard-Reader-main\RTL\sd_file_reader.v":12)
Compiling module 'sd_reader(CLK_DIV=3'b001)'("C:\verilog\Test_SD\FPGA-SDcard-Reader-main\FPGA-SDcard-Reader-main\RTL\sd_reader.v":10)
Compiling module 'sdcmd_ctrl'("C:\verilog\Test_SD\FPGA-SDcard-Reader-main\FPGA-SDcard-Reader-main\RTL\sdcmd_ctrl.v":10)
Compiling module 'Gowin_CLKDIV'("C:\verilog\Test_SD\src\gowin_clkdiv\gowin_clkdiv.v":10)
NOTE  (EX0101) : Current top module is "File"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\verilog\Test_SD\impl\gwsynthesis\Test_SD.vg" completed
[100%] Generate report file "C:\verilog\Test_SD\impl\gwsynthesis\Test_SD_syn.rpt.html" completed
GowinSynthesis finish
