CSR39_FH_INT_RX_MASK,VAR_0
CSR39_FH_INT_TX_MASK,VAR_1
CSR_FH_INT_STATUS,VAR_2
CSR_INT,VAR_3
CSR_INT_BIT_ALIVE,VAR_4
CSR_INT_BIT_FH_RX,VAR_5
CSR_INT_BIT_FH_TX,VAR_6
CSR_INT_BIT_HW_ERR,VAR_7
CSR_INT_BIT_SCD,VAR_8
CSR_INT_BIT_SW_ERR,VAR_9
CSR_INT_BIT_SW_RX,VAR_10
CSR_INT_BIT_WAKEUP,VAR_11
CSR_INT_MASK,VAR_12
D_ISR,FUNC_0
FH39_SRVC_CHNL,VAR_13
FH39_TCSR_CREDIT,FUNC_1
IL_DL_ISR,VAR_14
IL_ERR,FUNC_2
IL_WARN,FUNC_3
S_INT_ENABLED,VAR_15
_il_rd,FUNC_4
_il_wr,FUNC_5
il3945_rx_handle,FUNC_6
il_disable_interrupts,FUNC_7
il_enable_interrupts,FUNC_8
il_get_debug_level,FUNC_9
il_irq_handle_error,FUNC_10
il_rx_queue_update_write_ptr,FUNC_11
il_txq_update_write_ptr,FUNC_12
il_wr,FUNC_13
spin_lock_irqsave,FUNC_14
spin_unlock_irqrestore,FUNC_15
test_bit,FUNC_16
il3945_irq_tasklet,FUNC_17
il,VAR_16
inta,VAR_17
handled,VAR_18
inta_fh,VAR_19
flags,VAR_20
