LIBRARY ieee;
USE ieee.std_logic_1164.all;


	
ENTITY CACHE IS
	PORT (
			address_out: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
			data_in: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
			data_out: OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
			MemWrite, Clock: IN STD_LOGIC:
			);
			END ENTITY;
	
ARCHITECTURE Behavior OF CACHE IS
			TYPE cache_array IS ARRAY (11 DOWNTO 0) of STD_LOGIC_VECTOR (15 DOWNTO 0);
			TYPE int_address IS INTEGER RANGE 0 TO 11;
			-- CONVERTER STD_LOGIC EM INTEGER 
			-- ADICIONAR O ARRAY DE INSTRUÇÕES
			
			BEGIN
				PROCESS (Clock)
				BEGIN
					IF Clock'EVENT AND Clock = '1' THEN
						IF MemWrite = '0' THEN
						data_out <= cache_array(int_address);
						ELSE
						cache_array(int_address) <= data_in;
						END IF;
					END IF;
					END PROCESS;
			
			END Behavior;