// Seed: 1335156526
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_9 = 0;
  input wire id_1;
  wire id_3;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input wand id_2,
    output tri0 id_3,
    input supply1 id_4
    , id_15,
    input supply0 id_5,
    output wire id_6,
    input supply0 id_7,
    input wand id_8,
    input tri id_9,
    input tri1 id_10,
    output supply1 id_11,
    input tri1 id_12,
    output wire id_13
);
  logic [-1 : -1] id_16;
  module_0 modCall_1 (
      id_16,
      id_15
  );
  assign id_0  = (1'b0) + 1;
  assign id_15 = id_12;
endmodule
