
Day12-LDR_switch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001250  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000003c  080013e0  080013e0  000023e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800141c  0800141c  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  0800141c  0800141c  0000241c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001424  08001424  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001424  08001424  00002424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001428  08001428  00002428  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  0800142c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          0000016c  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200001c0  200001c0  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001f93  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000975  00000000  00000000  00005011  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001b0  00000000  00000000  00005988  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000121  00000000  00000000  00005b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000195cd  00000000  00000000  00005c59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000244a  00000000  00000000  0001f226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c4c7  00000000  00000000  00021670  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000adb37  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000009a8  00000000  00000000  000adb7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ae524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000066  00000000  00000000  000ae543  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080013c8 	.word	0x080013c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	080013c8 	.word	0x080013c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <ADC_Init>:
 *      Author: atharva
 */

#include "adc.h"

void ADC_Init(void) {
 8000270:	b480      	push	{r7}
 8000272:	af00      	add	r7, sp, #0
//    1. Enable GPIO peripheral clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8000274:	4b12      	ldr	r3, [pc, #72]	@ (80002c0 <ADC_Init+0x50>)
 8000276:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000278:	4a11      	ldr	r2, [pc, #68]	@ (80002c0 <ADC_Init+0x50>)
 800027a:	f043 0301 	orr.w	r3, r3, #1
 800027e:	6313      	str	r3, [r2, #48]	@ 0x30
//    2. Configure GPIO pin as analog mode (MODER = 0b11).
	GPIOA->MODER |= 3 << GPIO_MODER_MODE1_Pos;
 8000280:	4b10      	ldr	r3, [pc, #64]	@ (80002c4 <ADC_Init+0x54>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a0f      	ldr	r2, [pc, #60]	@ (80002c4 <ADC_Init+0x54>)
 8000286:	f043 030c 	orr.w	r3, r3, #12
 800028a:	6013      	str	r3, [r2, #0]
//    3. Enable ADC peripheral clock
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 800028c:	4b0c      	ldr	r3, [pc, #48]	@ (80002c0 <ADC_Init+0x50>)
 800028e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000290:	4a0b      	ldr	r2, [pc, #44]	@ (80002c0 <ADC_Init+0x50>)
 8000292:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000296:	6453      	str	r3, [r2, #68]	@ 0x44
//    4. Set ADC resolution as 12-bits (CR1 RES = 0b00) -- default
//    5. Enable single conversion (CR2 CONT = 0b0) -- default
//    6. Set number of conversions in a sequence (SQR1 L(3:0) = 0b000 for 1 conversion)
	ADC1->SQR1 |= (1-1) << ADC_SQR1_L_Pos;
 8000298:	4b0b      	ldr	r3, [pc, #44]	@ (80002c8 <ADC_Init+0x58>)
 800029a:	4a0b      	ldr	r2, [pc, #44]	@ (80002c8 <ADC_Init+0x58>)
 800029c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800029e:	62d3      	str	r3, [r2, #44]	@ 0x2c
//    7. Set channel number for conversions in sequence (e.g. SQR3 (5:0) = 0b00000 for channel 0).
	ADC1->SQR3 |= 1 << ADC_SQR3_SQ1_Pos;
 80002a0:	4b09      	ldr	r3, [pc, #36]	@ (80002c8 <ADC_Init+0x58>)
 80002a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80002a4:	4a08      	ldr	r2, [pc, #32]	@ (80002c8 <ADC_Init+0x58>)
 80002a6:	f043 0301 	orr.w	r3, r3, #1
 80002aa:	6353      	str	r3, [r2, #52]	@ 0x34
//    8. Enable ADC (CR2 ADON=0b1)
	ADC1->CR2 |= ADC_CR2_ADON;
 80002ac:	4b06      	ldr	r3, [pc, #24]	@ (80002c8 <ADC_Init+0x58>)
 80002ae:	689b      	ldr	r3, [r3, #8]
 80002b0:	4a05      	ldr	r2, [pc, #20]	@ (80002c8 <ADC_Init+0x58>)
 80002b2:	f043 0301 	orr.w	r3, r3, #1
 80002b6:	6093      	str	r3, [r2, #8]
}
 80002b8:	bf00      	nop
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bc80      	pop	{r7}
 80002be:	4770      	bx	lr
 80002c0:	40023800 	.word	0x40023800
 80002c4:	40020000 	.word	0x40020000
 80002c8:	40012000 	.word	0x40012000

080002cc <ADC_GetValue>:

uint16_t ADC_GetValue(void) {
 80002cc:	b480      	push	{r7}
 80002ce:	af00      	add	r7, sp, #0
//    1. Start the conversion (CR2 SWSTART)
	ADC1->CR2 |= ADC_CR2_SWSTART;
 80002d0:	4b09      	ldr	r3, [pc, #36]	@ (80002f8 <ADC_GetValue+0x2c>)
 80002d2:	689b      	ldr	r3, [r3, #8]
 80002d4:	4a08      	ldr	r2, [pc, #32]	@ (80002f8 <ADC_GetValue+0x2c>)
 80002d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80002da:	6093      	str	r3, [r2, #8]
//    2. Wait for end of conversion (SR EOC bit)
	while(!(ADC1->SR & ADC_SR_EOC))
 80002dc:	bf00      	nop
 80002de:	4b06      	ldr	r3, [pc, #24]	@ (80002f8 <ADC_GetValue+0x2c>)
 80002e0:	681b      	ldr	r3, [r3, #0]
 80002e2:	f003 0302 	and.w	r3, r3, #2
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	d0f9      	beq.n	80002de <ADC_GetValue+0x12>
		;
//    3. Read ADC data register (DR)
	return ADC1->DR;
 80002ea:	4b03      	ldr	r3, [pc, #12]	@ (80002f8 <ADC_GetValue+0x2c>)
 80002ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002ee:	b29b      	uxth	r3, r3
}
 80002f0:	4618      	mov	r0, r3
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bc80      	pop	{r7}
 80002f6:	4770      	bx	lr
 80002f8:	40012000 	.word	0x40012000

080002fc <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 80002fc:	b480      	push	{r7}
 80002fe:	b085      	sub	sp, #20
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000304:	4b0e      	ldr	r3, [pc, #56]	@ (8000340 <DelayMs+0x44>)
 8000306:	685b      	ldr	r3, [r3, #4]
 8000308:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800030a:	4b0e      	ldr	r3, [pc, #56]	@ (8000344 <DelayMs+0x48>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	4a0e      	ldr	r2, [pc, #56]	@ (8000348 <DelayMs+0x4c>)
 8000310:	fba2 2303 	umull	r2, r3, r2, r3
 8000314:	099b      	lsrs	r3, r3, #6
 8000316:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	68ba      	ldr	r2, [r7, #8]
 800031c:	fb02 f303 	mul.w	r3, r2, r3
 8000320:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000322:	bf00      	nop
 8000324:	4b06      	ldr	r3, [pc, #24]	@ (8000340 <DelayMs+0x44>)
 8000326:	685a      	ldr	r2, [r3, #4]
 8000328:	68fb      	ldr	r3, [r7, #12]
 800032a:	1ad2      	subs	r2, r2, r3
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	429a      	cmp	r2, r3
 8000330:	d3f8      	bcc.n	8000324 <DelayMs+0x28>
}
 8000332:	bf00      	nop
 8000334:	bf00      	nop
 8000336:	3714      	adds	r7, #20
 8000338:	46bd      	mov	sp, r7
 800033a:	bc80      	pop	{r7}
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop
 8000340:	e0001000 	.word	0xe0001000
 8000344:	20000000 	.word	0x20000000
 8000348:	10624dd3 	.word	0x10624dd3

0800034c <I2CStart>:
 *      Author: atharva
 */

#include "i2c.h"

void I2CStart() {
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
	I2C1->CR1 |= I2C_CR1_START;
 8000350:	4b08      	ldr	r3, [pc, #32]	@ (8000374 <I2CStart+0x28>)
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a07      	ldr	r2, [pc, #28]	@ (8000374 <I2CStart+0x28>)
 8000356:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800035a:	6013      	str	r3, [r2, #0]
	while(!(I2C1->SR1 & I2C_SR1_SB));
 800035c:	bf00      	nop
 800035e:	4b05      	ldr	r3, [pc, #20]	@ (8000374 <I2CStart+0x28>)
 8000360:	695b      	ldr	r3, [r3, #20]
 8000362:	f003 0301 	and.w	r3, r3, #1
 8000366:	2b00      	cmp	r3, #0
 8000368:	d0f9      	beq.n	800035e <I2CStart+0x12>
}
 800036a:	bf00      	nop
 800036c:	bf00      	nop
 800036e:	46bd      	mov	sp, r7
 8000370:	bc80      	pop	{r7}
 8000372:	4770      	bx	lr
 8000374:	40005400 	.word	0x40005400

08000378 <I2CStop>:

void I2CRepeatStart() {
	I2CStart();
}

void I2CStop() {
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_STOP;
 800037c:	4b08      	ldr	r3, [pc, #32]	@ (80003a0 <I2CStop+0x28>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	4a07      	ldr	r2, [pc, #28]	@ (80003a0 <I2CStop+0x28>)
 8000382:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000386:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR2 & I2C_SR2_BUSY));
 8000388:	bf00      	nop
 800038a:	4b05      	ldr	r3, [pc, #20]	@ (80003a0 <I2CStop+0x28>)
 800038c:	699b      	ldr	r3, [r3, #24]
 800038e:	f003 0302 	and.w	r3, r3, #2
 8000392:	2b00      	cmp	r3, #0
 8000394:	d0f9      	beq.n	800038a <I2CStop+0x12>
}
 8000396:	bf00      	nop
 8000398:	bf00      	nop
 800039a:	46bd      	mov	sp, r7
 800039c:	bc80      	pop	{r7}
 800039e:	4770      	bx	lr
 80003a0:	40005400 	.word	0x40005400

080003a4 <I2CSendSlaveAddress>:

void I2CSendSlaveAddress(uint8_t slaveaddr) {
 80003a4:	b480      	push	{r7}
 80003a6:	b083      	sub	sp, #12
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	4603      	mov	r3, r0
 80003ac:	71fb      	strb	r3, [r7, #7]
	//send slaveaddr
	//wait until address is sent
	I2C1->DR = slaveaddr;
 80003ae:	4a09      	ldr	r2, [pc, #36]	@ (80003d4 <I2CSendSlaveAddress+0x30>)
 80003b0:	79fb      	ldrb	r3, [r7, #7]
 80003b2:	6113      	str	r3, [r2, #16]
	while (!(I2C1->SR1 & I2C_SR1_ADDR));
 80003b4:	bf00      	nop
 80003b6:	4b07      	ldr	r3, [pc, #28]	@ (80003d4 <I2CSendSlaveAddress+0x30>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	f003 0302 	and.w	r3, r3, #2
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d0f9      	beq.n	80003b6 <I2CSendSlaveAddress+0x12>
	//dummy read to clear flags
	(void)I2C1->SR1;
 80003c2:	4b04      	ldr	r3, [pc, #16]	@ (80003d4 <I2CSendSlaveAddress+0x30>)
 80003c4:	695b      	ldr	r3, [r3, #20]
	(void)I2C1->SR2; //clear addr condition
 80003c6:	4b03      	ldr	r3, [pc, #12]	@ (80003d4 <I2CSendSlaveAddress+0x30>)
 80003c8:	699b      	ldr	r3, [r3, #24]
}
 80003ca:	bf00      	nop
 80003cc:	370c      	adds	r7, #12
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bc80      	pop	{r7}
 80003d2:	4770      	bx	lr
 80003d4:	40005400 	.word	0x40005400

080003d8 <I2CSendData>:

void I2CSendData(uint8_t val) {
 80003d8:	b480      	push	{r7}
 80003da:	b083      	sub	sp, #12
 80003dc:	af00      	add	r7, sp, #0
 80003de:	4603      	mov	r3, r0
 80003e0:	71fb      	strb	r3, [r7, #7]
	//send data in write mode
	//wait until address is sent
	while (!(I2C1->SR1 & I2C_SR1_TXE));
 80003e2:	bf00      	nop
 80003e4:	4b0a      	ldr	r3, [pc, #40]	@ (8000410 <I2CSendData+0x38>)
 80003e6:	695b      	ldr	r3, [r3, #20]
 80003e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d0f9      	beq.n	80003e4 <I2CSendData+0xc>
	//write dr and clear flags
	I2C1->DR = val;
 80003f0:	4a07      	ldr	r2, [pc, #28]	@ (8000410 <I2CSendData+0x38>)
 80003f2:	79fb      	ldrb	r3, [r7, #7]
 80003f4:	6113      	str	r3, [r2, #16]
	//wait until data byte is transferred
	while (!(I2C1->SR1 & I2C_SR1_BTF));
 80003f6:	bf00      	nop
 80003f8:	4b05      	ldr	r3, [pc, #20]	@ (8000410 <I2CSendData+0x38>)
 80003fa:	695b      	ldr	r3, [r3, #20]
 80003fc:	f003 0304 	and.w	r3, r3, #4
 8000400:	2b00      	cmp	r3, #0
 8000402:	d0f9      	beq.n	80003f8 <I2CSendData+0x20>
}
 8000404:	bf00      	nop
 8000406:	bf00      	nop
 8000408:	370c      	adds	r7, #12
 800040a:	46bd      	mov	sp, r7
 800040c:	bc80      	pop	{r7}
 800040e:	4770      	bx	lr
 8000410:	40005400 	.word	0x40005400

08000414 <I2CIsDeviceReady>:
	// read content and clear flags
	val = I2C1->DR;
	return val;
}

int I2CIsDeviceReady(uint8_t slaveaddr) {
 8000414:	b480      	push	{r7}
 8000416:	b083      	sub	sp, #12
 8000418:	af00      	add	r7, sp, #0
 800041a:	4603      	mov	r3, r0
 800041c:	71fb      	strb	r3, [r7, #7]
	//send slaveaddr of write
	slaveaddr &= ~BV(0);
 800041e:	79fb      	ldrb	r3, [r7, #7]
 8000420:	f023 0301 	bic.w	r3, r3, #1
 8000424:	71fb      	strb	r3, [r7, #7]
	//wait until address is sent
	I2C1->DR = slaveaddr;
 8000426:	4a09      	ldr	r2, [pc, #36]	@ (800044c <I2CIsDeviceReady+0x38>)
 8000428:	79fb      	ldrb	r3, [r7, #7]
 800042a:	6113      	str	r3, [r2, #16]
	while (!(I2C1->SR1 & I2C_SR1_ADDR));
 800042c:	bf00      	nop
 800042e:	4b07      	ldr	r3, [pc, #28]	@ (800044c <I2CIsDeviceReady+0x38>)
 8000430:	695b      	ldr	r3, [r3, #20]
 8000432:	f003 0302 	and.w	r3, r3, #2
 8000436:	2b00      	cmp	r3, #0
 8000438:	d0f9      	beq.n	800042e <I2CIsDeviceReady+0x1a>
	//dummy ready to clear flags
	(void)I2C1->SR2; //clear addr condition
 800043a:	4b04      	ldr	r3, [pc, #16]	@ (800044c <I2CIsDeviceReady+0x38>)
 800043c:	699b      	ldr	r3, [r3, #24]
	return 1;
 800043e:	2301      	movs	r3, #1
}
 8000440:	4618      	mov	r0, r3
 8000442:	370c      	adds	r7, #12
 8000444:	46bd      	mov	sp, r7
 8000446:	bc80      	pop	{r7}
 8000448:	4770      	bx	lr
 800044a:	bf00      	nop
 800044c:	40005400 	.word	0x40005400

08000450 <I2CInit>:

void I2CInit() {
 8000450:	b580      	push	{r7, lr}
 8000452:	af00      	add	r7, sp, #0
    // enable GPIOB clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000454:	4b43      	ldr	r3, [pc, #268]	@ (8000564 <I2CInit+0x114>)
 8000456:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000458:	4a42      	ldr	r2, [pc, #264]	@ (8000564 <I2CInit+0x114>)
 800045a:	f043 0302 	orr.w	r3, r3, #2
 800045e:	6313      	str	r3, [r2, #48]	@ 0x30
	DelayMs(50);
 8000460:	2032      	movs	r0, #50	@ 0x32
 8000462:	f7ff ff4b 	bl	80002fc <DelayMs>

    // setup I2C pins
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000466:	4b3f      	ldr	r3, [pc, #252]	@ (8000564 <I2CInit+0x114>)
 8000468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800046a:	4a3e      	ldr	r2, [pc, #248]	@ (8000564 <I2CInit+0x114>)
 800046c:	f043 0302 	orr.w	r3, r3, #2
 8000470:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIOB->MODER &= ~(3U << I2C1_SCL*2); // PB6
 8000472:	4b3d      	ldr	r3, [pc, #244]	@ (8000568 <I2CInit+0x118>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a3c      	ldr	r2, [pc, #240]	@ (8000568 <I2CInit+0x118>)
 8000478:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800047c:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2 << I2C1_SCL*2); // AF
 800047e:	4b3a      	ldr	r3, [pc, #232]	@ (8000568 <I2CInit+0x118>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4a39      	ldr	r2, [pc, #228]	@ (8000568 <I2CInit+0x118>)
 8000484:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000488:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1 << I2C1_SCL);   // open-drain
 800048a:	4b37      	ldr	r3, [pc, #220]	@ (8000568 <I2CInit+0x118>)
 800048c:	685b      	ldr	r3, [r3, #4]
 800048e:	4a36      	ldr	r2, [pc, #216]	@ (8000568 <I2CInit+0x118>)
 8000490:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000494:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~(3U << I2C1_SCL*2); // no pull-up/down
 8000496:	4b34      	ldr	r3, [pc, #208]	@ (8000568 <I2CInit+0x118>)
 8000498:	68db      	ldr	r3, [r3, #12]
 800049a:	4a33      	ldr	r2, [pc, #204]	@ (8000568 <I2CInit+0x118>)
 800049c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80004a0:	60d3      	str	r3, [r2, #12]
    GPIOB->MODER &= ~(3U << I2C1_SDA*2); // PB7
 80004a2:	4b31      	ldr	r3, [pc, #196]	@ (8000568 <I2CInit+0x118>)
 80004a4:	681b      	ldr	r3, [r3, #0]
 80004a6:	4a30      	ldr	r2, [pc, #192]	@ (8000568 <I2CInit+0x118>)
 80004a8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80004ac:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2 << I2C1_SDA*2); // AF
 80004ae:	4b2e      	ldr	r3, [pc, #184]	@ (8000568 <I2CInit+0x118>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	4a2d      	ldr	r2, [pc, #180]	@ (8000568 <I2CInit+0x118>)
 80004b4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80004b8:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1 << I2C1_SDA);   // open-drain
 80004ba:	4b2b      	ldr	r3, [pc, #172]	@ (8000568 <I2CInit+0x118>)
 80004bc:	685b      	ldr	r3, [r3, #4]
 80004be:	4a2a      	ldr	r2, [pc, #168]	@ (8000568 <I2CInit+0x118>)
 80004c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80004c4:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~(3U << I2C1_SDA*2); // no pull-up/down
 80004c6:	4b28      	ldr	r3, [pc, #160]	@ (8000568 <I2CInit+0x118>)
 80004c8:	68db      	ldr	r3, [r3, #12]
 80004ca:	4a27      	ldr	r2, [pc, #156]	@ (8000568 <I2CInit+0x118>)
 80004cc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80004d0:	60d3      	str	r3, [r2, #12]

    // choose AF4 for I2C1 in Alternate Function registers
    GPIOB->AFR[0] |= (4 << GPIO_AFRL_AFSEL6_Pos); // for pin 6
 80004d2:	4b25      	ldr	r3, [pc, #148]	@ (8000568 <I2CInit+0x118>)
 80004d4:	6a1b      	ldr	r3, [r3, #32]
 80004d6:	4a24      	ldr	r2, [pc, #144]	@ (8000568 <I2CInit+0x118>)
 80004d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80004dc:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |= (4 << GPIO_AFRL_AFSEL7_Pos); // for pin 7
 80004de:	4b22      	ldr	r3, [pc, #136]	@ (8000568 <I2CInit+0x118>)
 80004e0:	6a1b      	ldr	r3, [r3, #32]
 80004e2:	4a21      	ldr	r2, [pc, #132]	@ (8000568 <I2CInit+0x118>)
 80004e4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80004e8:	6213      	str	r3, [r2, #32]

    //enable I2C clock
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 80004ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000564 <I2CInit+0x114>)
 80004ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80004ee:	4a1d      	ldr	r2, [pc, #116]	@ (8000564 <I2CInit+0x114>)
 80004f0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80004f4:	6413      	str	r3, [r2, #64]	@ 0x40
    DelayMs(50);
 80004f6:	2032      	movs	r0, #50	@ 0x32
 80004f8:	f7ff ff00 	bl	80002fc <DelayMs>
    // reset and clear reg
    I2C1->CR1 = I2C_CR1_SWRST;
 80004fc:	4b1b      	ldr	r3, [pc, #108]	@ (800056c <I2CInit+0x11c>)
 80004fe:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000502:	601a      	str	r2, [r3, #0]
    I2C1->CR1 = 0;
 8000504:	4b19      	ldr	r3, [pc, #100]	@ (800056c <I2CInit+0x11c>)
 8000506:	2200      	movs	r2, #0
 8000508:	601a      	str	r2, [r3, #0]

    I2C1->CR2 &= ~(I2C_CR2_ITERREN); // disable error interrupt
 800050a:	4b18      	ldr	r3, [pc, #96]	@ (800056c <I2CInit+0x11c>)
 800050c:	685b      	ldr	r3, [r3, #4]
 800050e:	4a17      	ldr	r2, [pc, #92]	@ (800056c <I2CInit+0x11c>)
 8000510:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000514:	6053      	str	r3, [r2, #4]
    I2C1->CCR &= ~(1 << I2C_CCR_FS_Pos);
 8000516:	4b15      	ldr	r3, [pc, #84]	@ (800056c <I2CInit+0x11c>)
 8000518:	69db      	ldr	r3, [r3, #28]
 800051a:	4a14      	ldr	r2, [pc, #80]	@ (800056c <I2CInit+0x11c>)
 800051c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000520:	61d3      	str	r3, [r2, #28]
    //enable ack
    I2C1->CR1 |= (1 << I2C_CR1_ACK_Pos);
 8000522:	4b12      	ldr	r3, [pc, #72]	@ (800056c <I2CInit+0x11c>)
 8000524:	681b      	ldr	r3, [r3, #0]
 8000526:	4a11      	ldr	r2, [pc, #68]	@ (800056c <I2CInit+0x11c>)
 8000528:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800052c:	6013      	str	r3, [r2, #0]
        // Thigh and Tlow needs to be 5us each

        // Let's pick fPCLK1 = 16Mhz, TPCLK1 = 1/16Mhz = 62.5ns
        // Thigh = CCR * TPCLK1 => 5us = CCR * 62.5ns
        // CCR = 80
    I2C1->CR2 |= (16 << I2C_CR2_FREQ_Pos); // 16Mhz PCLK
 800052e:	4b0f      	ldr	r3, [pc, #60]	@ (800056c <I2CInit+0x11c>)
 8000530:	685b      	ldr	r3, [r3, #4]
 8000532:	4a0e      	ldr	r2, [pc, #56]	@ (800056c <I2CInit+0x11c>)
 8000534:	f043 0310 	orr.w	r3, r3, #16
 8000538:	6053      	str	r3, [r2, #4]
    I2C1->CCR |= (80 << I2C_CCR_CCR_Pos);
 800053a:	4b0c      	ldr	r3, [pc, #48]	@ (800056c <I2CInit+0x11c>)
 800053c:	69db      	ldr	r3, [r3, #28]
 800053e:	4a0b      	ldr	r2, [pc, #44]	@ (800056c <I2CInit+0x11c>)
 8000540:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8000544:	61d3      	str	r3, [r2, #28]
        // Maximum rise time.
        // Calculation is (maximum_rise_time / Tpclk) + 1
        // In SM mode maximum allowed SCL rise time is 1000ns
        // For TPCLK1 = 62.5ns => (1000ns / 62.5ns) + 1 = 16 + 1 = 17
    I2C1->TRISE |= (17 << I2C_TRISE_TRISE_Pos); // program Trise to 17 for 100khz
 8000546:	4b09      	ldr	r3, [pc, #36]	@ (800056c <I2CInit+0x11c>)
 8000548:	6a1b      	ldr	r3, [r3, #32]
 800054a:	4a08      	ldr	r2, [pc, #32]	@ (800056c <I2CInit+0x11c>)
 800054c:	f043 0311 	orr.w	r3, r3, #17
 8000550:	6213      	str	r3, [r2, #32]
        // Enable I2C
    I2C1->CR1 |= I2C_CR1_PE;
 8000552:	4b06      	ldr	r3, [pc, #24]	@ (800056c <I2CInit+0x11c>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4a05      	ldr	r2, [pc, #20]	@ (800056c <I2CInit+0x11c>)
 8000558:	f043 0301 	orr.w	r3, r3, #1
 800055c:	6013      	str	r3, [r2, #0]
}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40023800 	.word	0x40023800
 8000568:	40020400 	.word	0x40020400
 800056c:	40005400 	.word	0x40005400

08000570 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000578:	4b0e      	ldr	r3, [pc, #56]	@ (80005b4 <DelayMs+0x44>)
 800057a:	685b      	ldr	r3, [r3, #4]
 800057c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800057e:	4b0e      	ldr	r3, [pc, #56]	@ (80005b8 <DelayMs+0x48>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	4a0e      	ldr	r2, [pc, #56]	@ (80005bc <DelayMs+0x4c>)
 8000584:	fba2 2303 	umull	r2, r3, r2, r3
 8000588:	099b      	lsrs	r3, r3, #6
 800058a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	68ba      	ldr	r2, [r7, #8]
 8000590:	fb02 f303 	mul.w	r3, r2, r3
 8000594:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000596:	bf00      	nop
 8000598:	4b06      	ldr	r3, [pc, #24]	@ (80005b4 <DelayMs+0x44>)
 800059a:	685a      	ldr	r2, [r3, #4]
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	1ad2      	subs	r2, r2, r3
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	429a      	cmp	r2, r3
 80005a4:	d3f8      	bcc.n	8000598 <DelayMs+0x28>
}
 80005a6:	bf00      	nop
 80005a8:	bf00      	nop
 80005aa:	3714      	adds	r7, #20
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bc80      	pop	{r7}
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	e0001000 	.word	0xe0001000
 80005b8:	20000000 	.word	0x20000000
 80005bc:	10624dd3 	.word	0x10624dd3

080005c0 <LcdWriteByte>:
 *      Author: atharva
 */

#include "i2c_lcd.h"

void LcdWriteByte(uint8_t val) {
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	4603      	mov	r3, r0
 80005c8:	71fb      	strb	r3, [r7, #7]
	I2CStart();
 80005ca:	f7ff febf 	bl	800034c <I2CStart>
	I2CSendSlaveAddress(LCD_SLAVE_ADDR_W);
 80005ce:	204e      	movs	r0, #78	@ 0x4e
 80005d0:	f7ff fee8 	bl	80003a4 <I2CSendSlaveAddress>
	I2CSendData(val);
 80005d4:	79fb      	ldrb	r3, [r7, #7]
 80005d6:	4618      	mov	r0, r3
 80005d8:	f7ff fefe 	bl	80003d8 <I2CSendData>
	I2CStop();
 80005dc:	f7ff fecc 	bl	8000378 <I2CStop>
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <LcdWrite>:

void LcdWrite(uint8_t rs, uint8_t val) {
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b084      	sub	sp, #16
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	460a      	mov	r2, r1
 80005f2:	71fb      	strb	r3, [r7, #7]
 80005f4:	4613      	mov	r3, r2
 80005f6:	71bb      	strb	r3, [r7, #6]
	uint8_t high = val & 0xF0, low = (val << 4) & 0xF0;
 80005f8:	79bb      	ldrb	r3, [r7, #6]
 80005fa:	f023 030f 	bic.w	r3, r3, #15
 80005fe:	73fb      	strb	r3, [r7, #15]
 8000600:	79bb      	ldrb	r3, [r7, #6]
 8000602:	011b      	lsls	r3, r3, #4
 8000604:	73bb      	strb	r3, [r7, #14]
	uint8_t bvrs = (rs == LCD_CMD) ? 0 : BV(LCD_RS);
 8000606:	79fb      	ldrb	r3, [r7, #7]
 8000608:	2b80      	cmp	r3, #128	@ 0x80
 800060a:	bf14      	ite	ne
 800060c:	2301      	movne	r3, #1
 800060e:	2300      	moveq	r3, #0
 8000610:	b2db      	uxtb	r3, r3
 8000612:	737b      	strb	r3, [r7, #13]
	LcdWriteByte(high | bvrs | BV(LCD_EN) | BV(LCD_BL));
 8000614:	7bfa      	ldrb	r2, [r7, #15]
 8000616:	7b7b      	ldrb	r3, [r7, #13]
 8000618:	4313      	orrs	r3, r2
 800061a:	b2db      	uxtb	r3, r3
 800061c:	f043 030c 	orr.w	r3, r3, #12
 8000620:	b2db      	uxtb	r3, r3
 8000622:	4618      	mov	r0, r3
 8000624:	f7ff ffcc 	bl	80005c0 <LcdWriteByte>
	DelayMs(1);
 8000628:	2001      	movs	r0, #1
 800062a:	f7ff ffa1 	bl	8000570 <DelayMs>
	LcdWriteByte(high | bvrs | BV(LCD_BL));
 800062e:	7bfa      	ldrb	r2, [r7, #15]
 8000630:	7b7b      	ldrb	r3, [r7, #13]
 8000632:	4313      	orrs	r3, r2
 8000634:	b2db      	uxtb	r3, r3
 8000636:	f043 0308 	orr.w	r3, r3, #8
 800063a:	b2db      	uxtb	r3, r3
 800063c:	4618      	mov	r0, r3
 800063e:	f7ff ffbf 	bl	80005c0 <LcdWriteByte>

	LcdWriteByte(low | bvrs | BV(LCD_EN) | BV(LCD_BL));
 8000642:	7bba      	ldrb	r2, [r7, #14]
 8000644:	7b7b      	ldrb	r3, [r7, #13]
 8000646:	4313      	orrs	r3, r2
 8000648:	b2db      	uxtb	r3, r3
 800064a:	f043 030c 	orr.w	r3, r3, #12
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff ffb5 	bl	80005c0 <LcdWriteByte>
	DelayMs(1);
 8000656:	2001      	movs	r0, #1
 8000658:	f7ff ff8a 	bl	8000570 <DelayMs>
	LcdWriteByte(low | bvrs | BV(LCD_BL));
 800065c:	7bba      	ldrb	r2, [r7, #14]
 800065e:	7b7b      	ldrb	r3, [r7, #13]
 8000660:	4313      	orrs	r3, r2
 8000662:	b2db      	uxtb	r3, r3
 8000664:	f043 0308 	orr.w	r3, r3, #8
 8000668:	b2db      	uxtb	r3, r3
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff ffa8 	bl	80005c0 <LcdWriteByte>
}
 8000670:	bf00      	nop
 8000672:	3710      	adds	r7, #16
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <LcdInit>:

// As per 4-bit initialization sequence mentioned HD44780 datasheet fig 24 (page 46)
int LcdInit() {
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
	// wait for min 15 ms (for 5V)
	DelayMs(20);
 800067e:	2014      	movs	r0, #20
 8000680:	f7ff ff76 	bl	8000570 <DelayMs>
	I2CInit();
 8000684:	f7ff fee4 	bl	8000450 <I2CInit>
	// check if lcd is ready
	I2CStart();
 8000688:	f7ff fe60 	bl	800034c <I2CStart>
	int ret = I2CIsDeviceReady(LCD_SLAVE_ADDR_W);
 800068c:	204e      	movs	r0, #78	@ 0x4e
 800068e:	f7ff fec1 	bl	8000414 <I2CIsDeviceReady>
 8000692:	6078      	str	r0, [r7, #4]
	I2CStop();
 8000694:	f7ff fe70 	bl	8000378 <I2CStop>
	if(!ret)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2b00      	cmp	r3, #0
 800069c:	d101      	bne.n	80006a2 <LcdInit+0x2a>
		return 0;
 800069e:	2300      	movs	r3, #0
 80006a0:	e04a      	b.n	8000738 <LcdInit+0xc0>

	// attention sequence
	LcdWriteByte(LCD_FN_SET_8BIT | BV(LCD_EN));
 80006a2:	2034      	movs	r0, #52	@ 0x34
 80006a4:	f7ff ff8c 	bl	80005c0 <LcdWriteByte>
	__NOP();
 80006a8:	bf00      	nop
	LcdWriteByte(LCD_FN_SET_8BIT);
 80006aa:	2030      	movs	r0, #48	@ 0x30
 80006ac:	f7ff ff88 	bl	80005c0 <LcdWriteByte>
	DelayMs(5);
 80006b0:	2005      	movs	r0, #5
 80006b2:	f7ff ff5d 	bl	8000570 <DelayMs>

	LcdWriteByte(LCD_FN_SET_8BIT | BV(LCD_EN));
 80006b6:	2034      	movs	r0, #52	@ 0x34
 80006b8:	f7ff ff82 	bl	80005c0 <LcdWriteByte>
	__NOP();
 80006bc:	bf00      	nop
	LcdWriteByte(LCD_FN_SET_8BIT);
 80006be:	2030      	movs	r0, #48	@ 0x30
 80006c0:	f7ff ff7e 	bl	80005c0 <LcdWriteByte>
	DelayMs(1);
 80006c4:	2001      	movs	r0, #1
 80006c6:	f7ff ff53 	bl	8000570 <DelayMs>

	LcdWriteByte(LCD_FN_SET_8BIT | BV(LCD_EN));
 80006ca:	2034      	movs	r0, #52	@ 0x34
 80006cc:	f7ff ff78 	bl	80005c0 <LcdWriteByte>
	__NOP();
 80006d0:	bf00      	nop
	LcdWriteByte(LCD_FN_SET_8BIT);
 80006d2:	2030      	movs	r0, #48	@ 0x30
 80006d4:	f7ff ff74 	bl	80005c0 <LcdWriteByte>
	DelayMs(3);
 80006d8:	2003      	movs	r0, #3
 80006da:	f7ff ff49 	bl	8000570 <DelayMs>

	LcdWriteByte(LCD_FN_SET_4BIT | BV(LCD_EN));
 80006de:	2024      	movs	r0, #36	@ 0x24
 80006e0:	f7ff ff6e 	bl	80005c0 <LcdWriteByte>
	__NOP();
 80006e4:	bf00      	nop
	LcdWriteByte(LCD_FN_SET_4BIT);
 80006e6:	2020      	movs	r0, #32
 80006e8:	f7ff ff6a 	bl	80005c0 <LcdWriteByte>
	DelayMs(3);
 80006ec:	2003      	movs	r0, #3
 80006ee:	f7ff ff3f 	bl	8000570 <DelayMs>

	// lcd initialization
	LcdWriteByte(LCD_FN_SET_4BIT_2LINES);
 80006f2:	2028      	movs	r0, #40	@ 0x28
 80006f4:	f7ff ff64 	bl	80005c0 <LcdWriteByte>
	DelayMs(1);
 80006f8:	2001      	movs	r0, #1
 80006fa:	f7ff ff39 	bl	8000570 <DelayMs>
	LcdWrite(LCD_CMD, LCD_DISP_CTRL);
 80006fe:	2108      	movs	r1, #8
 8000700:	2080      	movs	r0, #128	@ 0x80
 8000702:	f7ff ff71 	bl	80005e8 <LcdWrite>
	DelayMs(1);
 8000706:	2001      	movs	r0, #1
 8000708:	f7ff ff32 	bl	8000570 <DelayMs>
	LcdWrite(LCD_CMD, LCD_CLEAR);
 800070c:	2101      	movs	r1, #1
 800070e:	2080      	movs	r0, #128	@ 0x80
 8000710:	f7ff ff6a 	bl	80005e8 <LcdWrite>
	DelayMs(1);
 8000714:	2001      	movs	r0, #1
 8000716:	f7ff ff2b 	bl	8000570 <DelayMs>
	LcdWrite(LCD_CMD, LCD_ENTRY_MODE);
 800071a:	2106      	movs	r1, #6
 800071c:	2080      	movs	r0, #128	@ 0x80
 800071e:	f7ff ff63 	bl	80005e8 <LcdWrite>
	DelayMs(1);
 8000722:	2001      	movs	r0, #1
 8000724:	f7ff ff24 	bl	8000570 <DelayMs>
	LcdWrite(LCD_CMD, LCD_DISP_ON);
 8000728:	210c      	movs	r1, #12
 800072a:	2080      	movs	r0, #128	@ 0x80
 800072c:	f7ff ff5c 	bl	80005e8 <LcdWrite>
	DelayMs(1);
 8000730:	2001      	movs	r0, #1
 8000732:	f7ff ff1d 	bl	8000570 <DelayMs>
	return ret;
 8000736:	687b      	ldr	r3, [r7, #4]
}
 8000738:	4618      	mov	r0, r3
 800073a:	3708      	adds	r7, #8
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}

08000740 <LcdPuts>:

void LcdPuts(uint8_t line, char str[]) {
 8000740:	b580      	push	{r7, lr}
 8000742:	b084      	sub	sp, #16
 8000744:	af00      	add	r7, sp, #0
 8000746:	4603      	mov	r3, r0
 8000748:	6039      	str	r1, [r7, #0]
 800074a:	71fb      	strb	r3, [r7, #7]
	int i;
	LcdWrite(LCD_CMD, line); // line address
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	4619      	mov	r1, r3
 8000750:	2080      	movs	r0, #128	@ 0x80
 8000752:	f7ff ff49 	bl	80005e8 <LcdWrite>
	DelayMs(1);
 8000756:	2001      	movs	r0, #1
 8000758:	f7ff ff0a 	bl	8000570 <DelayMs>
	for(i=0; str[i]!='\0'; i++)
 800075c:	2300      	movs	r3, #0
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	e00a      	b.n	8000778 <LcdPuts+0x38>
		LcdWrite(LCD_DATA, str[i]);
 8000762:	68fb      	ldr	r3, [r7, #12]
 8000764:	683a      	ldr	r2, [r7, #0]
 8000766:	4413      	add	r3, r2
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	4619      	mov	r1, r3
 800076c:	2001      	movs	r0, #1
 800076e:	f7ff ff3b 	bl	80005e8 <LcdWrite>
	for(i=0; str[i]!='\0'; i++)
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	3301      	adds	r3, #1
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	683a      	ldr	r2, [r7, #0]
 800077c:	4413      	add	r3, r2
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	2b00      	cmp	r3, #0
 8000782:	d1ee      	bne.n	8000762 <LcdPuts+0x22>
}
 8000784:	bf00      	nop
 8000786:	bf00      	nop
 8000788:	3710      	adds	r7, #16
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}
	...

08000790 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8000790:	b480      	push	{r7}
 8000792:	b085      	sub	sp, #20
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000798:	4b0e      	ldr	r3, [pc, #56]	@ (80007d4 <DelayMs+0x44>)
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <DelayMs+0x48>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	4a0e      	ldr	r2, [pc, #56]	@ (80007dc <DelayMs+0x4c>)
 80007a4:	fba2 2303 	umull	r2, r3, r2, r3
 80007a8:	099b      	lsrs	r3, r3, #6
 80007aa:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	68ba      	ldr	r2, [r7, #8]
 80007b0:	fb02 f303 	mul.w	r3, r2, r3
 80007b4:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 80007b6:	bf00      	nop
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <DelayMs+0x44>)
 80007ba:	685a      	ldr	r2, [r3, #4]
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	1ad2      	subs	r2, r2, r3
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d3f8      	bcc.n	80007b8 <DelayMs+0x28>
}
 80007c6:	bf00      	nop
 80007c8:	bf00      	nop
 80007ca:	3714      	adds	r7, #20
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bc80      	pop	{r7}
 80007d0:	4770      	bx	lr
 80007d2:	bf00      	nop
 80007d4:	e0001000 	.word	0xe0001000
 80007d8:	20000000 	.word	0x20000000
 80007dc:	10624dd3 	.word	0x10624dd3

080007e0 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b08a      	sub	sp, #40	@ 0x28
 80007e4:	af00      	add	r7, sp, #0
	char str[32];
	uint16_t val;
	SystemInit();
 80007e6:	f000 f8f7 	bl	80009d8 <SystemInit>
	SwitchInit(SWITCH);
 80007ea:	2000      	movs	r0, #0
 80007ec:	f000 f848 	bl	8000880 <SwitchInit>
	ADC_Init();
 80007f0:	f7ff fd3e 	bl	8000270 <ADC_Init>
	LcdInit();
 80007f4:	f7ff ff40 	bl	8000678 <LcdInit>
	DelayMs(1000);
 80007f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007fc:	f7ff ffc8 	bl	8000790 <DelayMs>
	while(1) {
	            	while(exti0_flag ==0)
 8000800:	bf00      	nop
 8000802:	4b0f      	ldr	r3, [pc, #60]	@ (8000840 <main+0x60>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d0fb      	beq.n	8000802 <main+0x22>
	            		;
	            		val = ADC_GetValue();
 800080a:	f7ff fd5f 	bl	80002cc <ADC_GetValue>
 800080e:	4603      	mov	r3, r0
 8000810:	84fb      	strh	r3, [r7, #38]	@ 0x26
	            		LcdPuts(LCD_CMD,LCD_CLEAR);
 8000812:	2101      	movs	r1, #1
 8000814:	2080      	movs	r0, #128	@ 0x80
 8000816:	f7ff ff93 	bl	8000740 <LcdPuts>
	            				sprintf(str, "ADC=%d", val);
 800081a:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	4909      	ldr	r1, [pc, #36]	@ (8000844 <main+0x64>)
 8000820:	4618      	mov	r0, r3
 8000822:	f000 f939 	bl	8000a98 <siprintf>
	            				LcdPuts(LCD_LINE1, str);
 8000826:	1d3b      	adds	r3, r7, #4
 8000828:	4619      	mov	r1, r3
 800082a:	2080      	movs	r0, #128	@ 0x80
 800082c:	f7ff ff88 	bl	8000740 <LcdPuts>
	            				DelayMs(50);
 8000830:	2032      	movs	r0, #50	@ 0x32
 8000832:	f7ff ffad 	bl	8000790 <DelayMs>
	            	 exti0_flag = 0;
 8000836:	4b02      	ldr	r3, [pc, #8]	@ (8000840 <main+0x60>)
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
	            	while(exti0_flag ==0)
 800083c:	e7e0      	b.n	8000800 <main+0x20>
 800083e:	bf00      	nop
 8000840:	20000070 	.word	0x20000070
 8000844:	080013e0 	.word	0x080013e0

08000848 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000848:	b480      	push	{r7}
 800084a:	b083      	sub	sp, #12
 800084c:	af00      	add	r7, sp, #0
 800084e:	4603      	mov	r3, r0
 8000850:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000856:	2b00      	cmp	r3, #0
 8000858:	db0b      	blt.n	8000872 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800085a:	79fb      	ldrb	r3, [r7, #7]
 800085c:	f003 021f 	and.w	r2, r3, #31
 8000860:	4906      	ldr	r1, [pc, #24]	@ (800087c <__NVIC_EnableIRQ+0x34>)
 8000862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000866:	095b      	lsrs	r3, r3, #5
 8000868:	2001      	movs	r0, #1
 800086a:	fa00 f202 	lsl.w	r2, r0, r2
 800086e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000872:	bf00      	nop
 8000874:	370c      	adds	r7, #12
 8000876:	46bd      	mov	sp, r7
 8000878:	bc80      	pop	{r7}
 800087a:	4770      	bx	lr
 800087c:	e000e100 	.word	0xe000e100

08000880 <SwitchInit>:
 *      Author: atharva
 */

#include "switch.h"

void SwitchInit(uint32_t pin) {
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]

	RCC->AHB1ENR |= BV(SWITCH_GPIO_EN);
 8000888:	4b2a      	ldr	r3, [pc, #168]	@ (8000934 <SwitchInit+0xb4>)
 800088a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800088c:	4a29      	ldr	r2, [pc, #164]	@ (8000934 <SwitchInit+0xb4>)
 800088e:	f043 0301 	orr.w	r3, r3, #1
 8000892:	6313      	str	r3, [r2, #48]	@ 0x30

	SWITCH_GPIO->MODER &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 8000894:	4b28      	ldr	r3, [pc, #160]	@ (8000938 <SwitchInit+0xb8>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	687a      	ldr	r2, [r7, #4]
 800089a:	0052      	lsls	r2, r2, #1
 800089c:	3201      	adds	r2, #1
 800089e:	2101      	movs	r1, #1
 80008a0:	4091      	lsls	r1, r2
 80008a2:	687a      	ldr	r2, [r7, #4]
 80008a4:	0052      	lsls	r2, r2, #1
 80008a6:	2001      	movs	r0, #1
 80008a8:	fa00 f202 	lsl.w	r2, r0, r2
 80008ac:	430a      	orrs	r2, r1
 80008ae:	43d2      	mvns	r2, r2
 80008b0:	4611      	mov	r1, r2
 80008b2:	4a21      	ldr	r2, [pc, #132]	@ (8000938 <SwitchInit+0xb8>)
 80008b4:	400b      	ands	r3, r1
 80008b6:	6013      	str	r3, [r2, #0]

	SWITCH_GPIO->OSPEEDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80008b8:	4b1f      	ldr	r3, [pc, #124]	@ (8000938 <SwitchInit+0xb8>)
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	0052      	lsls	r2, r2, #1
 80008c0:	3201      	adds	r2, #1
 80008c2:	2101      	movs	r1, #1
 80008c4:	4091      	lsls	r1, r2
 80008c6:	687a      	ldr	r2, [r7, #4]
 80008c8:	0052      	lsls	r2, r2, #1
 80008ca:	2001      	movs	r0, #1
 80008cc:	fa00 f202 	lsl.w	r2, r0, r2
 80008d0:	430a      	orrs	r2, r1
 80008d2:	43d2      	mvns	r2, r2
 80008d4:	4611      	mov	r1, r2
 80008d6:	4a18      	ldr	r2, [pc, #96]	@ (8000938 <SwitchInit+0xb8>)
 80008d8:	400b      	ands	r3, r1
 80008da:	6093      	str	r3, [r2, #8]

	SWITCH_GPIO->PUPDR &= ~(BV(pin * 2 + 1) | BV(pin * 2));
 80008dc:	4b16      	ldr	r3, [pc, #88]	@ (8000938 <SwitchInit+0xb8>)
 80008de:	68db      	ldr	r3, [r3, #12]
 80008e0:	687a      	ldr	r2, [r7, #4]
 80008e2:	0052      	lsls	r2, r2, #1
 80008e4:	3201      	adds	r2, #1
 80008e6:	2101      	movs	r1, #1
 80008e8:	4091      	lsls	r1, r2
 80008ea:	687a      	ldr	r2, [r7, #4]
 80008ec:	0052      	lsls	r2, r2, #1
 80008ee:	2001      	movs	r0, #1
 80008f0:	fa00 f202 	lsl.w	r2, r0, r2
 80008f4:	430a      	orrs	r2, r1
 80008f6:	43d2      	mvns	r2, r2
 80008f8:	4611      	mov	r1, r2
 80008fa:	4a0f      	ldr	r2, [pc, #60]	@ (8000938 <SwitchInit+0xb8>)
 80008fc:	400b      	ands	r3, r1
 80008fe:	60d3      	str	r3, [r2, #12]

	EXTI->FTSR |= BV(SWITCH);
 8000900:	4b0e      	ldr	r3, [pc, #56]	@ (800093c <SwitchInit+0xbc>)
 8000902:	68db      	ldr	r3, [r3, #12]
 8000904:	4a0d      	ldr	r2, [pc, #52]	@ (800093c <SwitchInit+0xbc>)
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	60d3      	str	r3, [r2, #12]

	EXTI->IMR |= BV(SWITCH);
 800090c:	4b0b      	ldr	r3, [pc, #44]	@ (800093c <SwitchInit+0xbc>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a0a      	ldr	r2, [pc, #40]	@ (800093c <SwitchInit+0xbc>)
 8000912:	f043 0301 	orr.w	r3, r3, #1
 8000916:	6013      	str	r3, [r2, #0]

	SYSCFG->EXTICR[0] &= ~(BV(3) | BV(2) | BV(1) | BV(0));
 8000918:	4b09      	ldr	r3, [pc, #36]	@ (8000940 <SwitchInit+0xc0>)
 800091a:	689b      	ldr	r3, [r3, #8]
 800091c:	4a08      	ldr	r2, [pc, #32]	@ (8000940 <SwitchInit+0xc0>)
 800091e:	f023 030f 	bic.w	r3, r3, #15
 8000922:	6093      	str	r3, [r2, #8]


	NVIC_EnableIRQ(EXTI0_IRQn);
 8000924:	2006      	movs	r0, #6
 8000926:	f7ff ff8f 	bl	8000848 <__NVIC_EnableIRQ>
}
 800092a:	bf00      	nop
 800092c:	3708      	adds	r7, #8
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40023800 	.word	0x40023800
 8000938:	40020000 	.word	0x40020000
 800093c:	40013c00 	.word	0x40013c00
 8000940:	40013800 	.word	0x40013800

08000944 <EXTI0_IRQHandler>:


int exti0_flag = 0;


void EXTI0_IRQHandler(void) {
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0

	EXTI->PR |= BV(SWITCH);
 8000948:	4b06      	ldr	r3, [pc, #24]	@ (8000964 <EXTI0_IRQHandler+0x20>)
 800094a:	695b      	ldr	r3, [r3, #20]
 800094c:	4a05      	ldr	r2, [pc, #20]	@ (8000964 <EXTI0_IRQHandler+0x20>)
 800094e:	f043 0301 	orr.w	r3, r3, #1
 8000952:	6153      	str	r3, [r2, #20]

	exti0_flag = 1;
 8000954:	4b04      	ldr	r3, [pc, #16]	@ (8000968 <EXTI0_IRQHandler+0x24>)
 8000956:	2201      	movs	r2, #1
 8000958:	601a      	str	r2, [r3, #0]
}
 800095a:	bf00      	nop
 800095c:	46bd      	mov	sp, r7
 800095e:	bc80      	pop	{r7}
 8000960:	4770      	bx	lr
 8000962:	bf00      	nop
 8000964:	40013c00 	.word	0x40013c00
 8000968:	20000070 	.word	0x20000070

0800096c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b086      	sub	sp, #24
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000974:	4a14      	ldr	r2, [pc, #80]	@ (80009c8 <_sbrk+0x5c>)
 8000976:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <_sbrk+0x60>)
 8000978:	1ad3      	subs	r3, r2, r3
 800097a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800097c:	697b      	ldr	r3, [r7, #20]
 800097e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000980:	4b13      	ldr	r3, [pc, #76]	@ (80009d0 <_sbrk+0x64>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2b00      	cmp	r3, #0
 8000986:	d102      	bne.n	800098e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000988:	4b11      	ldr	r3, [pc, #68]	@ (80009d0 <_sbrk+0x64>)
 800098a:	4a12      	ldr	r2, [pc, #72]	@ (80009d4 <_sbrk+0x68>)
 800098c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800098e:	4b10      	ldr	r3, [pc, #64]	@ (80009d0 <_sbrk+0x64>)
 8000990:	681a      	ldr	r2, [r3, #0]
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4413      	add	r3, r2
 8000996:	693a      	ldr	r2, [r7, #16]
 8000998:	429a      	cmp	r2, r3
 800099a:	d207      	bcs.n	80009ac <_sbrk+0x40>
  {
    errno = ENOMEM;
 800099c:	f000 f89c 	bl	8000ad8 <__errno>
 80009a0:	4603      	mov	r3, r0
 80009a2:	220c      	movs	r2, #12
 80009a4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009aa:	e009      	b.n	80009c0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80009ac:	4b08      	ldr	r3, [pc, #32]	@ (80009d0 <_sbrk+0x64>)
 80009ae:	681b      	ldr	r3, [r3, #0]
 80009b0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80009b2:	4b07      	ldr	r3, [pc, #28]	@ (80009d0 <_sbrk+0x64>)
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	4413      	add	r3, r2
 80009ba:	4a05      	ldr	r2, [pc, #20]	@ (80009d0 <_sbrk+0x64>)
 80009bc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80009be:	68fb      	ldr	r3, [r7, #12]
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	3718      	adds	r7, #24
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20020000 	.word	0x20020000
 80009cc:	00000400 	.word	0x00000400
 80009d0:	20000074 	.word	0x20000074
 80009d4:	200001c0 	.word	0x200001c0

080009d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  DWT_Init();
 80009dc:	f000 f802 	bl	80009e4 <DWT_Init>
}
 80009e0:	bf00      	nop
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80009e8:	4b14      	ldr	r3, [pc, #80]	@ (8000a3c <DWT_Init+0x58>)
 80009ea:	68db      	ldr	r3, [r3, #12]
 80009ec:	4a13      	ldr	r2, [pc, #76]	@ (8000a3c <DWT_Init+0x58>)
 80009ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80009f2:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80009f4:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <DWT_Init+0x58>)
 80009f6:	68db      	ldr	r3, [r3, #12]
 80009f8:	4a10      	ldr	r2, [pc, #64]	@ (8000a3c <DWT_Init+0x58>)
 80009fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80009fe:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	@ (8000a40 <DWT_Init+0x5c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4a0e      	ldr	r2, [pc, #56]	@ (8000a40 <DWT_Init+0x5c>)
 8000a06:	f023 0301 	bic.w	r3, r3, #1
 8000a0a:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000a40 <DWT_Init+0x5c>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	4a0b      	ldr	r2, [pc, #44]	@ (8000a40 <DWT_Init+0x5c>)
 8000a12:	f043 0301 	orr.w	r3, r3, #1
 8000a16:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000a18:	4b09      	ldr	r3, [pc, #36]	@ (8000a40 <DWT_Init+0x5c>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000a1e:	bf00      	nop
    __ASM volatile ("NOP");
 8000a20:	bf00      	nop
    __ASM volatile ("NOP");
 8000a22:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000a24:	4b06      	ldr	r3, [pc, #24]	@ (8000a40 <DWT_Init+0x5c>)
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	bf0c      	ite	eq
 8000a2c:	2301      	moveq	r3, #1
 8000a2e:	2300      	movne	r3, #0
 8000a30:	b2db      	uxtb	r3, r3
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	e000edf0 	.word	0xe000edf0
 8000a40:	e0001000 	.word	0xe0001000

08000a44 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000a44:	480d      	ldr	r0, [pc, #52]	@ (8000a7c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000a46:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000a48:	f7ff ffc6 	bl	80009d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a4c:	480c      	ldr	r0, [pc, #48]	@ (8000a80 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a4e:	490d      	ldr	r1, [pc, #52]	@ (8000a84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a50:	4a0d      	ldr	r2, [pc, #52]	@ (8000a88 <LoopForever+0xe>)
  movs r3, #0
 8000a52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a54:	e002      	b.n	8000a5c <LoopCopyDataInit>

08000a56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a5a:	3304      	adds	r3, #4

08000a5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a60:	d3f9      	bcc.n	8000a56 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a62:	4a0a      	ldr	r2, [pc, #40]	@ (8000a8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a64:	4c0a      	ldr	r4, [pc, #40]	@ (8000a90 <LoopForever+0x16>)
  movs r3, #0
 8000a66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a68:	e001      	b.n	8000a6e <LoopFillZerobss>

08000a6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a6c:	3204      	adds	r2, #4

08000a6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a70:	d3fb      	bcc.n	8000a6a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000a72:	f000 f837 	bl	8000ae4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a76:	f7ff feb3 	bl	80007e0 <main>

08000a7a <LoopForever>:

LoopForever:
  b LoopForever
 8000a7a:	e7fe      	b.n	8000a7a <LoopForever>
  ldr   r0, =_estack
 8000a7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a84:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000a88:	0800142c 	.word	0x0800142c
  ldr r2, =_sbss
 8000a8c:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000a90:	200001c0 	.word	0x200001c0

08000a94 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a94:	e7fe      	b.n	8000a94 <ADC_IRQHandler>
	...

08000a98 <siprintf>:
 8000a98:	b40e      	push	{r1, r2, r3}
 8000a9a:	b500      	push	{lr}
 8000a9c:	b09c      	sub	sp, #112	@ 0x70
 8000a9e:	ab1d      	add	r3, sp, #116	@ 0x74
 8000aa0:	9002      	str	r0, [sp, #8]
 8000aa2:	9006      	str	r0, [sp, #24]
 8000aa4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000aa8:	4809      	ldr	r0, [pc, #36]	@ (8000ad0 <siprintf+0x38>)
 8000aaa:	9107      	str	r1, [sp, #28]
 8000aac:	9104      	str	r1, [sp, #16]
 8000aae:	4909      	ldr	r1, [pc, #36]	@ (8000ad4 <siprintf+0x3c>)
 8000ab0:	f853 2b04 	ldr.w	r2, [r3], #4
 8000ab4:	9105      	str	r1, [sp, #20]
 8000ab6:	6800      	ldr	r0, [r0, #0]
 8000ab8:	9301      	str	r3, [sp, #4]
 8000aba:	a902      	add	r1, sp, #8
 8000abc:	f000 f98c 	bl	8000dd8 <_svfiprintf_r>
 8000ac0:	9b02      	ldr	r3, [sp, #8]
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	701a      	strb	r2, [r3, #0]
 8000ac6:	b01c      	add	sp, #112	@ 0x70
 8000ac8:	f85d eb04 	ldr.w	lr, [sp], #4
 8000acc:	b003      	add	sp, #12
 8000ace:	4770      	bx	lr
 8000ad0:	20000004 	.word	0x20000004
 8000ad4:	ffff0208 	.word	0xffff0208

08000ad8 <__errno>:
 8000ad8:	4b01      	ldr	r3, [pc, #4]	@ (8000ae0 <__errno+0x8>)
 8000ada:	6818      	ldr	r0, [r3, #0]
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	20000004 	.word	0x20000004

08000ae4 <__libc_init_array>:
 8000ae4:	b570      	push	{r4, r5, r6, lr}
 8000ae6:	4d0d      	ldr	r5, [pc, #52]	@ (8000b1c <__libc_init_array+0x38>)
 8000ae8:	4c0d      	ldr	r4, [pc, #52]	@ (8000b20 <__libc_init_array+0x3c>)
 8000aea:	1b64      	subs	r4, r4, r5
 8000aec:	10a4      	asrs	r4, r4, #2
 8000aee:	2600      	movs	r6, #0
 8000af0:	42a6      	cmp	r6, r4
 8000af2:	d109      	bne.n	8000b08 <__libc_init_array+0x24>
 8000af4:	4d0b      	ldr	r5, [pc, #44]	@ (8000b24 <__libc_init_array+0x40>)
 8000af6:	4c0c      	ldr	r4, [pc, #48]	@ (8000b28 <__libc_init_array+0x44>)
 8000af8:	f000 fc66 	bl	80013c8 <_init>
 8000afc:	1b64      	subs	r4, r4, r5
 8000afe:	10a4      	asrs	r4, r4, #2
 8000b00:	2600      	movs	r6, #0
 8000b02:	42a6      	cmp	r6, r4
 8000b04:	d105      	bne.n	8000b12 <__libc_init_array+0x2e>
 8000b06:	bd70      	pop	{r4, r5, r6, pc}
 8000b08:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b0c:	4798      	blx	r3
 8000b0e:	3601      	adds	r6, #1
 8000b10:	e7ee      	b.n	8000af0 <__libc_init_array+0xc>
 8000b12:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b16:	4798      	blx	r3
 8000b18:	3601      	adds	r6, #1
 8000b1a:	e7f2      	b.n	8000b02 <__libc_init_array+0x1e>
 8000b1c:	08001424 	.word	0x08001424
 8000b20:	08001424 	.word	0x08001424
 8000b24:	08001424 	.word	0x08001424
 8000b28:	08001428 	.word	0x08001428

08000b2c <__retarget_lock_acquire_recursive>:
 8000b2c:	4770      	bx	lr

08000b2e <__retarget_lock_release_recursive>:
 8000b2e:	4770      	bx	lr

08000b30 <_free_r>:
 8000b30:	b538      	push	{r3, r4, r5, lr}
 8000b32:	4605      	mov	r5, r0
 8000b34:	2900      	cmp	r1, #0
 8000b36:	d041      	beq.n	8000bbc <_free_r+0x8c>
 8000b38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000b3c:	1f0c      	subs	r4, r1, #4
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	bfb8      	it	lt
 8000b42:	18e4      	addlt	r4, r4, r3
 8000b44:	f000 f8e0 	bl	8000d08 <__malloc_lock>
 8000b48:	4a1d      	ldr	r2, [pc, #116]	@ (8000bc0 <_free_r+0x90>)
 8000b4a:	6813      	ldr	r3, [r2, #0]
 8000b4c:	b933      	cbnz	r3, 8000b5c <_free_r+0x2c>
 8000b4e:	6063      	str	r3, [r4, #4]
 8000b50:	6014      	str	r4, [r2, #0]
 8000b52:	4628      	mov	r0, r5
 8000b54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b58:	f000 b8dc 	b.w	8000d14 <__malloc_unlock>
 8000b5c:	42a3      	cmp	r3, r4
 8000b5e:	d908      	bls.n	8000b72 <_free_r+0x42>
 8000b60:	6820      	ldr	r0, [r4, #0]
 8000b62:	1821      	adds	r1, r4, r0
 8000b64:	428b      	cmp	r3, r1
 8000b66:	bf01      	itttt	eq
 8000b68:	6819      	ldreq	r1, [r3, #0]
 8000b6a:	685b      	ldreq	r3, [r3, #4]
 8000b6c:	1809      	addeq	r1, r1, r0
 8000b6e:	6021      	streq	r1, [r4, #0]
 8000b70:	e7ed      	b.n	8000b4e <_free_r+0x1e>
 8000b72:	461a      	mov	r2, r3
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	b10b      	cbz	r3, 8000b7c <_free_r+0x4c>
 8000b78:	42a3      	cmp	r3, r4
 8000b7a:	d9fa      	bls.n	8000b72 <_free_r+0x42>
 8000b7c:	6811      	ldr	r1, [r2, #0]
 8000b7e:	1850      	adds	r0, r2, r1
 8000b80:	42a0      	cmp	r0, r4
 8000b82:	d10b      	bne.n	8000b9c <_free_r+0x6c>
 8000b84:	6820      	ldr	r0, [r4, #0]
 8000b86:	4401      	add	r1, r0
 8000b88:	1850      	adds	r0, r2, r1
 8000b8a:	4283      	cmp	r3, r0
 8000b8c:	6011      	str	r1, [r2, #0]
 8000b8e:	d1e0      	bne.n	8000b52 <_free_r+0x22>
 8000b90:	6818      	ldr	r0, [r3, #0]
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	6053      	str	r3, [r2, #4]
 8000b96:	4408      	add	r0, r1
 8000b98:	6010      	str	r0, [r2, #0]
 8000b9a:	e7da      	b.n	8000b52 <_free_r+0x22>
 8000b9c:	d902      	bls.n	8000ba4 <_free_r+0x74>
 8000b9e:	230c      	movs	r3, #12
 8000ba0:	602b      	str	r3, [r5, #0]
 8000ba2:	e7d6      	b.n	8000b52 <_free_r+0x22>
 8000ba4:	6820      	ldr	r0, [r4, #0]
 8000ba6:	1821      	adds	r1, r4, r0
 8000ba8:	428b      	cmp	r3, r1
 8000baa:	bf04      	itt	eq
 8000bac:	6819      	ldreq	r1, [r3, #0]
 8000bae:	685b      	ldreq	r3, [r3, #4]
 8000bb0:	6063      	str	r3, [r4, #4]
 8000bb2:	bf04      	itt	eq
 8000bb4:	1809      	addeq	r1, r1, r0
 8000bb6:	6021      	streq	r1, [r4, #0]
 8000bb8:	6054      	str	r4, [r2, #4]
 8000bba:	e7ca      	b.n	8000b52 <_free_r+0x22>
 8000bbc:	bd38      	pop	{r3, r4, r5, pc}
 8000bbe:	bf00      	nop
 8000bc0:	200001bc 	.word	0x200001bc

08000bc4 <sbrk_aligned>:
 8000bc4:	b570      	push	{r4, r5, r6, lr}
 8000bc6:	4e0f      	ldr	r6, [pc, #60]	@ (8000c04 <sbrk_aligned+0x40>)
 8000bc8:	460c      	mov	r4, r1
 8000bca:	6831      	ldr	r1, [r6, #0]
 8000bcc:	4605      	mov	r5, r0
 8000bce:	b911      	cbnz	r1, 8000bd6 <sbrk_aligned+0x12>
 8000bd0:	f000 fba6 	bl	8001320 <_sbrk_r>
 8000bd4:	6030      	str	r0, [r6, #0]
 8000bd6:	4621      	mov	r1, r4
 8000bd8:	4628      	mov	r0, r5
 8000bda:	f000 fba1 	bl	8001320 <_sbrk_r>
 8000bde:	1c43      	adds	r3, r0, #1
 8000be0:	d103      	bne.n	8000bea <sbrk_aligned+0x26>
 8000be2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000be6:	4620      	mov	r0, r4
 8000be8:	bd70      	pop	{r4, r5, r6, pc}
 8000bea:	1cc4      	adds	r4, r0, #3
 8000bec:	f024 0403 	bic.w	r4, r4, #3
 8000bf0:	42a0      	cmp	r0, r4
 8000bf2:	d0f8      	beq.n	8000be6 <sbrk_aligned+0x22>
 8000bf4:	1a21      	subs	r1, r4, r0
 8000bf6:	4628      	mov	r0, r5
 8000bf8:	f000 fb92 	bl	8001320 <_sbrk_r>
 8000bfc:	3001      	adds	r0, #1
 8000bfe:	d1f2      	bne.n	8000be6 <sbrk_aligned+0x22>
 8000c00:	e7ef      	b.n	8000be2 <sbrk_aligned+0x1e>
 8000c02:	bf00      	nop
 8000c04:	200001b8 	.word	0x200001b8

08000c08 <_malloc_r>:
 8000c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000c0c:	1ccd      	adds	r5, r1, #3
 8000c0e:	f025 0503 	bic.w	r5, r5, #3
 8000c12:	3508      	adds	r5, #8
 8000c14:	2d0c      	cmp	r5, #12
 8000c16:	bf38      	it	cc
 8000c18:	250c      	movcc	r5, #12
 8000c1a:	2d00      	cmp	r5, #0
 8000c1c:	4606      	mov	r6, r0
 8000c1e:	db01      	blt.n	8000c24 <_malloc_r+0x1c>
 8000c20:	42a9      	cmp	r1, r5
 8000c22:	d904      	bls.n	8000c2e <_malloc_r+0x26>
 8000c24:	230c      	movs	r3, #12
 8000c26:	6033      	str	r3, [r6, #0]
 8000c28:	2000      	movs	r0, #0
 8000c2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000c2e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8000d04 <_malloc_r+0xfc>
 8000c32:	f000 f869 	bl	8000d08 <__malloc_lock>
 8000c36:	f8d8 3000 	ldr.w	r3, [r8]
 8000c3a:	461c      	mov	r4, r3
 8000c3c:	bb44      	cbnz	r4, 8000c90 <_malloc_r+0x88>
 8000c3e:	4629      	mov	r1, r5
 8000c40:	4630      	mov	r0, r6
 8000c42:	f7ff ffbf 	bl	8000bc4 <sbrk_aligned>
 8000c46:	1c43      	adds	r3, r0, #1
 8000c48:	4604      	mov	r4, r0
 8000c4a:	d158      	bne.n	8000cfe <_malloc_r+0xf6>
 8000c4c:	f8d8 4000 	ldr.w	r4, [r8]
 8000c50:	4627      	mov	r7, r4
 8000c52:	2f00      	cmp	r7, #0
 8000c54:	d143      	bne.n	8000cde <_malloc_r+0xd6>
 8000c56:	2c00      	cmp	r4, #0
 8000c58:	d04b      	beq.n	8000cf2 <_malloc_r+0xea>
 8000c5a:	6823      	ldr	r3, [r4, #0]
 8000c5c:	4639      	mov	r1, r7
 8000c5e:	4630      	mov	r0, r6
 8000c60:	eb04 0903 	add.w	r9, r4, r3
 8000c64:	f000 fb5c 	bl	8001320 <_sbrk_r>
 8000c68:	4581      	cmp	r9, r0
 8000c6a:	d142      	bne.n	8000cf2 <_malloc_r+0xea>
 8000c6c:	6821      	ldr	r1, [r4, #0]
 8000c6e:	1a6d      	subs	r5, r5, r1
 8000c70:	4629      	mov	r1, r5
 8000c72:	4630      	mov	r0, r6
 8000c74:	f7ff ffa6 	bl	8000bc4 <sbrk_aligned>
 8000c78:	3001      	adds	r0, #1
 8000c7a:	d03a      	beq.n	8000cf2 <_malloc_r+0xea>
 8000c7c:	6823      	ldr	r3, [r4, #0]
 8000c7e:	442b      	add	r3, r5
 8000c80:	6023      	str	r3, [r4, #0]
 8000c82:	f8d8 3000 	ldr.w	r3, [r8]
 8000c86:	685a      	ldr	r2, [r3, #4]
 8000c88:	bb62      	cbnz	r2, 8000ce4 <_malloc_r+0xdc>
 8000c8a:	f8c8 7000 	str.w	r7, [r8]
 8000c8e:	e00f      	b.n	8000cb0 <_malloc_r+0xa8>
 8000c90:	6822      	ldr	r2, [r4, #0]
 8000c92:	1b52      	subs	r2, r2, r5
 8000c94:	d420      	bmi.n	8000cd8 <_malloc_r+0xd0>
 8000c96:	2a0b      	cmp	r2, #11
 8000c98:	d917      	bls.n	8000cca <_malloc_r+0xc2>
 8000c9a:	1961      	adds	r1, r4, r5
 8000c9c:	42a3      	cmp	r3, r4
 8000c9e:	6025      	str	r5, [r4, #0]
 8000ca0:	bf18      	it	ne
 8000ca2:	6059      	strne	r1, [r3, #4]
 8000ca4:	6863      	ldr	r3, [r4, #4]
 8000ca6:	bf08      	it	eq
 8000ca8:	f8c8 1000 	streq.w	r1, [r8]
 8000cac:	5162      	str	r2, [r4, r5]
 8000cae:	604b      	str	r3, [r1, #4]
 8000cb0:	4630      	mov	r0, r6
 8000cb2:	f000 f82f 	bl	8000d14 <__malloc_unlock>
 8000cb6:	f104 000b 	add.w	r0, r4, #11
 8000cba:	1d23      	adds	r3, r4, #4
 8000cbc:	f020 0007 	bic.w	r0, r0, #7
 8000cc0:	1ac2      	subs	r2, r0, r3
 8000cc2:	bf1c      	itt	ne
 8000cc4:	1a1b      	subne	r3, r3, r0
 8000cc6:	50a3      	strne	r3, [r4, r2]
 8000cc8:	e7af      	b.n	8000c2a <_malloc_r+0x22>
 8000cca:	6862      	ldr	r2, [r4, #4]
 8000ccc:	42a3      	cmp	r3, r4
 8000cce:	bf0c      	ite	eq
 8000cd0:	f8c8 2000 	streq.w	r2, [r8]
 8000cd4:	605a      	strne	r2, [r3, #4]
 8000cd6:	e7eb      	b.n	8000cb0 <_malloc_r+0xa8>
 8000cd8:	4623      	mov	r3, r4
 8000cda:	6864      	ldr	r4, [r4, #4]
 8000cdc:	e7ae      	b.n	8000c3c <_malloc_r+0x34>
 8000cde:	463c      	mov	r4, r7
 8000ce0:	687f      	ldr	r7, [r7, #4]
 8000ce2:	e7b6      	b.n	8000c52 <_malloc_r+0x4a>
 8000ce4:	461a      	mov	r2, r3
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	42a3      	cmp	r3, r4
 8000cea:	d1fb      	bne.n	8000ce4 <_malloc_r+0xdc>
 8000cec:	2300      	movs	r3, #0
 8000cee:	6053      	str	r3, [r2, #4]
 8000cf0:	e7de      	b.n	8000cb0 <_malloc_r+0xa8>
 8000cf2:	230c      	movs	r3, #12
 8000cf4:	6033      	str	r3, [r6, #0]
 8000cf6:	4630      	mov	r0, r6
 8000cf8:	f000 f80c 	bl	8000d14 <__malloc_unlock>
 8000cfc:	e794      	b.n	8000c28 <_malloc_r+0x20>
 8000cfe:	6005      	str	r5, [r0, #0]
 8000d00:	e7d6      	b.n	8000cb0 <_malloc_r+0xa8>
 8000d02:	bf00      	nop
 8000d04:	200001bc 	.word	0x200001bc

08000d08 <__malloc_lock>:
 8000d08:	4801      	ldr	r0, [pc, #4]	@ (8000d10 <__malloc_lock+0x8>)
 8000d0a:	f7ff bf0f 	b.w	8000b2c <__retarget_lock_acquire_recursive>
 8000d0e:	bf00      	nop
 8000d10:	200001b4 	.word	0x200001b4

08000d14 <__malloc_unlock>:
 8000d14:	4801      	ldr	r0, [pc, #4]	@ (8000d1c <__malloc_unlock+0x8>)
 8000d16:	f7ff bf0a 	b.w	8000b2e <__retarget_lock_release_recursive>
 8000d1a:	bf00      	nop
 8000d1c:	200001b4 	.word	0x200001b4

08000d20 <__ssputs_r>:
 8000d20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d24:	688e      	ldr	r6, [r1, #8]
 8000d26:	461f      	mov	r7, r3
 8000d28:	42be      	cmp	r6, r7
 8000d2a:	680b      	ldr	r3, [r1, #0]
 8000d2c:	4682      	mov	sl, r0
 8000d2e:	460c      	mov	r4, r1
 8000d30:	4690      	mov	r8, r2
 8000d32:	d82d      	bhi.n	8000d90 <__ssputs_r+0x70>
 8000d34:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8000d38:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8000d3c:	d026      	beq.n	8000d8c <__ssputs_r+0x6c>
 8000d3e:	6965      	ldr	r5, [r4, #20]
 8000d40:	6909      	ldr	r1, [r1, #16]
 8000d42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8000d46:	eba3 0901 	sub.w	r9, r3, r1
 8000d4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8000d4e:	1c7b      	adds	r3, r7, #1
 8000d50:	444b      	add	r3, r9
 8000d52:	106d      	asrs	r5, r5, #1
 8000d54:	429d      	cmp	r5, r3
 8000d56:	bf38      	it	cc
 8000d58:	461d      	movcc	r5, r3
 8000d5a:	0553      	lsls	r3, r2, #21
 8000d5c:	d527      	bpl.n	8000dae <__ssputs_r+0x8e>
 8000d5e:	4629      	mov	r1, r5
 8000d60:	f7ff ff52 	bl	8000c08 <_malloc_r>
 8000d64:	4606      	mov	r6, r0
 8000d66:	b360      	cbz	r0, 8000dc2 <__ssputs_r+0xa2>
 8000d68:	6921      	ldr	r1, [r4, #16]
 8000d6a:	464a      	mov	r2, r9
 8000d6c:	f000 fae8 	bl	8001340 <memcpy>
 8000d70:	89a3      	ldrh	r3, [r4, #12]
 8000d72:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d7a:	81a3      	strh	r3, [r4, #12]
 8000d7c:	6126      	str	r6, [r4, #16]
 8000d7e:	6165      	str	r5, [r4, #20]
 8000d80:	444e      	add	r6, r9
 8000d82:	eba5 0509 	sub.w	r5, r5, r9
 8000d86:	6026      	str	r6, [r4, #0]
 8000d88:	60a5      	str	r5, [r4, #8]
 8000d8a:	463e      	mov	r6, r7
 8000d8c:	42be      	cmp	r6, r7
 8000d8e:	d900      	bls.n	8000d92 <__ssputs_r+0x72>
 8000d90:	463e      	mov	r6, r7
 8000d92:	6820      	ldr	r0, [r4, #0]
 8000d94:	4632      	mov	r2, r6
 8000d96:	4641      	mov	r1, r8
 8000d98:	f000 faa8 	bl	80012ec <memmove>
 8000d9c:	68a3      	ldr	r3, [r4, #8]
 8000d9e:	1b9b      	subs	r3, r3, r6
 8000da0:	60a3      	str	r3, [r4, #8]
 8000da2:	6823      	ldr	r3, [r4, #0]
 8000da4:	4433      	add	r3, r6
 8000da6:	6023      	str	r3, [r4, #0]
 8000da8:	2000      	movs	r0, #0
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	462a      	mov	r2, r5
 8000db0:	f000 fad4 	bl	800135c <_realloc_r>
 8000db4:	4606      	mov	r6, r0
 8000db6:	2800      	cmp	r0, #0
 8000db8:	d1e0      	bne.n	8000d7c <__ssputs_r+0x5c>
 8000dba:	6921      	ldr	r1, [r4, #16]
 8000dbc:	4650      	mov	r0, sl
 8000dbe:	f7ff feb7 	bl	8000b30 <_free_r>
 8000dc2:	230c      	movs	r3, #12
 8000dc4:	f8ca 3000 	str.w	r3, [sl]
 8000dc8:	89a3      	ldrh	r3, [r4, #12]
 8000dca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dce:	81a3      	strh	r3, [r4, #12]
 8000dd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000dd4:	e7e9      	b.n	8000daa <__ssputs_r+0x8a>
	...

08000dd8 <_svfiprintf_r>:
 8000dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000ddc:	4698      	mov	r8, r3
 8000dde:	898b      	ldrh	r3, [r1, #12]
 8000de0:	061b      	lsls	r3, r3, #24
 8000de2:	b09d      	sub	sp, #116	@ 0x74
 8000de4:	4607      	mov	r7, r0
 8000de6:	460d      	mov	r5, r1
 8000de8:	4614      	mov	r4, r2
 8000dea:	d510      	bpl.n	8000e0e <_svfiprintf_r+0x36>
 8000dec:	690b      	ldr	r3, [r1, #16]
 8000dee:	b973      	cbnz	r3, 8000e0e <_svfiprintf_r+0x36>
 8000df0:	2140      	movs	r1, #64	@ 0x40
 8000df2:	f7ff ff09 	bl	8000c08 <_malloc_r>
 8000df6:	6028      	str	r0, [r5, #0]
 8000df8:	6128      	str	r0, [r5, #16]
 8000dfa:	b930      	cbnz	r0, 8000e0a <_svfiprintf_r+0x32>
 8000dfc:	230c      	movs	r3, #12
 8000dfe:	603b      	str	r3, [r7, #0]
 8000e00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e04:	b01d      	add	sp, #116	@ 0x74
 8000e06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e0a:	2340      	movs	r3, #64	@ 0x40
 8000e0c:	616b      	str	r3, [r5, #20]
 8000e0e:	2300      	movs	r3, #0
 8000e10:	9309      	str	r3, [sp, #36]	@ 0x24
 8000e12:	2320      	movs	r3, #32
 8000e14:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8000e18:	f8cd 800c 	str.w	r8, [sp, #12]
 8000e1c:	2330      	movs	r3, #48	@ 0x30
 8000e1e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8000fbc <_svfiprintf_r+0x1e4>
 8000e22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8000e26:	f04f 0901 	mov.w	r9, #1
 8000e2a:	4623      	mov	r3, r4
 8000e2c:	469a      	mov	sl, r3
 8000e2e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000e32:	b10a      	cbz	r2, 8000e38 <_svfiprintf_r+0x60>
 8000e34:	2a25      	cmp	r2, #37	@ 0x25
 8000e36:	d1f9      	bne.n	8000e2c <_svfiprintf_r+0x54>
 8000e38:	ebba 0b04 	subs.w	fp, sl, r4
 8000e3c:	d00b      	beq.n	8000e56 <_svfiprintf_r+0x7e>
 8000e3e:	465b      	mov	r3, fp
 8000e40:	4622      	mov	r2, r4
 8000e42:	4629      	mov	r1, r5
 8000e44:	4638      	mov	r0, r7
 8000e46:	f7ff ff6b 	bl	8000d20 <__ssputs_r>
 8000e4a:	3001      	adds	r0, #1
 8000e4c:	f000 80a7 	beq.w	8000f9e <_svfiprintf_r+0x1c6>
 8000e50:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8000e52:	445a      	add	r2, fp
 8000e54:	9209      	str	r2, [sp, #36]	@ 0x24
 8000e56:	f89a 3000 	ldrb.w	r3, [sl]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	f000 809f 	beq.w	8000f9e <_svfiprintf_r+0x1c6>
 8000e60:	2300      	movs	r3, #0
 8000e62:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8000e6a:	f10a 0a01 	add.w	sl, sl, #1
 8000e6e:	9304      	str	r3, [sp, #16]
 8000e70:	9307      	str	r3, [sp, #28]
 8000e72:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8000e76:	931a      	str	r3, [sp, #104]	@ 0x68
 8000e78:	4654      	mov	r4, sl
 8000e7a:	2205      	movs	r2, #5
 8000e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000e80:	484e      	ldr	r0, [pc, #312]	@ (8000fbc <_svfiprintf_r+0x1e4>)
 8000e82:	f7ff f9a5 	bl	80001d0 <memchr>
 8000e86:	9a04      	ldr	r2, [sp, #16]
 8000e88:	b9d8      	cbnz	r0, 8000ec2 <_svfiprintf_r+0xea>
 8000e8a:	06d0      	lsls	r0, r2, #27
 8000e8c:	bf44      	itt	mi
 8000e8e:	2320      	movmi	r3, #32
 8000e90:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000e94:	0711      	lsls	r1, r2, #28
 8000e96:	bf44      	itt	mi
 8000e98:	232b      	movmi	r3, #43	@ 0x2b
 8000e9a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8000e9e:	f89a 3000 	ldrb.w	r3, [sl]
 8000ea2:	2b2a      	cmp	r3, #42	@ 0x2a
 8000ea4:	d015      	beq.n	8000ed2 <_svfiprintf_r+0xfa>
 8000ea6:	9a07      	ldr	r2, [sp, #28]
 8000ea8:	4654      	mov	r4, sl
 8000eaa:	2000      	movs	r0, #0
 8000eac:	f04f 0c0a 	mov.w	ip, #10
 8000eb0:	4621      	mov	r1, r4
 8000eb2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000eb6:	3b30      	subs	r3, #48	@ 0x30
 8000eb8:	2b09      	cmp	r3, #9
 8000eba:	d94b      	bls.n	8000f54 <_svfiprintf_r+0x17c>
 8000ebc:	b1b0      	cbz	r0, 8000eec <_svfiprintf_r+0x114>
 8000ebe:	9207      	str	r2, [sp, #28]
 8000ec0:	e014      	b.n	8000eec <_svfiprintf_r+0x114>
 8000ec2:	eba0 0308 	sub.w	r3, r0, r8
 8000ec6:	fa09 f303 	lsl.w	r3, r9, r3
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	9304      	str	r3, [sp, #16]
 8000ece:	46a2      	mov	sl, r4
 8000ed0:	e7d2      	b.n	8000e78 <_svfiprintf_r+0xa0>
 8000ed2:	9b03      	ldr	r3, [sp, #12]
 8000ed4:	1d19      	adds	r1, r3, #4
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	9103      	str	r1, [sp, #12]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	bfbb      	ittet	lt
 8000ede:	425b      	neglt	r3, r3
 8000ee0:	f042 0202 	orrlt.w	r2, r2, #2
 8000ee4:	9307      	strge	r3, [sp, #28]
 8000ee6:	9307      	strlt	r3, [sp, #28]
 8000ee8:	bfb8      	it	lt
 8000eea:	9204      	strlt	r2, [sp, #16]
 8000eec:	7823      	ldrb	r3, [r4, #0]
 8000eee:	2b2e      	cmp	r3, #46	@ 0x2e
 8000ef0:	d10a      	bne.n	8000f08 <_svfiprintf_r+0x130>
 8000ef2:	7863      	ldrb	r3, [r4, #1]
 8000ef4:	2b2a      	cmp	r3, #42	@ 0x2a
 8000ef6:	d132      	bne.n	8000f5e <_svfiprintf_r+0x186>
 8000ef8:	9b03      	ldr	r3, [sp, #12]
 8000efa:	1d1a      	adds	r2, r3, #4
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	9203      	str	r2, [sp, #12]
 8000f00:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8000f04:	3402      	adds	r4, #2
 8000f06:	9305      	str	r3, [sp, #20]
 8000f08:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8000fc0 <_svfiprintf_r+0x1e8>
 8000f0c:	7821      	ldrb	r1, [r4, #0]
 8000f0e:	2203      	movs	r2, #3
 8000f10:	4650      	mov	r0, sl
 8000f12:	f7ff f95d 	bl	80001d0 <memchr>
 8000f16:	b138      	cbz	r0, 8000f28 <_svfiprintf_r+0x150>
 8000f18:	9b04      	ldr	r3, [sp, #16]
 8000f1a:	eba0 000a 	sub.w	r0, r0, sl
 8000f1e:	2240      	movs	r2, #64	@ 0x40
 8000f20:	4082      	lsls	r2, r0
 8000f22:	4313      	orrs	r3, r2
 8000f24:	3401      	adds	r4, #1
 8000f26:	9304      	str	r3, [sp, #16]
 8000f28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8000f2c:	4825      	ldr	r0, [pc, #148]	@ (8000fc4 <_svfiprintf_r+0x1ec>)
 8000f2e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000f32:	2206      	movs	r2, #6
 8000f34:	f7ff f94c 	bl	80001d0 <memchr>
 8000f38:	2800      	cmp	r0, #0
 8000f3a:	d036      	beq.n	8000faa <_svfiprintf_r+0x1d2>
 8000f3c:	4b22      	ldr	r3, [pc, #136]	@ (8000fc8 <_svfiprintf_r+0x1f0>)
 8000f3e:	bb1b      	cbnz	r3, 8000f88 <_svfiprintf_r+0x1b0>
 8000f40:	9b03      	ldr	r3, [sp, #12]
 8000f42:	3307      	adds	r3, #7
 8000f44:	f023 0307 	bic.w	r3, r3, #7
 8000f48:	3308      	adds	r3, #8
 8000f4a:	9303      	str	r3, [sp, #12]
 8000f4c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8000f4e:	4433      	add	r3, r6
 8000f50:	9309      	str	r3, [sp, #36]	@ 0x24
 8000f52:	e76a      	b.n	8000e2a <_svfiprintf_r+0x52>
 8000f54:	fb0c 3202 	mla	r2, ip, r2, r3
 8000f58:	460c      	mov	r4, r1
 8000f5a:	2001      	movs	r0, #1
 8000f5c:	e7a8      	b.n	8000eb0 <_svfiprintf_r+0xd8>
 8000f5e:	2300      	movs	r3, #0
 8000f60:	3401      	adds	r4, #1
 8000f62:	9305      	str	r3, [sp, #20]
 8000f64:	4619      	mov	r1, r3
 8000f66:	f04f 0c0a 	mov.w	ip, #10
 8000f6a:	4620      	mov	r0, r4
 8000f6c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000f70:	3a30      	subs	r2, #48	@ 0x30
 8000f72:	2a09      	cmp	r2, #9
 8000f74:	d903      	bls.n	8000f7e <_svfiprintf_r+0x1a6>
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d0c6      	beq.n	8000f08 <_svfiprintf_r+0x130>
 8000f7a:	9105      	str	r1, [sp, #20]
 8000f7c:	e7c4      	b.n	8000f08 <_svfiprintf_r+0x130>
 8000f7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8000f82:	4604      	mov	r4, r0
 8000f84:	2301      	movs	r3, #1
 8000f86:	e7f0      	b.n	8000f6a <_svfiprintf_r+0x192>
 8000f88:	ab03      	add	r3, sp, #12
 8000f8a:	9300      	str	r3, [sp, #0]
 8000f8c:	462a      	mov	r2, r5
 8000f8e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fcc <_svfiprintf_r+0x1f4>)
 8000f90:	a904      	add	r1, sp, #16
 8000f92:	4638      	mov	r0, r7
 8000f94:	f3af 8000 	nop.w
 8000f98:	1c42      	adds	r2, r0, #1
 8000f9a:	4606      	mov	r6, r0
 8000f9c:	d1d6      	bne.n	8000f4c <_svfiprintf_r+0x174>
 8000f9e:	89ab      	ldrh	r3, [r5, #12]
 8000fa0:	065b      	lsls	r3, r3, #25
 8000fa2:	f53f af2d 	bmi.w	8000e00 <_svfiprintf_r+0x28>
 8000fa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000fa8:	e72c      	b.n	8000e04 <_svfiprintf_r+0x2c>
 8000faa:	ab03      	add	r3, sp, #12
 8000fac:	9300      	str	r3, [sp, #0]
 8000fae:	462a      	mov	r2, r5
 8000fb0:	4b06      	ldr	r3, [pc, #24]	@ (8000fcc <_svfiprintf_r+0x1f4>)
 8000fb2:	a904      	add	r1, sp, #16
 8000fb4:	4638      	mov	r0, r7
 8000fb6:	f000 f879 	bl	80010ac <_printf_i>
 8000fba:	e7ed      	b.n	8000f98 <_svfiprintf_r+0x1c0>
 8000fbc:	080013e7 	.word	0x080013e7
 8000fc0:	080013ed 	.word	0x080013ed
 8000fc4:	080013f1 	.word	0x080013f1
 8000fc8:	00000000 	.word	0x00000000
 8000fcc:	08000d21 	.word	0x08000d21

08000fd0 <_printf_common>:
 8000fd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fd4:	4616      	mov	r6, r2
 8000fd6:	4698      	mov	r8, r3
 8000fd8:	688a      	ldr	r2, [r1, #8]
 8000fda:	690b      	ldr	r3, [r1, #16]
 8000fdc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8000fe0:	4293      	cmp	r3, r2
 8000fe2:	bfb8      	it	lt
 8000fe4:	4613      	movlt	r3, r2
 8000fe6:	6033      	str	r3, [r6, #0]
 8000fe8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8000fec:	4607      	mov	r7, r0
 8000fee:	460c      	mov	r4, r1
 8000ff0:	b10a      	cbz	r2, 8000ff6 <_printf_common+0x26>
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	6033      	str	r3, [r6, #0]
 8000ff6:	6823      	ldr	r3, [r4, #0]
 8000ff8:	0699      	lsls	r1, r3, #26
 8000ffa:	bf42      	ittt	mi
 8000ffc:	6833      	ldrmi	r3, [r6, #0]
 8000ffe:	3302      	addmi	r3, #2
 8001000:	6033      	strmi	r3, [r6, #0]
 8001002:	6825      	ldr	r5, [r4, #0]
 8001004:	f015 0506 	ands.w	r5, r5, #6
 8001008:	d106      	bne.n	8001018 <_printf_common+0x48>
 800100a:	f104 0a19 	add.w	sl, r4, #25
 800100e:	68e3      	ldr	r3, [r4, #12]
 8001010:	6832      	ldr	r2, [r6, #0]
 8001012:	1a9b      	subs	r3, r3, r2
 8001014:	42ab      	cmp	r3, r5
 8001016:	dc26      	bgt.n	8001066 <_printf_common+0x96>
 8001018:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800101c:	6822      	ldr	r2, [r4, #0]
 800101e:	3b00      	subs	r3, #0
 8001020:	bf18      	it	ne
 8001022:	2301      	movne	r3, #1
 8001024:	0692      	lsls	r2, r2, #26
 8001026:	d42b      	bmi.n	8001080 <_printf_common+0xb0>
 8001028:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800102c:	4641      	mov	r1, r8
 800102e:	4638      	mov	r0, r7
 8001030:	47c8      	blx	r9
 8001032:	3001      	adds	r0, #1
 8001034:	d01e      	beq.n	8001074 <_printf_common+0xa4>
 8001036:	6823      	ldr	r3, [r4, #0]
 8001038:	6922      	ldr	r2, [r4, #16]
 800103a:	f003 0306 	and.w	r3, r3, #6
 800103e:	2b04      	cmp	r3, #4
 8001040:	bf02      	ittt	eq
 8001042:	68e5      	ldreq	r5, [r4, #12]
 8001044:	6833      	ldreq	r3, [r6, #0]
 8001046:	1aed      	subeq	r5, r5, r3
 8001048:	68a3      	ldr	r3, [r4, #8]
 800104a:	bf0c      	ite	eq
 800104c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001050:	2500      	movne	r5, #0
 8001052:	4293      	cmp	r3, r2
 8001054:	bfc4      	itt	gt
 8001056:	1a9b      	subgt	r3, r3, r2
 8001058:	18ed      	addgt	r5, r5, r3
 800105a:	2600      	movs	r6, #0
 800105c:	341a      	adds	r4, #26
 800105e:	42b5      	cmp	r5, r6
 8001060:	d11a      	bne.n	8001098 <_printf_common+0xc8>
 8001062:	2000      	movs	r0, #0
 8001064:	e008      	b.n	8001078 <_printf_common+0xa8>
 8001066:	2301      	movs	r3, #1
 8001068:	4652      	mov	r2, sl
 800106a:	4641      	mov	r1, r8
 800106c:	4638      	mov	r0, r7
 800106e:	47c8      	blx	r9
 8001070:	3001      	adds	r0, #1
 8001072:	d103      	bne.n	800107c <_printf_common+0xac>
 8001074:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800107c:	3501      	adds	r5, #1
 800107e:	e7c6      	b.n	800100e <_printf_common+0x3e>
 8001080:	18e1      	adds	r1, r4, r3
 8001082:	1c5a      	adds	r2, r3, #1
 8001084:	2030      	movs	r0, #48	@ 0x30
 8001086:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800108a:	4422      	add	r2, r4
 800108c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001090:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001094:	3302      	adds	r3, #2
 8001096:	e7c7      	b.n	8001028 <_printf_common+0x58>
 8001098:	2301      	movs	r3, #1
 800109a:	4622      	mov	r2, r4
 800109c:	4641      	mov	r1, r8
 800109e:	4638      	mov	r0, r7
 80010a0:	47c8      	blx	r9
 80010a2:	3001      	adds	r0, #1
 80010a4:	d0e6      	beq.n	8001074 <_printf_common+0xa4>
 80010a6:	3601      	adds	r6, #1
 80010a8:	e7d9      	b.n	800105e <_printf_common+0x8e>
	...

080010ac <_printf_i>:
 80010ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80010b0:	7e0f      	ldrb	r7, [r1, #24]
 80010b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80010b4:	2f78      	cmp	r7, #120	@ 0x78
 80010b6:	4691      	mov	r9, r2
 80010b8:	4680      	mov	r8, r0
 80010ba:	460c      	mov	r4, r1
 80010bc:	469a      	mov	sl, r3
 80010be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80010c2:	d807      	bhi.n	80010d4 <_printf_i+0x28>
 80010c4:	2f62      	cmp	r7, #98	@ 0x62
 80010c6:	d80a      	bhi.n	80010de <_printf_i+0x32>
 80010c8:	2f00      	cmp	r7, #0
 80010ca:	f000 80d2 	beq.w	8001272 <_printf_i+0x1c6>
 80010ce:	2f58      	cmp	r7, #88	@ 0x58
 80010d0:	f000 80b9 	beq.w	8001246 <_printf_i+0x19a>
 80010d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80010d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80010dc:	e03a      	b.n	8001154 <_printf_i+0xa8>
 80010de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80010e2:	2b15      	cmp	r3, #21
 80010e4:	d8f6      	bhi.n	80010d4 <_printf_i+0x28>
 80010e6:	a101      	add	r1, pc, #4	@ (adr r1, 80010ec <_printf_i+0x40>)
 80010e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80010ec:	08001145 	.word	0x08001145
 80010f0:	08001159 	.word	0x08001159
 80010f4:	080010d5 	.word	0x080010d5
 80010f8:	080010d5 	.word	0x080010d5
 80010fc:	080010d5 	.word	0x080010d5
 8001100:	080010d5 	.word	0x080010d5
 8001104:	08001159 	.word	0x08001159
 8001108:	080010d5 	.word	0x080010d5
 800110c:	080010d5 	.word	0x080010d5
 8001110:	080010d5 	.word	0x080010d5
 8001114:	080010d5 	.word	0x080010d5
 8001118:	08001259 	.word	0x08001259
 800111c:	08001183 	.word	0x08001183
 8001120:	08001213 	.word	0x08001213
 8001124:	080010d5 	.word	0x080010d5
 8001128:	080010d5 	.word	0x080010d5
 800112c:	0800127b 	.word	0x0800127b
 8001130:	080010d5 	.word	0x080010d5
 8001134:	08001183 	.word	0x08001183
 8001138:	080010d5 	.word	0x080010d5
 800113c:	080010d5 	.word	0x080010d5
 8001140:	0800121b 	.word	0x0800121b
 8001144:	6833      	ldr	r3, [r6, #0]
 8001146:	1d1a      	adds	r2, r3, #4
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	6032      	str	r2, [r6, #0]
 800114c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001150:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001154:	2301      	movs	r3, #1
 8001156:	e09d      	b.n	8001294 <_printf_i+0x1e8>
 8001158:	6833      	ldr	r3, [r6, #0]
 800115a:	6820      	ldr	r0, [r4, #0]
 800115c:	1d19      	adds	r1, r3, #4
 800115e:	6031      	str	r1, [r6, #0]
 8001160:	0606      	lsls	r6, r0, #24
 8001162:	d501      	bpl.n	8001168 <_printf_i+0xbc>
 8001164:	681d      	ldr	r5, [r3, #0]
 8001166:	e003      	b.n	8001170 <_printf_i+0xc4>
 8001168:	0645      	lsls	r5, r0, #25
 800116a:	d5fb      	bpl.n	8001164 <_printf_i+0xb8>
 800116c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001170:	2d00      	cmp	r5, #0
 8001172:	da03      	bge.n	800117c <_printf_i+0xd0>
 8001174:	232d      	movs	r3, #45	@ 0x2d
 8001176:	426d      	negs	r5, r5
 8001178:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800117c:	4859      	ldr	r0, [pc, #356]	@ (80012e4 <_printf_i+0x238>)
 800117e:	230a      	movs	r3, #10
 8001180:	e011      	b.n	80011a6 <_printf_i+0xfa>
 8001182:	6821      	ldr	r1, [r4, #0]
 8001184:	6833      	ldr	r3, [r6, #0]
 8001186:	0608      	lsls	r0, r1, #24
 8001188:	f853 5b04 	ldr.w	r5, [r3], #4
 800118c:	d402      	bmi.n	8001194 <_printf_i+0xe8>
 800118e:	0649      	lsls	r1, r1, #25
 8001190:	bf48      	it	mi
 8001192:	b2ad      	uxthmi	r5, r5
 8001194:	2f6f      	cmp	r7, #111	@ 0x6f
 8001196:	4853      	ldr	r0, [pc, #332]	@ (80012e4 <_printf_i+0x238>)
 8001198:	6033      	str	r3, [r6, #0]
 800119a:	bf14      	ite	ne
 800119c:	230a      	movne	r3, #10
 800119e:	2308      	moveq	r3, #8
 80011a0:	2100      	movs	r1, #0
 80011a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80011a6:	6866      	ldr	r6, [r4, #4]
 80011a8:	60a6      	str	r6, [r4, #8]
 80011aa:	2e00      	cmp	r6, #0
 80011ac:	bfa2      	ittt	ge
 80011ae:	6821      	ldrge	r1, [r4, #0]
 80011b0:	f021 0104 	bicge.w	r1, r1, #4
 80011b4:	6021      	strge	r1, [r4, #0]
 80011b6:	b90d      	cbnz	r5, 80011bc <_printf_i+0x110>
 80011b8:	2e00      	cmp	r6, #0
 80011ba:	d04b      	beq.n	8001254 <_printf_i+0x1a8>
 80011bc:	4616      	mov	r6, r2
 80011be:	fbb5 f1f3 	udiv	r1, r5, r3
 80011c2:	fb03 5711 	mls	r7, r3, r1, r5
 80011c6:	5dc7      	ldrb	r7, [r0, r7]
 80011c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80011cc:	462f      	mov	r7, r5
 80011ce:	42bb      	cmp	r3, r7
 80011d0:	460d      	mov	r5, r1
 80011d2:	d9f4      	bls.n	80011be <_printf_i+0x112>
 80011d4:	2b08      	cmp	r3, #8
 80011d6:	d10b      	bne.n	80011f0 <_printf_i+0x144>
 80011d8:	6823      	ldr	r3, [r4, #0]
 80011da:	07df      	lsls	r7, r3, #31
 80011dc:	d508      	bpl.n	80011f0 <_printf_i+0x144>
 80011de:	6923      	ldr	r3, [r4, #16]
 80011e0:	6861      	ldr	r1, [r4, #4]
 80011e2:	4299      	cmp	r1, r3
 80011e4:	bfde      	ittt	le
 80011e6:	2330      	movle	r3, #48	@ 0x30
 80011e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80011ec:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80011f0:	1b92      	subs	r2, r2, r6
 80011f2:	6122      	str	r2, [r4, #16]
 80011f4:	f8cd a000 	str.w	sl, [sp]
 80011f8:	464b      	mov	r3, r9
 80011fa:	aa03      	add	r2, sp, #12
 80011fc:	4621      	mov	r1, r4
 80011fe:	4640      	mov	r0, r8
 8001200:	f7ff fee6 	bl	8000fd0 <_printf_common>
 8001204:	3001      	adds	r0, #1
 8001206:	d14a      	bne.n	800129e <_printf_i+0x1f2>
 8001208:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800120c:	b004      	add	sp, #16
 800120e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001212:	6823      	ldr	r3, [r4, #0]
 8001214:	f043 0320 	orr.w	r3, r3, #32
 8001218:	6023      	str	r3, [r4, #0]
 800121a:	4833      	ldr	r0, [pc, #204]	@ (80012e8 <_printf_i+0x23c>)
 800121c:	2778      	movs	r7, #120	@ 0x78
 800121e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001222:	6823      	ldr	r3, [r4, #0]
 8001224:	6831      	ldr	r1, [r6, #0]
 8001226:	061f      	lsls	r7, r3, #24
 8001228:	f851 5b04 	ldr.w	r5, [r1], #4
 800122c:	d402      	bmi.n	8001234 <_printf_i+0x188>
 800122e:	065f      	lsls	r7, r3, #25
 8001230:	bf48      	it	mi
 8001232:	b2ad      	uxthmi	r5, r5
 8001234:	6031      	str	r1, [r6, #0]
 8001236:	07d9      	lsls	r1, r3, #31
 8001238:	bf44      	itt	mi
 800123a:	f043 0320 	orrmi.w	r3, r3, #32
 800123e:	6023      	strmi	r3, [r4, #0]
 8001240:	b11d      	cbz	r5, 800124a <_printf_i+0x19e>
 8001242:	2310      	movs	r3, #16
 8001244:	e7ac      	b.n	80011a0 <_printf_i+0xf4>
 8001246:	4827      	ldr	r0, [pc, #156]	@ (80012e4 <_printf_i+0x238>)
 8001248:	e7e9      	b.n	800121e <_printf_i+0x172>
 800124a:	6823      	ldr	r3, [r4, #0]
 800124c:	f023 0320 	bic.w	r3, r3, #32
 8001250:	6023      	str	r3, [r4, #0]
 8001252:	e7f6      	b.n	8001242 <_printf_i+0x196>
 8001254:	4616      	mov	r6, r2
 8001256:	e7bd      	b.n	80011d4 <_printf_i+0x128>
 8001258:	6833      	ldr	r3, [r6, #0]
 800125a:	6825      	ldr	r5, [r4, #0]
 800125c:	6961      	ldr	r1, [r4, #20]
 800125e:	1d18      	adds	r0, r3, #4
 8001260:	6030      	str	r0, [r6, #0]
 8001262:	062e      	lsls	r6, r5, #24
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	d501      	bpl.n	800126c <_printf_i+0x1c0>
 8001268:	6019      	str	r1, [r3, #0]
 800126a:	e002      	b.n	8001272 <_printf_i+0x1c6>
 800126c:	0668      	lsls	r0, r5, #25
 800126e:	d5fb      	bpl.n	8001268 <_printf_i+0x1bc>
 8001270:	8019      	strh	r1, [r3, #0]
 8001272:	2300      	movs	r3, #0
 8001274:	6123      	str	r3, [r4, #16]
 8001276:	4616      	mov	r6, r2
 8001278:	e7bc      	b.n	80011f4 <_printf_i+0x148>
 800127a:	6833      	ldr	r3, [r6, #0]
 800127c:	1d1a      	adds	r2, r3, #4
 800127e:	6032      	str	r2, [r6, #0]
 8001280:	681e      	ldr	r6, [r3, #0]
 8001282:	6862      	ldr	r2, [r4, #4]
 8001284:	2100      	movs	r1, #0
 8001286:	4630      	mov	r0, r6
 8001288:	f7fe ffa2 	bl	80001d0 <memchr>
 800128c:	b108      	cbz	r0, 8001292 <_printf_i+0x1e6>
 800128e:	1b80      	subs	r0, r0, r6
 8001290:	6060      	str	r0, [r4, #4]
 8001292:	6863      	ldr	r3, [r4, #4]
 8001294:	6123      	str	r3, [r4, #16]
 8001296:	2300      	movs	r3, #0
 8001298:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800129c:	e7aa      	b.n	80011f4 <_printf_i+0x148>
 800129e:	6923      	ldr	r3, [r4, #16]
 80012a0:	4632      	mov	r2, r6
 80012a2:	4649      	mov	r1, r9
 80012a4:	4640      	mov	r0, r8
 80012a6:	47d0      	blx	sl
 80012a8:	3001      	adds	r0, #1
 80012aa:	d0ad      	beq.n	8001208 <_printf_i+0x15c>
 80012ac:	6823      	ldr	r3, [r4, #0]
 80012ae:	079b      	lsls	r3, r3, #30
 80012b0:	d413      	bmi.n	80012da <_printf_i+0x22e>
 80012b2:	68e0      	ldr	r0, [r4, #12]
 80012b4:	9b03      	ldr	r3, [sp, #12]
 80012b6:	4298      	cmp	r0, r3
 80012b8:	bfb8      	it	lt
 80012ba:	4618      	movlt	r0, r3
 80012bc:	e7a6      	b.n	800120c <_printf_i+0x160>
 80012be:	2301      	movs	r3, #1
 80012c0:	4632      	mov	r2, r6
 80012c2:	4649      	mov	r1, r9
 80012c4:	4640      	mov	r0, r8
 80012c6:	47d0      	blx	sl
 80012c8:	3001      	adds	r0, #1
 80012ca:	d09d      	beq.n	8001208 <_printf_i+0x15c>
 80012cc:	3501      	adds	r5, #1
 80012ce:	68e3      	ldr	r3, [r4, #12]
 80012d0:	9903      	ldr	r1, [sp, #12]
 80012d2:	1a5b      	subs	r3, r3, r1
 80012d4:	42ab      	cmp	r3, r5
 80012d6:	dcf2      	bgt.n	80012be <_printf_i+0x212>
 80012d8:	e7eb      	b.n	80012b2 <_printf_i+0x206>
 80012da:	2500      	movs	r5, #0
 80012dc:	f104 0619 	add.w	r6, r4, #25
 80012e0:	e7f5      	b.n	80012ce <_printf_i+0x222>
 80012e2:	bf00      	nop
 80012e4:	080013f8 	.word	0x080013f8
 80012e8:	08001409 	.word	0x08001409

080012ec <memmove>:
 80012ec:	4288      	cmp	r0, r1
 80012ee:	b510      	push	{r4, lr}
 80012f0:	eb01 0402 	add.w	r4, r1, r2
 80012f4:	d902      	bls.n	80012fc <memmove+0x10>
 80012f6:	4284      	cmp	r4, r0
 80012f8:	4623      	mov	r3, r4
 80012fa:	d807      	bhi.n	800130c <memmove+0x20>
 80012fc:	1e43      	subs	r3, r0, #1
 80012fe:	42a1      	cmp	r1, r4
 8001300:	d008      	beq.n	8001314 <memmove+0x28>
 8001302:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001306:	f803 2f01 	strb.w	r2, [r3, #1]!
 800130a:	e7f8      	b.n	80012fe <memmove+0x12>
 800130c:	4402      	add	r2, r0
 800130e:	4601      	mov	r1, r0
 8001310:	428a      	cmp	r2, r1
 8001312:	d100      	bne.n	8001316 <memmove+0x2a>
 8001314:	bd10      	pop	{r4, pc}
 8001316:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800131a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800131e:	e7f7      	b.n	8001310 <memmove+0x24>

08001320 <_sbrk_r>:
 8001320:	b538      	push	{r3, r4, r5, lr}
 8001322:	4d06      	ldr	r5, [pc, #24]	@ (800133c <_sbrk_r+0x1c>)
 8001324:	2300      	movs	r3, #0
 8001326:	4604      	mov	r4, r0
 8001328:	4608      	mov	r0, r1
 800132a:	602b      	str	r3, [r5, #0]
 800132c:	f7ff fb1e 	bl	800096c <_sbrk>
 8001330:	1c43      	adds	r3, r0, #1
 8001332:	d102      	bne.n	800133a <_sbrk_r+0x1a>
 8001334:	682b      	ldr	r3, [r5, #0]
 8001336:	b103      	cbz	r3, 800133a <_sbrk_r+0x1a>
 8001338:	6023      	str	r3, [r4, #0]
 800133a:	bd38      	pop	{r3, r4, r5, pc}
 800133c:	200001b0 	.word	0x200001b0

08001340 <memcpy>:
 8001340:	440a      	add	r2, r1
 8001342:	4291      	cmp	r1, r2
 8001344:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8001348:	d100      	bne.n	800134c <memcpy+0xc>
 800134a:	4770      	bx	lr
 800134c:	b510      	push	{r4, lr}
 800134e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001352:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001356:	4291      	cmp	r1, r2
 8001358:	d1f9      	bne.n	800134e <memcpy+0xe>
 800135a:	bd10      	pop	{r4, pc}

0800135c <_realloc_r>:
 800135c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001360:	4680      	mov	r8, r0
 8001362:	4615      	mov	r5, r2
 8001364:	460c      	mov	r4, r1
 8001366:	b921      	cbnz	r1, 8001372 <_realloc_r+0x16>
 8001368:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800136c:	4611      	mov	r1, r2
 800136e:	f7ff bc4b 	b.w	8000c08 <_malloc_r>
 8001372:	b92a      	cbnz	r2, 8001380 <_realloc_r+0x24>
 8001374:	f7ff fbdc 	bl	8000b30 <_free_r>
 8001378:	2400      	movs	r4, #0
 800137a:	4620      	mov	r0, r4
 800137c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001380:	f000 f81a 	bl	80013b8 <_malloc_usable_size_r>
 8001384:	4285      	cmp	r5, r0
 8001386:	4606      	mov	r6, r0
 8001388:	d802      	bhi.n	8001390 <_realloc_r+0x34>
 800138a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800138e:	d8f4      	bhi.n	800137a <_realloc_r+0x1e>
 8001390:	4629      	mov	r1, r5
 8001392:	4640      	mov	r0, r8
 8001394:	f7ff fc38 	bl	8000c08 <_malloc_r>
 8001398:	4607      	mov	r7, r0
 800139a:	2800      	cmp	r0, #0
 800139c:	d0ec      	beq.n	8001378 <_realloc_r+0x1c>
 800139e:	42b5      	cmp	r5, r6
 80013a0:	462a      	mov	r2, r5
 80013a2:	4621      	mov	r1, r4
 80013a4:	bf28      	it	cs
 80013a6:	4632      	movcs	r2, r6
 80013a8:	f7ff ffca 	bl	8001340 <memcpy>
 80013ac:	4621      	mov	r1, r4
 80013ae:	4640      	mov	r0, r8
 80013b0:	f7ff fbbe 	bl	8000b30 <_free_r>
 80013b4:	463c      	mov	r4, r7
 80013b6:	e7e0      	b.n	800137a <_realloc_r+0x1e>

080013b8 <_malloc_usable_size_r>:
 80013b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80013bc:	1f18      	subs	r0, r3, #4
 80013be:	2b00      	cmp	r3, #0
 80013c0:	bfbc      	itt	lt
 80013c2:	580b      	ldrlt	r3, [r1, r0]
 80013c4:	18c0      	addlt	r0, r0, r3
 80013c6:	4770      	bx	lr

080013c8 <_init>:
 80013c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ca:	bf00      	nop
 80013cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013ce:	bc08      	pop	{r3}
 80013d0:	469e      	mov	lr, r3
 80013d2:	4770      	bx	lr

080013d4 <_fini>:
 80013d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013d6:	bf00      	nop
 80013d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80013da:	bc08      	pop	{r3}
 80013dc:	469e      	mov	lr, r3
 80013de:	4770      	bx	lr
