Loading plugins phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -d CY8C5888LTI-LP097 -s C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.110ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.115ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SHW_full.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 SHW_full.v -verilog
======================================================================

======================================================================
Compiling:  SHW_full.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 SHW_full.v -verilog
======================================================================

======================================================================
Compiling:  SHW_full.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 -verilog SHW_full.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Nov 01 05:12:56 2017


======================================================================
Compiling:  SHW_full.v
Program  :   vpp
Options  :    -yv2 -q10 SHW_full.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Nov 01 05:12:56 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SHW_full.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
SHW_full.v (line 172, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 254, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 349, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 379, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 409, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 452, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
SHW_full.v (line 741, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2038, col 54):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2057, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2101, col 51):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2131, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2803, col 57):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2848, col 57):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 3202, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SHW_full.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 -verilog SHW_full.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Nov 01 05:12:56 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\codegentemp\SHW_full.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\codegentemp\SHW_full.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SHW_full.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 -verilog SHW_full.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Nov 01 05:12:57 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\codegentemp\SHW_full.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\codegentemp\SHW_full.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_25\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_24\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_23\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_22\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_21\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_20\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_19\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_18\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_17\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_16\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_15\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_14\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_13\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_12\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_11\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_10\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_9\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_8\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_7\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_6\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_5\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_4\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_3\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_2\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_1\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:b_0\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_25\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_24\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_25\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_24\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_23\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_22\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_21\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_20\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_19\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_18\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_17\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_16\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_15\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_14\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_13\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_12\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_11\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_10\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_9\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_8\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_7\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_6\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_5\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_4\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_3\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_2\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_1\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_0\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_25\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_24\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_23\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_22\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_21\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_20\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_19\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_18\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_17\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_16\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_15\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_14\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_13\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_12\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_11\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_10\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_9\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_8\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_7\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_6\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_5\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_4\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:albi_2\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:agbi_2\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_3\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_3\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lti_1\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gti_1\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:albi_1\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:agbi_1\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:albi_0\
	\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:agbi_0\
	\CNT_SLOTS:MODULE_2:g1:a0:xneq\
	\CNT_SLOTS:MODULE_2:g1:a0:xlt\
	\CNT_SLOTS:MODULE_2:g1:a0:xlte\
	\CNT_SLOTS:MODULE_2:g1:a0:xgt\
	\CNT_SLOTS:MODULE_2:g1:a0:xgte\
	\CNT_SLOTS:MODULE_2:lt\
	\CNT_SLOTS:MODULE_2:gt\
	\CNT_SLOTS:MODULE_2:gte\
	\CNT_SLOTS:MODULE_2:lte\
	\CNT_SLOTS:MODULE_2:neq\
	\LUT_SLOTS:tmp__LUT_SLOTS_reg_3\
	tx_slot3
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_25\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_24\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_23\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_22\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_21\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_20\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_19\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_18\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_17\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_16\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_15\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_14\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_13\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_12\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_11\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_10\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_9\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_8\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_7\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_6\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_5\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_4\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_3\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_2\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_1\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_0\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_25\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_24\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_25\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_24\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_23\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_22\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_21\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_20\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_19\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_18\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_17\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_16\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_15\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_14\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_13\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_12\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_11\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_10\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_9\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_8\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_7\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_6\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_5\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_4\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_3\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_2\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_1\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_0\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_25\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_24\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_23\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_22\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_21\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_20\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_19\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_18\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_17\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_16\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_15\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_14\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_13\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_12\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_11\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_10\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_9\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_8\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_7\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_6\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_5\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_4\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_3\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:albi_1\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:agbi_1\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lt_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gt_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lt_1\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gt_1\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lt_2\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gt_2\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lti_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gti_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:albi_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:agbi_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xneq\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xlt\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xlte\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xgt\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xgte\
	\SEL_PAY_OUT:MODULE_4:lt\
	\SEL_PAY_OUT:MODULE_4:gt\
	\SEL_PAY_OUT:MODULE_4:gte\
	\SEL_PAY_OUT:MODULE_4:lte\
	\SEL_PAY_OUT:MODULE_4:neq\
	\LUT_HAM:tmp__LUT_HAM_ins_3\
	Net_169
	\LUT_HAM:tmp__LUT_HAM_ins_2\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_25\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_24\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_23\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_22\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_21\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_20\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_19\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_18\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_17\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_16\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_15\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_14\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_13\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_12\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_11\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_10\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_9\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_8\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_7\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_6\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_5\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_4\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_3\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_2\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_1\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_0\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_25\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_24\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_25\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_24\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_23\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_22\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_21\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_20\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_19\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_18\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_17\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_16\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_15\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_14\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_13\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_12\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_11\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_10\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_9\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_8\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_7\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_6\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_5\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_4\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_3\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_2\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_1\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_0\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_25\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_24\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_23\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_22\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_21\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_20\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_19\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_18\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_17\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_16\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_15\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_14\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_13\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_12\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_11\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_10\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_9\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_8\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_7\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_6\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_5\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_4\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_3\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_2\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:albi_1\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:agbi_1\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:lt_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:gt_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:lt_1\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:gt_1\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:lti_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:gti_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:albi_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:agbi_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:xneq\
	\CNT_HAM_IN:MODULE_6:g1:a0:xlt\
	\CNT_HAM_IN:MODULE_6:g1:a0:xlte\
	\CNT_HAM_IN:MODULE_6:g1:a0:xgt\
	\CNT_HAM_IN:MODULE_6:g1:a0:xgte\
	\CNT_HAM_IN:MODULE_6:lt\
	\CNT_HAM_IN:MODULE_6:gt\
	\CNT_HAM_IN:MODULE_6:gte\
	\CNT_HAM_IN:MODULE_6:lte\
	\CNT_HAM_IN:MODULE_6:neq\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_25\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_24\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_23\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_22\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_21\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_20\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_19\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_18\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_17\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_16\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_15\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_14\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_13\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_12\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_11\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_10\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_9\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_8\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_7\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_6\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_5\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_4\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_3\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_2\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_1\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_0\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_25\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_24\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_25\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_24\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_23\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_22\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_21\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_20\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_19\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_18\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_17\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_16\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_15\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_14\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_13\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_12\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_11\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_10\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_9\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_8\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_7\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_6\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_5\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_4\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_3\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_2\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_1\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_0\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_25\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_24\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_23\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_22\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_21\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_20\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_19\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_18\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_17\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_16\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_15\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_14\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_13\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_12\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_11\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_10\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_9\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_8\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_7\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_6\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_5\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_4\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_3\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:albi_1\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:agbi_1\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lt_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gt_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lt_1\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gt_1\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lt_2\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gt_2\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lti_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gti_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:albi_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:agbi_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xneq\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xlt\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xlte\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xgt\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xgte\
	\SEL_HAM_OUT:MODULE_8:lt\
	\SEL_HAM_OUT:MODULE_8:gt\
	\SEL_HAM_OUT:MODULE_8:gte\
	\SEL_HAM_OUT:MODULE_8:lte\
	\SEL_HAM_OUT:MODULE_8:neq\
	\CREG_L:control_bus_7\
	\CREG_L:control_bus_6\
	\CREG_L:control_bus_5\
	\CREG_L:control_bus_4\
	\CREG_L:control_bus_3\
	\CNT_L:BasicCounter_1:MODULE_9:b_31\
	\CNT_L:BasicCounter_1:MODULE_9:b_30\
	\CNT_L:BasicCounter_1:MODULE_9:b_29\
	\CNT_L:BasicCounter_1:MODULE_9:b_28\
	\CNT_L:BasicCounter_1:MODULE_9:b_27\
	\CNT_L:BasicCounter_1:MODULE_9:b_26\
	\CNT_L:BasicCounter_1:MODULE_9:b_25\
	\CNT_L:BasicCounter_1:MODULE_9:b_24\
	\CNT_L:BasicCounter_1:MODULE_9:b_23\
	\CNT_L:BasicCounter_1:MODULE_9:b_22\
	\CNT_L:BasicCounter_1:MODULE_9:b_21\
	\CNT_L:BasicCounter_1:MODULE_9:b_20\
	\CNT_L:BasicCounter_1:MODULE_9:b_19\
	\CNT_L:BasicCounter_1:MODULE_9:b_18\
	\CNT_L:BasicCounter_1:MODULE_9:b_17\
	\CNT_L:BasicCounter_1:MODULE_9:b_16\
	\CNT_L:BasicCounter_1:MODULE_9:b_15\
	\CNT_L:BasicCounter_1:MODULE_9:b_14\
	\CNT_L:BasicCounter_1:MODULE_9:b_13\
	\CNT_L:BasicCounter_1:MODULE_9:b_12\
	\CNT_L:BasicCounter_1:MODULE_9:b_11\
	\CNT_L:BasicCounter_1:MODULE_9:b_10\
	\CNT_L:BasicCounter_1:MODULE_9:b_9\
	\CNT_L:BasicCounter_1:MODULE_9:b_8\
	\CNT_L:BasicCounter_1:MODULE_9:b_7\
	\CNT_L:BasicCounter_1:MODULE_9:b_6\
	\CNT_L:BasicCounter_1:MODULE_9:b_5\
	\CNT_L:BasicCounter_1:MODULE_9:b_4\
	\CNT_L:BasicCounter_1:MODULE_9:b_3\
	\CNT_L:BasicCounter_1:MODULE_9:b_2\
	\CNT_L:BasicCounter_1:MODULE_9:b_1\
	\CNT_L:BasicCounter_1:MODULE_9:b_0\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_31\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_30\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_29\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_28\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_27\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_26\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_25\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_24\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_31\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_30\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_29\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_28\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_27\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_26\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_25\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_24\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_23\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_22\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_21\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_20\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_19\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_18\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_17\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_16\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_15\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_14\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_13\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_12\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_11\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_10\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_9\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_8\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_7\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_6\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_5\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_4\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_3\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_2\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_1\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_0\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_31\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_30\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_29\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_28\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_27\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_26\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_25\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_24\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_23\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_22\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_21\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_20\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_19\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_18\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_17\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_16\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_15\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_14\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_13\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_12\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_11\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_10\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_9\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_8\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_7\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_6\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_5\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_4\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_3\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_L:MODULE_10:g1:a0:gx:u0:albi_1\
	\CNT_L:MODULE_10:g1:a0:gx:u0:agbi_1\
	\CNT_L:MODULE_10:g1:a0:gx:u0:lt_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:gt_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:lt_1\
	\CNT_L:MODULE_10:g1:a0:gx:u0:gt_1\
	\CNT_L:MODULE_10:g1:a0:gx:u0:lt_2\
	\CNT_L:MODULE_10:g1:a0:gx:u0:gt_2\
	\CNT_L:MODULE_10:g1:a0:gx:u0:lti_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:gti_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:albi_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:agbi_0\
	\CNT_L:MODULE_10:g1:a0:xneq\
	\CNT_L:MODULE_10:g1:a0:xlt\
	\CNT_L:MODULE_10:g1:a0:xlte\
	\CNT_L:MODULE_10:g1:a0:xgt\
	\CNT_L:MODULE_10:g1:a0:xgte\
	\CNT_L:MODULE_10:lt\
	\CNT_L:MODULE_10:gt\
	\CNT_L:MODULE_10:gte\
	\CNT_L:MODULE_10:lte\
	\CNT_L:MODULE_10:neq\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_25\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_24\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_23\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_22\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_21\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_20\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_19\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_18\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_17\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_16\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_15\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_14\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_13\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_12\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_11\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_10\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_9\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_8\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_7\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_6\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_5\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_4\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_3\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_2\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_1\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_0\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_25\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_24\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_25\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_24\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_23\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_22\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_21\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_20\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_19\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_18\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_17\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_16\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_15\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_14\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_13\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_12\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_11\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_10\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_9\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_8\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_7\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_6\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_5\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_4\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_3\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_2\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_1\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_0\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_25\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_24\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_23\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_22\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_21\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_20\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_19\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_18\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_17\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_16\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_15\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_14\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_13\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_12\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_11\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_10\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_9\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_8\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_7\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_6\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_5\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:albi_2\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:agbi_2\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_3\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_3\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_4\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_4\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:lti_1\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:gti_1\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:albi_1\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:agbi_1\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:albi_0\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:agbi_0\
	\CNT_INJ:MODULE_12:g1:a0:xneq\
	\CNT_INJ:MODULE_12:g1:a0:xlt\
	\CNT_INJ:MODULE_12:g1:a0:xlte\
	\CNT_INJ:MODULE_12:g1:a0:xgt\
	\CNT_INJ:MODULE_12:g1:a0:xgte\
	\CNT_INJ:MODULE_12:lt\
	\CNT_INJ:MODULE_12:gt\
	\CNT_INJ:MODULE_12:gte\
	\CNT_INJ:MODULE_12:lte\
	\CNT_INJ:MODULE_12:neq\
	\UART:BUART:reset_sr\
	Net_543
	Net_544
	\UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	Net_538
	\UART:BUART:sRX:MODULE_18:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_19:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_19:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_19:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_19:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_19:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_19:lt\
	\UART:BUART:sRX:MODULE_19:eq\
	\UART:BUART:sRX:MODULE_19:gt\
	\UART:BUART:sRX:MODULE_19:gte\
	\UART:BUART:sRX:MODULE_19:lte\
	Net_560
	Net_561
	Net_562
	Net_564
	Net_565
	Net_566
	Net_567
	\PWM_LED:PWMUDB:km_run\
	\PWM_LED:PWMUDB:ctrl_enable\
	\PWM_LED:PWMUDB:control_7\
	\PWM_LED:PWMUDB:control_6\
	\PWM_LED:PWMUDB:control_5\
	\PWM_LED:PWMUDB:control_4\
	\PWM_LED:PWMUDB:control_3\
	\PWM_LED:PWMUDB:control_2\
	\PWM_LED:PWMUDB:control_1\
	\PWM_LED:PWMUDB:control_0\
	\PWM_LED:PWMUDB:ctrl_cmpmode2_2\
	\PWM_LED:PWMUDB:ctrl_cmpmode2_1\
	\PWM_LED:PWMUDB:ctrl_cmpmode2_0\
	\PWM_LED:PWMUDB:ctrl_cmpmode1_2\
	\PWM_LED:PWMUDB:ctrl_cmpmode1_1\
	\PWM_LED:PWMUDB:ctrl_cmpmode1_0\
	\PWM_LED:PWMUDB:capt_rising\
	\PWM_LED:PWMUDB:capt_falling\
	\PWM_LED:PWMUDB:trig_fall\
	\PWM_LED:PWMUDB:sc_kill\
	\PWM_LED:PWMUDB:min_kill\
	\PWM_LED:PWMUDB:km_tc\
	\PWM_LED:PWMUDB:db_tc\
	\PWM_LED:PWMUDB:dith_sel\
	\PWM_LED:PWMUDB:compare2\
	\PWM_LED:Net_101\
	Net_606
	Net_607
	\PWM_LED:PWMUDB:MODULE_20:b_31\
	\PWM_LED:PWMUDB:MODULE_20:b_30\
	\PWM_LED:PWMUDB:MODULE_20:b_29\
	\PWM_LED:PWMUDB:MODULE_20:b_28\
	\PWM_LED:PWMUDB:MODULE_20:b_27\
	\PWM_LED:PWMUDB:MODULE_20:b_26\
	\PWM_LED:PWMUDB:MODULE_20:b_25\
	\PWM_LED:PWMUDB:MODULE_20:b_24\
	\PWM_LED:PWMUDB:MODULE_20:b_23\
	\PWM_LED:PWMUDB:MODULE_20:b_22\
	\PWM_LED:PWMUDB:MODULE_20:b_21\
	\PWM_LED:PWMUDB:MODULE_20:b_20\
	\PWM_LED:PWMUDB:MODULE_20:b_19\
	\PWM_LED:PWMUDB:MODULE_20:b_18\
	\PWM_LED:PWMUDB:MODULE_20:b_17\
	\PWM_LED:PWMUDB:MODULE_20:b_16\
	\PWM_LED:PWMUDB:MODULE_20:b_15\
	\PWM_LED:PWMUDB:MODULE_20:b_14\
	\PWM_LED:PWMUDB:MODULE_20:b_13\
	\PWM_LED:PWMUDB:MODULE_20:b_12\
	\PWM_LED:PWMUDB:MODULE_20:b_11\
	\PWM_LED:PWMUDB:MODULE_20:b_10\
	\PWM_LED:PWMUDB:MODULE_20:b_9\
	\PWM_LED:PWMUDB:MODULE_20:b_8\
	\PWM_LED:PWMUDB:MODULE_20:b_7\
	\PWM_LED:PWMUDB:MODULE_20:b_6\
	\PWM_LED:PWMUDB:MODULE_20:b_5\
	\PWM_LED:PWMUDB:MODULE_20:b_4\
	\PWM_LED:PWMUDB:MODULE_20:b_3\
	\PWM_LED:PWMUDB:MODULE_20:b_2\
	\PWM_LED:PWMUDB:MODULE_20:b_1\
	\PWM_LED:PWMUDB:MODULE_20:b_0\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:a_31\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:a_30\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:a_29\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:a_28\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:a_27\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:a_26\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:a_25\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:a_24\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_31\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_30\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_29\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_28\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_27\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_26\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_25\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_24\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_23\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_22\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_21\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_20\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_19\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_18\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_17\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_16\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_15\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_14\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_13\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_12\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_11\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_10\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_9\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_8\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_7\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_6\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_5\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_4\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_3\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_2\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_1\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:b_0\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_31\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_30\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_29\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_28\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_27\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_26\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_25\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_24\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_23\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_22\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_21\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_20\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_19\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_18\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_17\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_16\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_15\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_14\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_13\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_12\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_11\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_10\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_9\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_8\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_7\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_6\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_5\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_4\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_3\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_2\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_608
	Net_605
	\PWM_LED:Net_113\
	\PWM_LED:Net_107\
	\PWM_LED:Net_114\
	tx_init
	\CREG_INIT_TX:control_out_0\
	Net_578
	Net_579
	Net_580
	Net_582
	Net_583
	Net_584
	Net_585
	Net_736
	Net_765
	Net_797
	Net_801
	Net_802
	Net_803
	Net_763
	Net_691
	Net_687
	Net_682
	Net_678
	Net_762
	Net_769
	Net_774
	Net_776
	Net_779
	pre_detect
	Net_827_7
	\CREG_RX_SLOTS1:control_out_7\
	Net_826_7
	\CREG_RX_SLOTS2:control_out_7\
	Net_826_6
	\CREG_RX_SLOTS2:control_out_6\
	Net_826_5
	\CREG_RX_SLOTS2:control_out_5\
	Net_826_4
	\CREG_RX_SLOTS2:control_out_4\
	Net_826_3
	\CREG_RX_SLOTS2:control_out_3\
	Net_826_2
	\CREG_RX_SLOTS2:control_out_2\
	Net_826_1
	\CREG_RX_SLOTS2:control_out_1\
	Net_826_0
	\CREG_RX_SLOTS2:control_out_0\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_25\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_24\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_23\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_22\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_21\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_20\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_19\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_18\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_17\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_16\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_15\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_14\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_13\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_12\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_11\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_10\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_9\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_8\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_7\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_6\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_5\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_4\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_3\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_2\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_1\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_0\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_25\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_24\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_25\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_24\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_23\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_22\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_21\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_20\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_19\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_18\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_17\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_16\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_15\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_14\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_13\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_12\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_11\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_10\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_9\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_8\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_7\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_6\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_5\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_4\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_3\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_2\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_1\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_0\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_25\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_24\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_23\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_22\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_21\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_20\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_19\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_18\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_17\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_16\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_15\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_14\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_13\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_12\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_11\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_10\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_9\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_8\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_7\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_6\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_5\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_4\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:albi_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:agbi_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_3\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_3\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lti_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gti_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:albi_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:agbi_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:albi_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:agbi_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xneq\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xlt\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xlte\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xgt\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xgte\
	\CNT_RX_SLOTS:MODULE_14:lt\
	\CNT_RX_SLOTS:MODULE_14:gt\
	\CNT_RX_SLOTS:MODULE_14:gte\
	\CNT_RX_SLOTS:MODULE_14:lte\
	\CNT_RX_SLOTS:MODULE_14:neq\
	rx_slot1
	\COMP_SLOW:Net_9\
	\COMP_FAST:Net_9\
	\DAC_SLOW:Net_80\
	\DAC_SLOW:Net_9\
	\DAC_FAST:Net_80\
	\DAC_FAST:Net_9\
	\CNT_HEAD:MODULE_21:b_31\
	\CNT_HEAD:MODULE_21:b_30\
	\CNT_HEAD:MODULE_21:b_29\
	\CNT_HEAD:MODULE_21:b_28\
	\CNT_HEAD:MODULE_21:b_27\
	\CNT_HEAD:MODULE_21:b_26\
	\CNT_HEAD:MODULE_21:b_25\
	\CNT_HEAD:MODULE_21:b_24\
	\CNT_HEAD:MODULE_21:b_23\
	\CNT_HEAD:MODULE_21:b_22\
	\CNT_HEAD:MODULE_21:b_21\
	\CNT_HEAD:MODULE_21:b_20\
	\CNT_HEAD:MODULE_21:b_19\
	\CNT_HEAD:MODULE_21:b_18\
	\CNT_HEAD:MODULE_21:b_17\
	\CNT_HEAD:MODULE_21:b_16\
	\CNT_HEAD:MODULE_21:b_15\
	\CNT_HEAD:MODULE_21:b_14\
	\CNT_HEAD:MODULE_21:b_13\
	\CNT_HEAD:MODULE_21:b_12\
	\CNT_HEAD:MODULE_21:b_11\
	\CNT_HEAD:MODULE_21:b_10\
	\CNT_HEAD:MODULE_21:b_9\
	\CNT_HEAD:MODULE_21:b_8\
	\CNT_HEAD:MODULE_21:b_7\
	\CNT_HEAD:MODULE_21:b_6\
	\CNT_HEAD:MODULE_21:b_5\
	\CNT_HEAD:MODULE_21:b_4\
	\CNT_HEAD:MODULE_21:b_3\
	\CNT_HEAD:MODULE_21:b_2\
	\CNT_HEAD:MODULE_21:b_1\
	\CNT_HEAD:MODULE_21:b_0\
	\CNT_HEAD:MODULE_21:g2:a0:a_31\
	\CNT_HEAD:MODULE_21:g2:a0:a_30\
	\CNT_HEAD:MODULE_21:g2:a0:a_29\
	\CNT_HEAD:MODULE_21:g2:a0:a_28\
	\CNT_HEAD:MODULE_21:g2:a0:a_27\
	\CNT_HEAD:MODULE_21:g2:a0:a_26\
	\CNT_HEAD:MODULE_21:g2:a0:a_25\
	\CNT_HEAD:MODULE_21:g2:a0:a_24\
	\CNT_HEAD:MODULE_21:g2:a0:b_31\
	\CNT_HEAD:MODULE_21:g2:a0:b_30\
	\CNT_HEAD:MODULE_21:g2:a0:b_29\
	\CNT_HEAD:MODULE_21:g2:a0:b_28\
	\CNT_HEAD:MODULE_21:g2:a0:b_27\
	\CNT_HEAD:MODULE_21:g2:a0:b_26\
	\CNT_HEAD:MODULE_21:g2:a0:b_25\
	\CNT_HEAD:MODULE_21:g2:a0:b_24\
	\CNT_HEAD:MODULE_21:g2:a0:b_23\
	\CNT_HEAD:MODULE_21:g2:a0:b_22\
	\CNT_HEAD:MODULE_21:g2:a0:b_21\
	\CNT_HEAD:MODULE_21:g2:a0:b_20\
	\CNT_HEAD:MODULE_21:g2:a0:b_19\
	\CNT_HEAD:MODULE_21:g2:a0:b_18\
	\CNT_HEAD:MODULE_21:g2:a0:b_17\
	\CNT_HEAD:MODULE_21:g2:a0:b_16\
	\CNT_HEAD:MODULE_21:g2:a0:b_15\
	\CNT_HEAD:MODULE_21:g2:a0:b_14\
	\CNT_HEAD:MODULE_21:g2:a0:b_13\
	\CNT_HEAD:MODULE_21:g2:a0:b_12\
	\CNT_HEAD:MODULE_21:g2:a0:b_11\
	\CNT_HEAD:MODULE_21:g2:a0:b_10\
	\CNT_HEAD:MODULE_21:g2:a0:b_9\
	\CNT_HEAD:MODULE_21:g2:a0:b_8\
	\CNT_HEAD:MODULE_21:g2:a0:b_7\
	\CNT_HEAD:MODULE_21:g2:a0:b_6\
	\CNT_HEAD:MODULE_21:g2:a0:b_5\
	\CNT_HEAD:MODULE_21:g2:a0:b_4\
	\CNT_HEAD:MODULE_21:g2:a0:b_3\
	\CNT_HEAD:MODULE_21:g2:a0:b_2\
	\CNT_HEAD:MODULE_21:g2:a0:b_1\
	\CNT_HEAD:MODULE_21:g2:a0:b_0\
	\CNT_HEAD:MODULE_21:g2:a0:s_31\
	\CNT_HEAD:MODULE_21:g2:a0:s_30\
	\CNT_HEAD:MODULE_21:g2:a0:s_29\
	\CNT_HEAD:MODULE_21:g2:a0:s_28\
	\CNT_HEAD:MODULE_21:g2:a0:s_27\
	\CNT_HEAD:MODULE_21:g2:a0:s_26\
	\CNT_HEAD:MODULE_21:g2:a0:s_25\
	\CNT_HEAD:MODULE_21:g2:a0:s_24\
	\CNT_HEAD:MODULE_21:g2:a0:s_23\
	\CNT_HEAD:MODULE_21:g2:a0:s_22\
	\CNT_HEAD:MODULE_21:g2:a0:s_21\
	\CNT_HEAD:MODULE_21:g2:a0:s_20\
	\CNT_HEAD:MODULE_21:g2:a0:s_19\
	\CNT_HEAD:MODULE_21:g2:a0:s_18\
	\CNT_HEAD:MODULE_21:g2:a0:s_17\
	\CNT_HEAD:MODULE_21:g2:a0:s_16\
	\CNT_HEAD:MODULE_21:g2:a0:s_15\
	\CNT_HEAD:MODULE_21:g2:a0:s_14\
	\CNT_HEAD:MODULE_21:g2:a0:s_13\
	\CNT_HEAD:MODULE_21:g2:a0:s_12\
	\CNT_HEAD:MODULE_21:g2:a0:s_11\
	\CNT_HEAD:MODULE_21:g2:a0:s_10\
	\CNT_HEAD:MODULE_21:g2:a0:s_9\
	\CNT_HEAD:MODULE_21:g2:a0:s_8\
	\CNT_HEAD:MODULE_21:g2:a0:s_7\
	\CNT_HEAD:MODULE_21:g2:a0:s_6\
	\CNT_HEAD:MODULE_21:g2:a0:s_5\
	\CNT_HEAD:MODULE_21:g2:a0:s_4\
	\CNT_HEAD:MODULE_21:g2:a0:s_3\
	\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_25\
	head_reset
	\MODULE_22:g1:a0:gx:u0:albi_1\
	\MODULE_22:g1:a0:gx:u0:agbi_1\
	\MODULE_22:g1:a0:gx:u0:lt_0\
	\MODULE_22:g1:a0:gx:u0:gt_0\
	\MODULE_22:g1:a0:gx:u0:lt_1\
	\MODULE_22:g1:a0:gx:u0:gt_1\
	\MODULE_22:g1:a0:gx:u0:lt_2\
	\MODULE_22:g1:a0:gx:u0:gt_2\
	\MODULE_22:g1:a0:gx:u0:lti_0\
	\MODULE_22:g1:a0:gx:u0:gti_0\
	\MODULE_22:g1:a0:gx:u0:albi_0\
	\MODULE_22:g1:a0:gx:u0:agbi_0\
	\MODULE_22:g1:a0:xneq\
	\MODULE_22:g1:a0:xlt\
	\MODULE_22:g1:a0:xlte\
	\MODULE_22:g1:a0:xgt\
	\MODULE_22:g1:a0:xgte\
	\MODULE_22:lt\
	\MODULE_22:gt\
	\MODULE_22:gte\
	\MODULE_22:lte\
	\MODULE_22:neq\
	\MODULE_23:g1:a0:gx:u0:albi_1\
	\MODULE_23:g1:a0:gx:u0:agbi_1\
	\MODULE_23:g1:a0:gx:u0:lt_0\
	\MODULE_23:g1:a0:gx:u0:gt_0\
	\MODULE_23:g1:a0:gx:u0:lt_1\
	\MODULE_23:g1:a0:gx:u0:gt_1\
	\MODULE_23:g1:a0:gx:u0:lt_2\
	\MODULE_23:g1:a0:gx:u0:gt_2\
	\MODULE_23:g1:a0:gx:u0:lti_0\
	\MODULE_23:g1:a0:gx:u0:gti_0\
	\MODULE_23:g1:a0:gx:u0:albi_0\
	\MODULE_23:g1:a0:gx:u0:agbi_0\
	\MODULE_23:g1:a0:xneq\
	\MODULE_23:g1:a0:xlt\
	\MODULE_23:g1:a0:xlte\
	\MODULE_23:g1:a0:xgt\
	\MODULE_23:g1:a0:xgte\
	\MODULE_23:lt\
	\MODULE_23:gt\
	\MODULE_23:gte\
	\MODULE_23:lte\
	\MODULE_23:neq\
	\MODULE_24:g1:a0:gx:u0:albi_1\
	\MODULE_24:g1:a0:gx:u0:agbi_1\
	\MODULE_24:g1:a0:gx:u0:lt_0\
	\MODULE_24:g1:a0:gx:u0:gt_0\
	\MODULE_24:g1:a0:gx:u0:lt_1\
	\MODULE_24:g1:a0:gx:u0:gt_1\
	\MODULE_24:g1:a0:gx:u0:lt_2\
	\MODULE_24:g1:a0:gx:u0:gt_2\
	\MODULE_24:g1:a0:gx:u0:lti_0\
	\MODULE_24:g1:a0:gx:u0:gti_0\
	\MODULE_24:g1:a0:gx:u0:albi_0\
	\MODULE_24:g1:a0:gx:u0:agbi_0\
	\MODULE_24:g1:a0:xneq\
	\MODULE_24:g1:a0:xlt\
	\MODULE_24:g1:a0:xlte\
	\MODULE_24:g1:a0:xgt\
	\MODULE_24:g1:a0:xgte\
	\MODULE_24:lt\
	\MODULE_24:gt\
	\MODULE_24:gte\
	\MODULE_24:lte\
	\MODULE_24:neq\
	\MODULE_25:g1:a0:gx:u0:albi_2\
	\MODULE_25:g1:a0:gx:u0:agbi_2\
	\MODULE_25:g1:a0:gx:u0:lt_3\
	\MODULE_25:g1:a0:gx:u0:gt_3\
	\MODULE_25:g1:a0:gx:u0:lt_4\
	\MODULE_25:g1:a0:gx:u0:gt_4\
	\MODULE_25:g1:a0:gx:u0:lti_1\
	\MODULE_25:g1:a0:gx:u0:gti_1\
	\MODULE_25:g1:a0:gx:u0:albi_1\
	\MODULE_25:g1:a0:gx:u0:agbi_1\
	\MODULE_25:g1:a0:gx:u0:albi_0\
	\MODULE_25:g1:a0:gx:u0:agbi_0\
	\MODULE_25:g1:a0:xneq\
	\MODULE_25:g1:a0:xlt\
	\MODULE_25:g1:a0:xlte\
	\MODULE_25:g1:a0:xgt\
	\MODULE_25:g1:a0:xgte\
	\MODULE_25:lt\
	\MODULE_25:gt\
	\MODULE_25:gte\
	\MODULE_25:lte\
	\MODULE_25:neq\
	\MODULE_26:g1:a0:gx:u0:albi_2\
	\MODULE_26:g1:a0:gx:u0:agbi_2\
	\MODULE_26:g1:a0:gx:u0:lt_3\
	\MODULE_26:g1:a0:gx:u0:gt_3\
	\MODULE_26:g1:a0:gx:u0:lti_1\
	\MODULE_26:g1:a0:gx:u0:gti_1\
	\MODULE_26:g1:a0:gx:u0:albi_1\
	\MODULE_26:g1:a0:gx:u0:agbi_1\
	\MODULE_26:g1:a0:gx:u0:albi_0\
	\MODULE_26:g1:a0:gx:u0:agbi_0\
	\MODULE_26:g1:a0:xneq\
	\MODULE_26:g1:a0:xlt\
	\MODULE_26:g1:a0:xlte\
	\MODULE_26:g1:a0:xgt\
	\MODULE_26:g1:a0:xgte\
	\MODULE_26:lt\
	\MODULE_26:gt\
	\MODULE_26:gte\
	\MODULE_26:lte\
	\MODULE_26:neq\
	\MODULE_27:g1:a0:newa_3\
	\MODULE_27:g1:a0:newb_3\
	\MODULE_27:g1:a0:dataa_3\
	\MODULE_27:g1:a0:datab_3\
	\MODULE_27:g1:a0:gx:u0:a_3\
	\MODULE_27:g1:a0:gx:u0:b_3\
	\MODULE_27:g1:a0:gx:u0:xnor_array_3\
	\MODULE_27:g1:a0:gx:u0:xnor_array_0\
	\MODULE_27:g1:a0:gx:u0:aeqb_0\
	\MODULE_27:g1:a0:gx:u0:eq_0\
	\MODULE_27:g1:a0:gx:u0:eq_1\
	\MODULE_27:g1:a0:gx:u0:eq_2\
	\MODULE_27:g1:a0:gx:u0:eq_3\
	\MODULE_27:g1:a0:gx:u0:eqi_0\
	\MODULE_27:g1:a0:gx:u0:aeqb_1\
	\MODULE_27:g1:a0:gx:u0:albi_2\
	\MODULE_27:g1:a0:gx:u0:agbi_2\
	\MODULE_27:g1:a0:gx:u0:lt_3\
	\MODULE_27:g1:a0:gx:u0:gt_3\
	\MODULE_27:g1:a0:gx:u0:lti_1\
	\MODULE_27:g1:a0:gx:u0:gti_1\
	\MODULE_27:g1:a0:gx:u0:albi_1\
	\MODULE_27:g1:a0:gx:u0:agbi_1\
	\MODULE_27:g1:a0:gx:u0:albi_0\
	\MODULE_27:g1:a0:gx:u0:agbi_0\
	\MODULE_27:g1:a0:xeq\
	\MODULE_27:g1:a0:xneq\
	\MODULE_27:g1:a0:xlt\
	\MODULE_27:g1:a0:xlte\
	\MODULE_27:g1:a0:xgt\
	\MODULE_27:g1:a0:xgte\
	\MODULE_27:lt\
	\MODULE_27:gt\
	\MODULE_27:gte\
	\MODULE_27:lte\
	\MODULE_27:neq\
	\MODULE_28:g1:a0:gx:u0:albi_1\
	\MODULE_28:g1:a0:gx:u0:agbi_1\
	\MODULE_28:g1:a0:gx:u0:lt_0\
	\MODULE_28:g1:a0:gx:u0:gt_0\
	\MODULE_28:g1:a0:gx:u0:lt_1\
	\MODULE_28:g1:a0:gx:u0:gt_1\
	\MODULE_28:g1:a0:gx:u0:lt_2\
	\MODULE_28:g1:a0:gx:u0:gt_2\
	\MODULE_28:g1:a0:gx:u0:lti_0\
	\MODULE_28:g1:a0:gx:u0:gti_0\
	\MODULE_28:g1:a0:gx:u0:albi_0\
	\MODULE_28:g1:a0:gx:u0:agbi_0\
	\MODULE_28:g1:a0:xneq\
	\MODULE_28:g1:a0:xlt\
	\MODULE_28:g1:a0:xlte\
	\MODULE_28:g1:a0:xgt\
	\MODULE_28:g1:a0:xgte\
	\MODULE_28:lt\
	\MODULE_28:gt\
	\MODULE_28:gte\
	\MODULE_28:lte\
	\MODULE_28:neq\

    Synthesized names
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_5\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_4\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_31\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_30\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_29\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_28\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_27\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_26\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_25\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_24\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_23\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_22\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_21\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_20\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_19\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_18\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_17\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_16\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_15\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_14\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_13\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_12\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_11\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_10\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_9\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_8\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_7\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_6\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_5\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_4\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_3\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_31\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_30\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_29\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_28\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_27\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_26\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_25\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_24\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_23\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_22\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_21\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_20\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_19\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_18\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_17\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_16\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_15\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_14\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_13\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_12\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_11\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_10\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_9\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_8\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_7\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_6\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_5\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_4\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_3\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_2\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_31\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_30\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_29\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_28\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_27\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_26\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_25\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_24\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_23\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_22\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_21\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_20\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_19\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_18\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_17\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_16\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_15\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_14\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_13\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_12\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_11\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_10\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_9\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_8\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_7\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_6\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_5\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_4\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_3\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_31\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_30\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_29\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_28\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_27\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_26\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_25\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_24\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_23\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_22\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_21\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_20\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_19\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_18\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_17\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_16\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_15\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_14\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_13\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_12\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_11\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_10\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_9\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_8\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_7\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_6\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_5\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_4\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_3\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_31\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_30\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_29\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_28\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_27\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_26\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_25\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_24\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_23\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_22\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_21\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_20\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_19\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_18\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_17\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_16\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_15\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_14\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_13\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_12\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_11\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_10\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_9\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_8\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_7\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_6\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_5\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_31\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_30\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_29\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_28\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_27\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_26\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_25\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_24\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_23\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_22\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_21\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_20\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_19\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_18\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_17\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_16\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_15\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_14\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_13\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_12\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_11\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_10\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_9\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_8\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_7\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_6\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_5\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_4\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_3\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_2\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_31\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_30\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_29\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_28\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_27\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_26\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_25\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_24\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_23\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_22\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_21\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_20\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_19\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_18\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_17\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_16\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_15\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_14\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_13\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_12\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_11\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_10\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_9\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_8\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_7\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_6\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_5\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_4\
	cmp_vv_vv_MODGEN_26
	\CNT_HEAD:add_vi_vv_MODGEN_27_31\
	\CNT_HEAD:add_vi_vv_MODGEN_27_30\
	\CNT_HEAD:add_vi_vv_MODGEN_27_29\
	\CNT_HEAD:add_vi_vv_MODGEN_27_28\
	\CNT_HEAD:add_vi_vv_MODGEN_27_27\
	\CNT_HEAD:add_vi_vv_MODGEN_27_26\
	\CNT_HEAD:add_vi_vv_MODGEN_27_25\
	\CNT_HEAD:add_vi_vv_MODGEN_27_24\
	\CNT_HEAD:add_vi_vv_MODGEN_27_23\
	\CNT_HEAD:add_vi_vv_MODGEN_27_22\
	\CNT_HEAD:add_vi_vv_MODGEN_27_21\
	\CNT_HEAD:add_vi_vv_MODGEN_27_20\
	\CNT_HEAD:add_vi_vv_MODGEN_27_19\
	\CNT_HEAD:add_vi_vv_MODGEN_27_18\
	\CNT_HEAD:add_vi_vv_MODGEN_27_17\
	\CNT_HEAD:add_vi_vv_MODGEN_27_16\
	\CNT_HEAD:add_vi_vv_MODGEN_27_15\
	\CNT_HEAD:add_vi_vv_MODGEN_27_14\
	\CNT_HEAD:add_vi_vv_MODGEN_27_13\
	\CNT_HEAD:add_vi_vv_MODGEN_27_12\
	\CNT_HEAD:add_vi_vv_MODGEN_27_11\
	\CNT_HEAD:add_vi_vv_MODGEN_27_10\
	\CNT_HEAD:add_vi_vv_MODGEN_27_9\
	\CNT_HEAD:add_vi_vv_MODGEN_27_8\
	\CNT_HEAD:add_vi_vv_MODGEN_27_7\
	\CNT_HEAD:add_vi_vv_MODGEN_27_6\
	\CNT_HEAD:add_vi_vv_MODGEN_27_5\
	\CNT_HEAD:add_vi_vv_MODGEN_27_4\
	\CNT_HEAD:add_vi_vv_MODGEN_27_3\
	MODIN38_7
	MODIN39_3

Deleted 1413 User equations/components.
Deleted 262 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_22\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_21\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_20\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_19\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_18\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_17\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_15\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_14\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_13\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_12\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_11\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_10\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_9\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_SLOTS:MODIN2_3\ to \CNT_SLOTS:BasicCounter_1:MODIN1_3\
Aliasing \CNT_SLOTS:MODIN2_2\ to \CNT_SLOTS:BasicCounter_1:MODIN1_2\
Aliasing \CNT_SLOTS:MODIN2_1\ to \CNT_SLOTS:BasicCounter_1:MODIN1_1\
Aliasing \CNT_SLOTS:MODIN2_0\ to \CNT_SLOTS:BasicCounter_1:MODIN1_0\
Aliasing \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing Net_31_3 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_31_2 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_31_1 to Net_28
Aliasing Net_31_0 to Net_28
Aliasing \LUT_SLOTS:tmp__LUT_SLOTS_ins_3\ to \CNT_SLOTS:BasicCounter_1:MODIN1_3\
Aliasing \LUT_SLOTS:tmp__LUT_SLOTS_ins_2\ to \CNT_SLOTS:BasicCounter_1:MODIN1_2\
Aliasing \LUT_SLOTS:tmp__LUT_SLOTS_ins_1\ to \CNT_SLOTS:BasicCounter_1:MODIN1_1\
Aliasing \LUT_SLOTS:tmp__LUT_SLOTS_ins_0\ to \CNT_SLOTS:BasicCounter_1:MODIN1_0\
Aliasing \CREG_PAY:clk\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_PAY:rst\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_23\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_22\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_21\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_20\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_19\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_18\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_17\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_15\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_14\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_13\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_12\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_11\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_10\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_9\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \SEL_PAY_OUT:MODIN5_2\ to \SEL_PAY_OUT:BasicCounter_1:MODIN4_2\
Aliasing \SEL_PAY_OUT:MODIN5_1\ to \SEL_PAY_OUT:BasicCounter_1:MODIN4_1\
Aliasing \SEL_PAY_OUT:MODIN5_0\ to \SEL_PAY_OUT:BasicCounter_1:MODIN4_0\
Aliasing \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing Net_97_2 to Net_28
Aliasing Net_97_1 to Net_28
Aliasing Net_97_0 to Net_28
Aliasing tx_en to Net_28
Aliasing Net_187 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing zero to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_2\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_1\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_229 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_23\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_22\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_21\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_20\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_19\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_18\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_17\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_15\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_14\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_13\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_12\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_11\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_10\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_9\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_2\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_HAM_IN:MODIN8_1\ to \CNT_HAM_IN:BasicCounter_1:MODIN7_1\
Aliasing \CNT_HAM_IN:MODIN8_0\ to \CNT_HAM_IN:BasicCounter_1:MODIN7_0\
Aliasing \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing Net_202_1 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_202_0 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing ham_rest_delay to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_SER:clk\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_SER:rst\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_23\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_22\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_21\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_20\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_19\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_18\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_17\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_15\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_14\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_13\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_12\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_11\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_10\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_9\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \SEL_HAM_OUT:MODIN11_2\ to \SEL_HAM_OUT:BasicCounter_1:MODIN10_2\
Aliasing \SEL_HAM_OUT:MODIN11_1\ to \SEL_HAM_OUT:BasicCounter_1:MODIN10_1\
Aliasing \SEL_HAM_OUT:MODIN11_0\ to \SEL_HAM_OUT:BasicCounter_1:MODIN10_0\
Aliasing \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing Net_279_2 to Net_28
Aliasing Net_279_1 to Net_28
Aliasing Net_279_0 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_SYMB:status_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_SYMB:status_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_SYMB:status_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_354 to Net_114
Aliasing Net_360_2 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_360_1 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_360_0 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing ser_rest_delay to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_421_2 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_421_1 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_421_0 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_L:clk\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_L:rst\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_23\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_22\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_21\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_20\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_19\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_18\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_17\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_15\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_14\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_13\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_12\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_11\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_10\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_9\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_L:MODIN14_2\ to \CNT_L:BasicCounter_1:MODIN13_2\
Aliasing \CNT_L:MODIN14_1\ to \CNT_L:BasicCounter_1:MODIN13_1\
Aliasing \CNT_L:MODIN14_0\ to \CNT_L:BasicCounter_1:MODIN13_0\
Aliasing \CNT_L:MODULE_10:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing pay_rest_delay to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_455_2 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_455_1 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_455_0 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tx_init_pay to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing inj_rest_delay to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_4 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_3 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_2 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_1 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_0 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_482_4 to Net_28
Aliasing Net_482_3 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_482_2 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_482_1 to Net_28
Aliasing Net_482_0 to Net_28
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_23\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_22\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_21\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_20\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_19\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_18\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_17\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_15\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_14\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_13\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_12\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_11\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_10\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_9\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_INJ:MODIN17_4\ to \CNT_INJ:BasicCounter_1:MODIN16_4\
Aliasing \CNT_INJ:MODIN17_3\ to \CNT_INJ:BasicCounter_1:MODIN16_3\
Aliasing \CNT_INJ:MODIN17_2\ to \CNT_INJ:BasicCounter_1:MODIN16_2\
Aliasing \CNT_INJ:MODIN17_1\ to \CNT_INJ:BasicCounter_1:MODIN16_1\
Aliasing \CNT_INJ:MODIN17_0\ to \CNT_INJ:BasicCounter_1:MODIN16_0\
Aliasing \CNT_INJ:MODULE_12:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing one to Net_28
Aliasing \UART:BUART:tx_hd_send_break\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:HalfDuplexSend\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalParityType_1\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalParityType_0\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalAddrMode_2\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalAddrMode_1\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalAddrMode_0\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:tx_ctrl_mark\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:tx_status_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:tx_status_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:tx_status_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \UART:BUART:sRX:s23Poll:MODIN23_1\ to \UART:BUART:sRX:s23Poll:MODIN22_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN23_0\ to \UART:BUART:sRX:s23Poll:MODIN22_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\ to Net_28
Aliasing \UART:BUART:sRX:s23Poll:MODIN24_1\ to \UART:BUART:sRX:s23Poll:MODIN22_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN24_0\ to \UART:BUART:sRX:s23Poll:MODIN22_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to Net_28
Aliasing \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:rx_status_1\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newa_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newa_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newa_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newb_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newb_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newb_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newb_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newb_2\ to Net_28
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newb_1\ to Net_28
Aliasing \UART:BUART:sRX:MODULE_18:g2:a0:newb_0\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing \CREG_INJ_DONE:clk\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_INJ_DONE:rst\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tmpOE__Rx_1_net_0 to Net_28
Aliasing tmpOE__Tx_1_net_0 to Net_28
Aliasing \PWM_LED:PWMUDB:hwCapture\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing pwm_en to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:runmode_enable\\R\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:runmode_enable\\S\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:ltch_kill_reg\\R\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:ltch_kill_reg\\S\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:min_kill_reg\\R\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:min_kill_reg\\S\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:final_kill\ to Net_28
Aliasing \PWM_LED:PWMUDB:dith_count_1\\R\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:dith_count_1\\S\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:dith_count_0\\R\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:dith_count_0\\S\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:reset\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:status_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:status_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp2\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp1_status_reg\\R\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp1_status_reg\\S\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp2_status_reg\\R\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp2_status_reg\\S\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:final_kill_reg\\R\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:final_kill_reg\\S\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cs_addr_0\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:pwm1_i\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:pwm2_i\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_23\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_22\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_21\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_20\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_19\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_18\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_17\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_15\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_14\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_13\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_12\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_11\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_10\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_9\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_2\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CREG_INIT_TX:clk\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_INIT_TX:rst\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tmpOE__Pin_1_net_0 to Net_28
Aliasing \CREG_RX_SLOTS1:clk\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_RX_SLOTS1:rst\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_RX_SLOTS2:clk\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_RX_SLOTS2:rst\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_838 to Net_28
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_23\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_22\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_21\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_20\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_19\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_18\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_17\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_15\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_14\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_13\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_12\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_11\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_10\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_9\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_RX_SLOTS:MODIN20_3\ to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_3\
Aliasing \CNT_RX_SLOTS:MODIN20_2\ to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_2\
Aliasing \CNT_RX_SLOTS:MODIN20_1\ to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_1\
Aliasing \CNT_RX_SLOTS:MODIN20_0\ to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_0\
Aliasing \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing Net_841_3 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_841_2 to Net_28
Aliasing Net_841_1 to Net_28
Aliasing Net_841_0 to Net_28
Aliasing \SREG_HEAD:status_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_HEAD:status_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_HEAD:status_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_HEAD:status_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \COMP_SLOW:clock\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \COMP_FAST:clock\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_SLOW:VDAC8:Net_83\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_SLOW:VDAC8:Net_81\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_SLOW:VDAC8:Net_82\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_FAST:VDAC8:Net_83\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_FAST:VDAC8:Net_81\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_FAST:VDAC8:Net_82\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tmpOE__Pin_2_net_0 to Net_28
Aliasing tmpOE__Pin_3_net_0 to Net_28
Aliasing tmpOE__Pin_4_net_0 to Net_28
Aliasing tmpOE__Pin_5_net_0 to Net_28
Aliasing \ADC_SAR:vp_ctl_0\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vp_ctl_2\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vn_ctl_1\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vn_ctl_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vp_ctl_1\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vp_ctl_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vn_ctl_0\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vn_ctl_2\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:tmpOE__Bypass_net_0\ to Net_28
Aliasing \ADC_SAR:Net_383\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing head_en to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_23\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_22\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_21\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_20\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_19\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_18\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_17\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_15\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_14\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_13\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_12\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_11\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_10\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_9\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_7\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_5\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_4\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:a_3\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing Net_927_2 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_927_1 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_927_0 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing head_rest_delay to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing MODIN29_2 to \SEL_HAM_OUT:BasicCounter_1:MODIN10_2\
Aliasing MODIN29_1 to \SEL_HAM_OUT:BasicCounter_1:MODIN10_1\
Aliasing MODIN29_0 to \SEL_HAM_OUT:BasicCounter_1:MODIN10_0\
Aliasing \MODULE_22:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN30_2 to \CNT_L:BasicCounter_1:MODIN13_2\
Aliasing MODIN30_1 to \CNT_L:BasicCounter_1:MODIN13_1\
Aliasing MODIN30_0 to \CNT_L:BasicCounter_1:MODIN13_0\
Aliasing \MODULE_23:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN32_2 to \SEL_PAY_OUT:BasicCounter_1:MODIN4_2\
Aliasing MODIN32_1 to \SEL_PAY_OUT:BasicCounter_1:MODIN4_1\
Aliasing MODIN32_0 to \SEL_PAY_OUT:BasicCounter_1:MODIN4_0\
Aliasing \MODULE_24:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN35_4 to \CNT_INJ:BasicCounter_1:MODIN16_4\
Aliasing MODIN35_3 to \CNT_INJ:BasicCounter_1:MODIN16_3\
Aliasing MODIN35_2 to \CNT_INJ:BasicCounter_1:MODIN16_2\
Aliasing MODIN35_1 to \CNT_INJ:BasicCounter_1:MODIN16_1\
Aliasing MODIN35_0 to \CNT_INJ:BasicCounter_1:MODIN16_0\
Aliasing \MODULE_25:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN36_3 to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_3\
Aliasing MODIN36_2 to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_2\
Aliasing MODIN36_1 to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_1\
Aliasing MODIN36_0 to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_0\
Aliasing \MODULE_26:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN39_2 to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_2\
Aliasing MODIN39_1 to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_1\
Aliasing MODIN39_0 to \CNT_RX_SLOTS:BasicCounter_1:MODIN19_0\
Aliasing MODIN40_2 to \CNT_HEAD:MODIN27_2\
Aliasing MODIN40_1 to \CNT_HEAD:MODIN27_1\
Aliasing MODIN40_0 to \CNT_HEAD:MODIN27_0\
Aliasing \MODULE_28:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing cydff_3D to \LUT_HAM:tmp__LUT_HAM_ins_1\
Aliasing cydff_2D to \LUT_HAM:tmp__LUT_HAM_ins_0\
Aliasing cydff_6D to \SREG_SYMB:status_0\
Aliasing cydff_7D to \SREG_SYMB:status_1\
Aliasing cydff_8D to \SREG_SYMB:status_2\
Aliasing cydff_9D to \SREG_SYMB:status_3\
Aliasing \UART:BUART:reset_reg\\D\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:rx_break_status\\D\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:min_kill_reg\\D\ to Net_28
Aliasing \PWM_LED:PWMUDB:prevCapture\\D\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:trig_last\\D\ to \PWM_LED:PWMUDB:hwEnable\
Aliasing \PWM_LED:PWMUDB:ltch_kill_reg\\D\ to Net_28
Aliasing \PWM_LED:PWMUDB:prevCompare1\\D\ to \PWM_LED:PWMUDB:pwm_temp\
Aliasing \PWM_LED:PWMUDB:tc_i_reg\\D\ to \PWM_LED:PWMUDB:status_2\
Aliasing cydff_18D to \SREG_HEAD:status_3\
Aliasing cydff_17D to \SREG_HEAD:status_2\
Aliasing cydff_16D to \SREG_HEAD:status_1\
Aliasing cydff_15D to \SREG_HEAD:status_0\
Removing Rhs of wire Net_29[2] = \CNT_SLOTS:cmp_vv_vv_MODGEN_2\[210]
Removing Rhs of wire Net_29[2] = \CNT_SLOTS:MODULE_2:g1:a0:xeq\[274]
Removing Rhs of wire Net_29[2] = \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:aeqb_1\[253]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_3\[4] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_3\[167]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_2\[6] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_2\[168]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_1\[8] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_1\[169]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_0\[10] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_0\[170]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_22\[52] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_21\[53] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_20\[54] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_19\[55] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_18\[56] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_17\[57] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_16\[58] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_15\[59] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_14\[60] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_13\[61] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_12\[62] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_11\[63] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_10\[64] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_9\[65] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_8\[66] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_7\[67] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_6\[68] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_5\[69] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_4\[70] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_3\[71] = \CNT_SLOTS:BasicCounter_1:MODIN1_3\[72]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODIN1_3\[72] = Net_34_3[1]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_2\[73] = \CNT_SLOTS:BasicCounter_1:MODIN1_2\[74]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODIN1_2\[74] = Net_34_2[5]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_1\[75] = \CNT_SLOTS:BasicCounter_1:MODIN1_1\[76]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODIN1_1\[76] = Net_34_1[7]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_0\[77] = \CNT_SLOTS:BasicCounter_1:MODIN1_0\[78]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODIN1_0\[78] = Net_34_0[9]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[208] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[209] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:newa_3\[211] = Net_34_3[1]
Removing Lhs of wire \CNT_SLOTS:MODIN2_3\[212] = Net_34_3[1]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:newa_2\[213] = Net_34_2[5]
Removing Lhs of wire \CNT_SLOTS:MODIN2_2\[214] = Net_34_2[5]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:newa_1\[215] = Net_34_1[7]
Removing Lhs of wire \CNT_SLOTS:MODIN2_1\[216] = Net_34_1[7]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:newa_0\[217] = Net_34_0[9]
Removing Lhs of wire \CNT_SLOTS:MODIN2_0\[218] = Net_34_0[9]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:newb_3\[219] = \CNT_SLOTS:MODIN3_3\[220]
Removing Lhs of wire \CNT_SLOTS:MODIN3_3\[220] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:newb_2\[221] = \CNT_SLOTS:MODIN3_2\[222]
Removing Lhs of wire \CNT_SLOTS:MODIN3_2\[222] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:newb_1\[223] = \CNT_SLOTS:MODIN3_1\[224]
Removing Lhs of wire \CNT_SLOTS:MODIN3_1\[224] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:newb_0\[225] = \CNT_SLOTS:MODIN3_0\[226]
Removing Lhs of wire \CNT_SLOTS:MODIN3_0\[226] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:dataa_3\[227] = Net_34_3[1]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:dataa_2\[228] = Net_34_2[5]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:dataa_1\[229] = Net_34_1[7]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:dataa_0\[230] = Net_34_0[9]
Removing Rhs of wire \CNT_SLOTS:MODULE_2:g1:a0:datab_3\[231] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:datab_2\[232] = \CNT_SLOTS:MODULE_2:g1:a0:datab_3\[231]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:datab_1\[233] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:datab_0\[234] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:a_3\[235] = Net_34_3[1]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:a_2\[236] = Net_34_2[5]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:a_1\[237] = Net_34_1[7]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:a_0\[238] = Net_34_0[9]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:b_3\[239] = \CNT_SLOTS:MODULE_2:g1:a0:datab_3\[231]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:b_2\[240] = \CNT_SLOTS:MODULE_2:g1:a0:datab_3\[231]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:b_1\[241] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:b_0\[242] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:aeqb_0\[247] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_0\[248] = \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_0\[246]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eqi_0\[252] = \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_3\[251]
Removing Rhs of wire Net_31_3[285] = \CNT_SLOTS:MODULE_2:g1:a0:datab_3\[231]
Removing Lhs of wire Net_31_2[286] = Net_31_3[285]
Removing Lhs of wire Net_31_1[287] = Net_28[3]
Removing Lhs of wire Net_31_0[288] = Net_28[3]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_3\[292] = Net_34_3[1]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_2\[293] = Net_34_2[5]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_1\[294] = Net_34_1[7]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_0\[295] = Net_34_0[9]
Removing Rhs of wire tx_slot2[301] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_2\[297]
Removing Rhs of wire tx_slot1[302] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_1\[298]
Removing Rhs of wire tx_slot0[303] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_0\[299]
Removing Lhs of wire \CREG_PAY:clk\[304] = Net_31_3[285]
Removing Lhs of wire \CREG_PAY:rst\[305] = Net_31_3[285]
Removing Rhs of wire Net_60[306] = \CREG_PAY:control_out_0\[307]
Removing Rhs of wire Net_60[306] = \CREG_PAY:control_0\[330]
Removing Rhs of wire Net_57[308] = \CREG_PAY:control_out_1\[309]
Removing Rhs of wire Net_57[308] = \CREG_PAY:control_1\[329]
Removing Rhs of wire Net_58[310] = \CREG_PAY:control_out_2\[311]
Removing Rhs of wire Net_58[310] = \CREG_PAY:control_2\[328]
Removing Rhs of wire Net_59[312] = \CREG_PAY:control_out_3\[313]
Removing Rhs of wire Net_59[312] = \CREG_PAY:control_3\[327]
Removing Rhs of wire Net_61[314] = \CREG_PAY:control_out_4\[315]
Removing Rhs of wire Net_61[314] = \CREG_PAY:control_4\[326]
Removing Rhs of wire Net_62[316] = \CREG_PAY:control_out_5\[317]
Removing Rhs of wire Net_62[316] = \CREG_PAY:control_5\[325]
Removing Rhs of wire Net_63[318] = \CREG_PAY:control_out_6\[319]
Removing Rhs of wire Net_63[318] = \CREG_PAY:control_6\[324]
Removing Rhs of wire Net_64[320] = \CREG_PAY:control_out_7\[321]
Removing Rhs of wire Net_64[320] = \CREG_PAY:control_7\[323]
Removing Rhs of wire pay_current_bit[335] = \mux_1:tmp__mux_1_reg\[331]
Removing Rhs of wire Net_95[337] = \SEL_PAY_OUT:cmp_vv_vv_MODGEN_4\[541]
Removing Rhs of wire Net_95[337] = \SEL_PAY_OUT:MODULE_4:g1:a0:xeq\[587]
Removing Rhs of wire Net_95[337] = \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:aeqb_1\[574]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_2\[339] = \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_2\[499]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_1\[340] = \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_1\[500]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_0\[341] = \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_0\[501]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_23\[382] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_22\[383] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_21\[384] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_20\[385] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_19\[386] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_18\[387] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_17\[388] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_16\[389] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_15\[390] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_14\[391] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_13\[392] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_12\[393] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_11\[394] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_10\[395] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_9\[396] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_8\[397] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_7\[398] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_6\[399] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_5\[400] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_4\[401] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_3\[402] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_2\[403] = \SEL_PAY_OUT:BasicCounter_1:MODIN4_2\[404]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODIN4_2\[404] = Net_77_2[332]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_1\[405] = \SEL_PAY_OUT:BasicCounter_1:MODIN4_1\[406]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODIN4_1\[406] = Net_77_1[333]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_0\[407] = \SEL_PAY_OUT:BasicCounter_1:MODIN4_0\[408]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODIN4_0\[408] = Net_77_0[334]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[539] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[540] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newa_2\[542] = Net_77_2[332]
Removing Lhs of wire \SEL_PAY_OUT:MODIN5_2\[543] = Net_77_2[332]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newa_1\[544] = Net_77_1[333]
Removing Lhs of wire \SEL_PAY_OUT:MODIN5_1\[545] = Net_77_1[333]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newa_0\[546] = Net_77_0[334]
Removing Lhs of wire \SEL_PAY_OUT:MODIN5_0\[547] = Net_77_0[334]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newb_2\[548] = \SEL_PAY_OUT:MODIN6_2\[549]
Removing Lhs of wire \SEL_PAY_OUT:MODIN6_2\[549] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newb_1\[550] = \SEL_PAY_OUT:MODIN6_1\[551]
Removing Lhs of wire \SEL_PAY_OUT:MODIN6_1\[551] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newb_0\[552] = \SEL_PAY_OUT:MODIN6_0\[553]
Removing Lhs of wire \SEL_PAY_OUT:MODIN6_0\[553] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:dataa_2\[554] = Net_77_2[332]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:dataa_1\[555] = Net_77_1[333]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:dataa_0\[556] = Net_77_0[334]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:datab_2\[557] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:datab_1\[558] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:datab_0\[559] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:a_2\[560] = Net_77_2[332]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:a_1\[561] = Net_77_1[333]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:a_0\[562] = Net_77_0[334]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:b_2\[563] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:b_1\[564] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:b_0\[565] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:aeqb_0\[569] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_0\[570] = \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_0\[568]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eqi_0\[573] = \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_2\[572]
Removing Lhs of wire Net_97_2[598] = Net_28[3]
Removing Lhs of wire Net_97_1[599] = Net_28[3]
Removing Lhs of wire Net_97_0[600] = Net_28[3]
Removing Lhs of wire tx_en[602] = Net_28[3]
Removing Rhs of wire pay_en_lo[607] = cy_srff_1[608]
Removing Lhs of wire Net_187[609] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_0\[610] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_1\[611] = Net_174[612]
Removing Rhs of wire Net_174[612] = \LUT_HAM:tmp__LUT_HAM_reg_0\[641]
Removing Lhs of wire \SREG_HAM_OUT:status_2\[613] = Net_175[614]
Removing Lhs of wire Net_175[614] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_3\[615] = Net_176[616]
Removing Lhs of wire Net_176[616] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_4\[617] = Net_178[618]
Removing Lhs of wire Net_178[618] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_5\[619] = Net_179[620]
Removing Lhs of wire Net_179[620] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_6\[621] = Net_180[622]
Removing Lhs of wire Net_180[622] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_7\[623] = Net_181[624]
Removing Lhs of wire Net_181[624] = Net_31_3[285]
Removing Lhs of wire zero[626] = Net_31_3[285]
Removing Rhs of wire Net_149[630] = cydff_3[643]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_ins_1\[631] = Net_146[632]
Removing Rhs of wire Net_146[632] = cydff_2[644]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_ins_0\[633] = Net_142[634]
Removing Rhs of wire Net_142[634] = cydff_1[645]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_6\[635] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_5\[636] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_4\[637] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_3\[638] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_2\[639] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_1\[640] = Net_31_3[285]
Removing Lhs of wire Net_229[647] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_1\[648] = \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_1\[809]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_0\[650] = \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_0\[810]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_23\[691] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_22\[692] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_21\[693] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_20\[694] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_19\[695] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_18\[696] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_17\[697] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_16\[698] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_15\[699] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_14\[700] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_13\[701] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_12\[702] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_11\[703] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_10\[704] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_9\[705] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_8\[706] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_7\[707] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_6\[708] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_5\[709] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_4\[710] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_3\[711] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_2\[712] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_1\[713] = \CNT_HAM_IN:BasicCounter_1:MODIN7_1\[714]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODIN7_1\[714] = Net_209_1[646]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_0\[715] = \CNT_HAM_IN:BasicCounter_1:MODIN7_0\[716]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODIN7_0\[716] = Net_209_0[649]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[848] = Net_28[3]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[849] = Net_28[3]
Removing Rhs of wire Net_238[850] = \CNT_HAM_IN:cmp_vv_vv_MODGEN_6\[851]
Removing Rhs of wire Net_238[850] = \CNT_HAM_IN:MODULE_6:g1:a0:xeq\[885]
Removing Rhs of wire Net_238[850] = \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:aeqb_1\[874]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:newa_1\[852] = Net_209_1[646]
Removing Lhs of wire \CNT_HAM_IN:MODIN8_1\[853] = Net_209_1[646]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:newa_0\[854] = Net_209_0[649]
Removing Lhs of wire \CNT_HAM_IN:MODIN8_0\[855] = Net_209_0[649]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:newb_1\[856] = \CNT_HAM_IN:MODIN9_1\[857]
Removing Lhs of wire \CNT_HAM_IN:MODIN9_1\[857] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:newb_0\[858] = \CNT_HAM_IN:MODIN9_0\[859]
Removing Lhs of wire \CNT_HAM_IN:MODIN9_0\[859] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:dataa_1\[860] = Net_209_1[646]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:dataa_0\[861] = Net_209_0[649]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:datab_1\[862] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:datab_0\[863] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:a_1\[864] = Net_209_1[646]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:a_0\[865] = Net_209_0[649]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:b_1\[866] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:b_0\[867] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:aeqb_0\[870] = Net_28[3]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_0\[871] = \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_0\[869]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eqi_0\[873] = \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_1\[872]
Removing Lhs of wire Net_202_1[896] = Net_31_3[285]
Removing Lhs of wire Net_202_0[897] = Net_31_3[285]
Removing Lhs of wire ham_rest_delay[900] = Net_31_3[285]
Removing Rhs of wire ham_full[902] = cy_srff_2[904]
Removing Rhs of wire ser_empty[903] = cmp_vv_vv_MODGEN_15[1227]
Removing Rhs of wire ser_empty[903] = \MODULE_22:g1:a0:xeq\[3360]
Removing Rhs of wire ser_empty[903] = \MODULE_22:g1:a0:gx:u0:aeqb_1\[3347]
Removing Lhs of wire \CREG_SER:clk\[907] = Net_31_3[285]
Removing Lhs of wire \CREG_SER:rst\[908] = Net_31_3[285]
Removing Rhs of wire Net_258[909] = \CREG_SER:control_out_0\[910]
Removing Rhs of wire Net_258[909] = \CREG_SER:control_0\[933]
Removing Rhs of wire Net_255[911] = \CREG_SER:control_out_1\[912]
Removing Rhs of wire Net_255[911] = \CREG_SER:control_1\[932]
Removing Rhs of wire Net_256[913] = \CREG_SER:control_out_2\[914]
Removing Rhs of wire Net_256[913] = \CREG_SER:control_2\[931]
Removing Rhs of wire Net_257[915] = \CREG_SER:control_out_3\[916]
Removing Rhs of wire Net_257[915] = \CREG_SER:control_3\[930]
Removing Rhs of wire Net_259[917] = \CREG_SER:control_out_4\[918]
Removing Rhs of wire Net_259[917] = \CREG_SER:control_4\[929]
Removing Rhs of wire Net_260[919] = \CREG_SER:control_out_5\[920]
Removing Rhs of wire Net_260[919] = \CREG_SER:control_5\[928]
Removing Rhs of wire Net_261[921] = \CREG_SER:control_out_6\[922]
Removing Rhs of wire Net_261[921] = \CREG_SER:control_6\[927]
Removing Rhs of wire Net_262[923] = \CREG_SER:control_out_7\[924]
Removing Rhs of wire Net_262[923] = \CREG_SER:control_7\[926]
Removing Rhs of wire ser_current_bit[938] = \mux_2:tmp__mux_2_reg\[934]
Removing Rhs of wire Net_277[940] = \SEL_HAM_OUT:cmp_vv_vv_MODGEN_8\[1144]
Removing Rhs of wire Net_277[940] = \SEL_HAM_OUT:MODULE_8:g1:a0:xeq\[1190]
Removing Rhs of wire Net_277[940] = \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:aeqb_1\[1177]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_2\[942] = \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_2\[1102]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_1\[943] = \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_1\[1103]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_0\[944] = \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_0\[1104]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_23\[985] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_22\[986] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_21\[987] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_20\[988] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_19\[989] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_18\[990] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_17\[991] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_16\[992] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_15\[993] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_14\[994] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_13\[995] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_12\[996] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_11\[997] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_10\[998] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_9\[999] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_8\[1000] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_7\[1001] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_6\[1002] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_5\[1003] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_4\[1004] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_3\[1005] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_2\[1006] = \SEL_HAM_OUT:BasicCounter_1:MODIN10_2\[1007]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODIN10_2\[1007] = Net_280_2[935]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_1\[1008] = \SEL_HAM_OUT:BasicCounter_1:MODIN10_1\[1009]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODIN10_1\[1009] = Net_280_1[936]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_0\[1010] = \SEL_HAM_OUT:BasicCounter_1:MODIN10_0\[1011]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODIN10_0\[1011] = Net_280_0[937]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1142] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1143] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newa_2\[1145] = Net_280_2[935]
Removing Lhs of wire \SEL_HAM_OUT:MODIN11_2\[1146] = Net_280_2[935]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newa_1\[1147] = Net_280_1[936]
Removing Lhs of wire \SEL_HAM_OUT:MODIN11_1\[1148] = Net_280_1[936]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newa_0\[1149] = Net_280_0[937]
Removing Lhs of wire \SEL_HAM_OUT:MODIN11_0\[1150] = Net_280_0[937]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newb_2\[1151] = \SEL_HAM_OUT:MODIN12_2\[1152]
Removing Lhs of wire \SEL_HAM_OUT:MODIN12_2\[1152] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newb_1\[1153] = \SEL_HAM_OUT:MODIN12_1\[1154]
Removing Lhs of wire \SEL_HAM_OUT:MODIN12_1\[1154] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newb_0\[1155] = \SEL_HAM_OUT:MODIN12_0\[1156]
Removing Lhs of wire \SEL_HAM_OUT:MODIN12_0\[1156] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:dataa_2\[1157] = Net_280_2[935]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:dataa_1\[1158] = Net_280_1[936]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:dataa_0\[1159] = Net_280_0[937]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:datab_2\[1160] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:datab_1\[1161] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:datab_0\[1162] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:a_2\[1163] = Net_280_2[935]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:a_1\[1164] = Net_280_1[936]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:a_0\[1165] = Net_280_0[937]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:b_2\[1166] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:b_1\[1167] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:b_0\[1168] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:aeqb_0\[1172] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_0\[1173] = \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1171]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eqi_0\[1176] = \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_2\[1175]
Removing Lhs of wire Net_279_2[1201] = Net_28[3]
Removing Lhs of wire Net_279_1[1202] = Net_28[3]
Removing Lhs of wire Net_279_0[1203] = Net_31_3[285]
Removing Lhs of wire Net_348[1206] = cydff_5[1205]
Removing Lhs of wire Net_349[1208] = cydff_6[1207]
Removing Lhs of wire Net_350[1210] = cydff_7[1209]
Removing Lhs of wire Net_351[1212] = cydff_8[1211]
Removing Lhs of wire Net_312[1214] = cydff_9[1213]
Removing Lhs of wire \SREG_SYMB:status_0\[1215] = cydff_5[1205]
Removing Lhs of wire \SREG_SYMB:status_1\[1216] = cydff_6[1207]
Removing Lhs of wire \SREG_SYMB:status_2\[1217] = cydff_7[1209]
Removing Lhs of wire \SREG_SYMB:status_3\[1218] = cydff_8[1211]
Removing Lhs of wire \SREG_SYMB:status_4\[1219] = cydff_9[1213]
Removing Lhs of wire \SREG_SYMB:status_5\[1220] = Net_31_3[285]
Removing Lhs of wire \SREG_SYMB:status_6\[1221] = Net_31_3[285]
Removing Lhs of wire \SREG_SYMB:status_7\[1222] = Net_31_3[285]
Removing Lhs of wire Net_354[1224] = Net_114[606]
Removing Rhs of wire ser_en_lo[1225] = cy_srff_3[1226]
Removing Lhs of wire Net_360_2[1228] = Net_31_3[285]
Removing Lhs of wire Net_360_1[1229] = Net_31_3[285]
Removing Lhs of wire Net_360_0[1230] = Net_31_3[285]
Removing Lhs of wire ser_rest_delay[1235] = Net_31_3[285]
Removing Rhs of wire Net_446[1237] = cmp_vv_vv_MODGEN_16[1238]
Removing Rhs of wire Net_446[1237] = \MODULE_23:g1:a0:xeq\[3416]
Removing Rhs of wire Net_446[1237] = \MODULE_23:g1:a0:gx:u0:aeqb_1\[3403]
Removing Lhs of wire Net_421_2[1239] = Net_31_3[285]
Removing Lhs of wire Net_421_1[1240] = Net_31_3[285]
Removing Lhs of wire Net_421_0[1241] = Net_31_3[285]
Removing Lhs of wire \CREG_L:clk\[1242] = Net_31_3[285]
Removing Lhs of wire \CREG_L:rst\[1243] = Net_31_3[285]
Removing Rhs of wire Net_404_2[1254] = \CREG_L:control_out_2\[1255]
Removing Rhs of wire Net_404_2[1254] = \CREG_L:control_2\[1266]
Removing Rhs of wire Net_404_1[1256] = \CREG_L:control_out_1\[1257]
Removing Rhs of wire Net_404_1[1256] = \CREG_L:control_1\[1267]
Removing Rhs of wire Net_404_0[1258] = \CREG_L:control_out_0\[1259]
Removing Rhs of wire Net_404_0[1258] = \CREG_L:control_0\[1268]
Removing Rhs of wire Net_386[1270] = \CNT_L:cmp_vv_vv_MODGEN_10\[1475]
Removing Rhs of wire Net_386[1270] = \CNT_L:MODULE_10:g1:a0:xeq\[1521]
Removing Rhs of wire Net_386[1270] = \CNT_L:MODULE_10:g1:a0:gx:u0:aeqb_1\[1508]
Removing Lhs of wire \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_2\[1271] = \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_2\[1433]
Removing Lhs of wire \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_1\[1273] = \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_1\[1434]
Removing Lhs of wire \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_0\[1275] = \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_0\[1435]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_23\[1316] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_22\[1317] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_21\[1318] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_20\[1319] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_19\[1320] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_18\[1321] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_17\[1322] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_16\[1323] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_15\[1324] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_14\[1325] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_13\[1326] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_12\[1327] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_11\[1328] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_10\[1329] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_9\[1330] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_8\[1331] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_7\[1332] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_6\[1333] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_5\[1334] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_4\[1335] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_3\[1336] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_2\[1337] = \CNT_L:BasicCounter_1:MODIN13_2\[1338]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODIN13_2\[1338] = Net_420_2[1269]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_1\[1339] = \CNT_L:BasicCounter_1:MODIN13_1\[1340]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODIN13_1\[1340] = Net_420_1[1272]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_0\[1341] = \CNT_L:BasicCounter_1:MODIN13_0\[1342]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODIN13_0\[1342] = Net_420_0[1274]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1473] = Net_28[3]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1474] = Net_28[3]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newa_2\[1476] = Net_420_2[1269]
Removing Lhs of wire \CNT_L:MODIN14_2\[1477] = Net_420_2[1269]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newa_1\[1478] = Net_420_1[1272]
Removing Lhs of wire \CNT_L:MODIN14_1\[1479] = Net_420_1[1272]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newa_0\[1480] = Net_420_0[1274]
Removing Lhs of wire \CNT_L:MODIN14_0\[1481] = Net_420_0[1274]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newb_2\[1482] = \CNT_L:MODIN15_2\[1483]
Removing Lhs of wire \CNT_L:MODIN15_2\[1483] = Net_404_2[1254]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newb_1\[1484] = \CNT_L:MODIN15_1\[1485]
Removing Lhs of wire \CNT_L:MODIN15_1\[1485] = Net_404_1[1256]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newb_0\[1486] = \CNT_L:MODIN15_0\[1487]
Removing Lhs of wire \CNT_L:MODIN15_0\[1487] = Net_404_0[1258]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:dataa_2\[1488] = Net_420_2[1269]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:dataa_1\[1489] = Net_420_1[1272]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:dataa_0\[1490] = Net_420_0[1274]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:datab_2\[1491] = Net_404_2[1254]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:datab_1\[1492] = Net_404_1[1256]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:datab_0\[1493] = Net_404_0[1258]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:a_2\[1494] = Net_420_2[1269]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:a_1\[1495] = Net_420_1[1272]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:a_0\[1496] = Net_420_0[1274]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:b_2\[1497] = Net_404_2[1254]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:b_1\[1498] = Net_404_1[1256]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:b_0\[1499] = Net_404_0[1258]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:aeqb_0\[1503] = Net_28[3]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:eq_0\[1504] = \CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1502]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:eqi_0\[1507] = \CNT_L:MODULE_10:g1:a0:gx:u0:eq_2\[1506]
Removing Rhs of wire Net_456[1533] = cmp_vv_vv_MODGEN_17[1534]
Removing Rhs of wire Net_456[1533] = \MODULE_24:g1:a0:xeq\[3472]
Removing Rhs of wire Net_456[1533] = \MODULE_24:g1:a0:gx:u0:aeqb_1\[3459]
Removing Lhs of wire pay_rest_delay[1537] = Net_31_3[285]
Removing Lhs of wire Net_455_2[1538] = Net_31_3[285]
Removing Lhs of wire Net_455_1[1539] = Net_31_3[285]
Removing Lhs of wire Net_455_0[1540] = Net_31_3[285]
Removing Lhs of wire tx_init_pay[1541] = Net_31_3[285]
Removing Lhs of wire symb_inj[1544] = cy_srff_4[1542]
Removing Rhs of wire symb_inj_done[1545] = cy_srff_5[2517]
Removing Rhs of wire Net_491[1546] = cmp_vv_vv_MODGEN_18[1554]
Removing Rhs of wire Net_491[1546] = \MODULE_25:g1:a0:xeq\[3558]
Removing Rhs of wire Net_491[1546] = \MODULE_25:g1:a0:gx:u0:aeqb_1\[3535]
Removing Lhs of wire inj_rest_delay[1548] = Net_31_3[285]
Removing Lhs of wire Net_486_4[1549] = Net_31_3[285]
Removing Lhs of wire Net_486_3[1550] = Net_31_3[285]
Removing Lhs of wire Net_486_2[1551] = Net_31_3[285]
Removing Lhs of wire Net_486_1[1552] = Net_31_3[285]
Removing Lhs of wire Net_486_0[1553] = Net_31_3[285]
Removing Lhs of wire Net_482_4[1555] = Net_28[3]
Removing Lhs of wire Net_482_3[1556] = Net_31_3[285]
Removing Lhs of wire Net_482_2[1557] = Net_31_3[285]
Removing Lhs of wire Net_482_1[1558] = Net_28[3]
Removing Lhs of wire Net_482_0[1559] = Net_28[3]
Removing Rhs of wire Net_474[1561] = \CNT_INJ:cmp_vv_vv_MODGEN_12\[1770]
Removing Rhs of wire Net_474[1561] = \CNT_INJ:MODULE_12:g1:a0:xeq\[1846]
Removing Rhs of wire Net_474[1561] = \CNT_INJ:MODULE_12:g1:a0:gx:u0:aeqb_1\[1823]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_4\[1562] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_4\[1726]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_3\[1564] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_3\[1727]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_2\[1566] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_2\[1728]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_1\[1568] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_1\[1729]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_0\[1570] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_0\[1730]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_23\[1611] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_22\[1612] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_21\[1613] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_20\[1614] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_19\[1615] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_18\[1616] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_17\[1617] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_16\[1618] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_15\[1619] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_14\[1620] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_13\[1621] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_12\[1622] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_11\[1623] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_10\[1624] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_9\[1625] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_8\[1626] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_7\[1627] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_6\[1628] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_5\[1629] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_4\[1630] = \CNT_INJ:BasicCounter_1:MODIN16_4\[1631]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_4\[1631] = Net_485_4[1560]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_3\[1632] = \CNT_INJ:BasicCounter_1:MODIN16_3\[1633]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_3\[1633] = Net_485_3[1563]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_2\[1634] = \CNT_INJ:BasicCounter_1:MODIN16_2\[1635]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_2\[1635] = Net_485_2[1565]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_1\[1636] = \CNT_INJ:BasicCounter_1:MODIN16_1\[1637]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_1\[1637] = Net_485_1[1567]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_0\[1638] = \CNT_INJ:BasicCounter_1:MODIN16_0\[1639]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_0\[1639] = Net_485_0[1569]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1768] = Net_28[3]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1769] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_4\[1771] = Net_485_4[1560]
Removing Lhs of wire \CNT_INJ:MODIN17_4\[1772] = Net_485_4[1560]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_3\[1773] = Net_485_3[1563]
Removing Lhs of wire \CNT_INJ:MODIN17_3\[1774] = Net_485_3[1563]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_2\[1775] = Net_485_2[1565]
Removing Lhs of wire \CNT_INJ:MODIN17_2\[1776] = Net_485_2[1565]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_1\[1777] = Net_485_1[1567]
Removing Lhs of wire \CNT_INJ:MODIN17_1\[1778] = Net_485_1[1567]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_0\[1779] = Net_485_0[1569]
Removing Lhs of wire \CNT_INJ:MODIN17_0\[1780] = Net_485_0[1569]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_4\[1781] = \CNT_INJ:MODIN18_4\[1782]
Removing Lhs of wire \CNT_INJ:MODIN18_4\[1782] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_3\[1783] = \CNT_INJ:MODIN18_3\[1784]
Removing Lhs of wire \CNT_INJ:MODIN18_3\[1784] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_2\[1785] = \CNT_INJ:MODIN18_2\[1786]
Removing Lhs of wire \CNT_INJ:MODIN18_2\[1786] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_1\[1787] = \CNT_INJ:MODIN18_1\[1788]
Removing Lhs of wire \CNT_INJ:MODIN18_1\[1788] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_0\[1789] = \CNT_INJ:MODIN18_0\[1790]
Removing Lhs of wire \CNT_INJ:MODIN18_0\[1790] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_4\[1791] = Net_485_4[1560]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_3\[1792] = Net_485_3[1563]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_2\[1793] = Net_485_2[1565]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_1\[1794] = Net_485_1[1567]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_0\[1795] = Net_485_0[1569]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_4\[1796] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_3\[1797] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_2\[1798] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_1\[1799] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_0\[1800] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_4\[1801] = Net_485_4[1560]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_3\[1802] = Net_485_3[1563]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_2\[1803] = Net_485_2[1565]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_1\[1804] = Net_485_1[1567]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_0\[1805] = Net_485_0[1569]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_4\[1806] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_3\[1807] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_2\[1808] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_1\[1809] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_0\[1810] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:aeqb_0\[1816] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_0\[1817] = \CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1815]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:eqi_0\[1822] = \CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_4\[1821]
Removing Lhs of wire \UART:Net_61\[1860] = \UART:Net_9\[1859]
Removing Lhs of wire one[1862] = Net_28[3]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1865] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1866] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1867] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1868] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1869] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1870] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1871] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1872] = Net_31_3[285]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1884] = \UART:BUART:tx_bitclk_dp\[1920]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1930] = \UART:BUART:tx_counter_dp\[1921]
Removing Lhs of wire \UART:BUART:tx_status_6\[1931] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_status_5\[1932] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_status_4\[1933] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_status_1\[1935] = \UART:BUART:tx_fifo_empty\[1898]
Removing Lhs of wire \UART:BUART:tx_status_3\[1937] = \UART:BUART:tx_fifo_notfull\[1897]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1997] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_19_1\[2005] = \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\[2016]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_19_0\[2007] = \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\[2017]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_20\[2008] = \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\[2033]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_21\[2009] = \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[2047]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_1\[2010] = \UART:BUART:sRX:s23Poll:MODIN22_1\[2011]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN22_1\[2011] = \UART:BUART:pollcount_1\[2003]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:a_0\[2012] = \UART:BUART:sRX:s23Poll:MODIN22_0\[2013]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN22_0\[2013] = \UART:BUART:pollcount_0\[2006]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[2019] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[2020] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_1\[2021] = \UART:BUART:pollcount_1\[2003]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN23_1\[2022] = \UART:BUART:pollcount_1\[2003]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newa_0\[2023] = \UART:BUART:pollcount_0\[2006]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN23_0\[2024] = \UART:BUART:pollcount_0\[2006]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_1\[2025] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:newb_0\[2026] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_1\[2027] = \UART:BUART:pollcount_1\[2003]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:dataa_0\[2028] = \UART:BUART:pollcount_0\[2006]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_1\[2029] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:datab_0\[2030] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[2035] = \UART:BUART:pollcount_1\[2003]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN24_1\[2036] = \UART:BUART:pollcount_1\[2003]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[2037] = \UART:BUART:pollcount_0\[2006]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN24_0\[2038] = \UART:BUART:pollcount_0\[2006]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[2039] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[2040] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[2041] = \UART:BUART:pollcount_1\[2003]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[2042] = \UART:BUART:pollcount_0\[2006]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[2043] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[2044] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_status_1\[2051] = Net_31_3[285]
Removing Rhs of wire \UART:BUART:rx_status_2\[2052] = \UART:BUART:rx_parity_error_status\[2053]
Removing Rhs of wire \UART:BUART:rx_status_3\[2054] = \UART:BUART:rx_stop_bit_error\[2055]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_22\[2065] = \UART:BUART:sRX:MODULE_18:g2:a0:lta_0\[2114]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_23\[2069] = \UART:BUART:sRX:MODULE_19:g1:a0:xneq\[2136]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newa_6\[2070] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newa_5\[2071] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newa_4\[2072] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newa_3\[2073] = \UART:BUART:sRX:MODIN25_6\[2074]
Removing Lhs of wire \UART:BUART:sRX:MODIN25_6\[2074] = \UART:BUART:rx_count_6\[1992]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newa_2\[2075] = \UART:BUART:sRX:MODIN25_5\[2076]
Removing Lhs of wire \UART:BUART:sRX:MODIN25_5\[2076] = \UART:BUART:rx_count_5\[1993]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newa_1\[2077] = \UART:BUART:sRX:MODIN25_4\[2078]
Removing Lhs of wire \UART:BUART:sRX:MODIN25_4\[2078] = \UART:BUART:rx_count_4\[1994]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newa_0\[2079] = \UART:BUART:sRX:MODIN25_3\[2080]
Removing Lhs of wire \UART:BUART:sRX:MODIN25_3\[2080] = \UART:BUART:rx_count_3\[1995]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newb_6\[2081] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newb_5\[2082] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newb_4\[2083] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newb_3\[2084] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newb_2\[2085] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newb_1\[2086] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:newb_0\[2087] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:dataa_6\[2088] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:dataa_5\[2089] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:dataa_4\[2090] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:dataa_3\[2091] = \UART:BUART:rx_count_6\[1992]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:dataa_2\[2092] = \UART:BUART:rx_count_5\[1993]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:dataa_1\[2093] = \UART:BUART:rx_count_4\[1994]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:dataa_0\[2094] = \UART:BUART:rx_count_3\[1995]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:datab_6\[2095] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:datab_5\[2096] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:datab_4\[2097] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:datab_3\[2098] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:datab_2\[2099] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:datab_1\[2100] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_18:g2:a0:datab_0\[2101] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g1:a0:newa_0\[2116] = \UART:BUART:rx_postpoll\[1951]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g1:a0:newb_0\[2117] = \UART:BUART:rx_parity_bit\[2068]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g1:a0:dataa_0\[2118] = \UART:BUART:rx_postpoll\[1951]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g1:a0:datab_0\[2119] = \UART:BUART:rx_parity_bit\[2068]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:a_0\[2120] = \UART:BUART:rx_postpoll\[1951]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:b_0\[2121] = \UART:BUART:rx_parity_bit\[2068]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_0\[2123] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:eq_0\[2124] = \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\[2122]
Removing Lhs of wire \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:eqi_0\[2125] = \UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\[2122]
Removing Lhs of wire \CREG_INJ_DONE:clk\[2146] = Net_31_3[285]
Removing Lhs of wire \CREG_INJ_DONE:rst\[2147] = Net_31_3[285]
Removing Rhs of wire Net_570[2148] = \CREG_INJ_DONE:control_out_0\[2149]
Removing Rhs of wire Net_570[2148] = \CREG_INJ_DONE:control_0\[2172]
Removing Lhs of wire tmpOE__Rx_1_net_0[2174] = Net_28[3]
Removing Lhs of wire tmpOE__Tx_1_net_0[2179] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:hwCapture\[2206] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:hwEnable\[2207] = Net_31_3[285]
Removing Lhs of wire pwm_en[2208] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:trig_out\[2212] = \PWM_LED:PWMUDB:trig_rise\[2210]
Removing Lhs of wire \PWM_LED:PWMUDB:runmode_enable\\R\[2214] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:runmode_enable\\S\[2215] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_enable\[2216] = \PWM_LED:PWMUDB:runmode_enable\[2213]
Removing Lhs of wire \PWM_LED:PWMUDB:ltch_kill_reg\\R\[2220] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:ltch_kill_reg\\S\[2221] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:min_kill_reg\\R\[2222] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:min_kill_reg\\S\[2223] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_kill\[2226] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_1\[2230] = \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_1\[2470]
Removing Lhs of wire \PWM_LED:PWMUDB:add_vi_vv_MODGEN_24_0\[2232] = \PWM_LED:PWMUDB:MODULE_20:g2:a0:s_0\[2471]
Removing Lhs of wire \PWM_LED:PWMUDB:dith_count_1\\R\[2233] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:dith_count_1\\S\[2234] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:dith_count_0\\R\[2235] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:dith_count_0\\S\[2236] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:reset\[2239] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:status_6\[2240] = Net_31_3[285]
Removing Rhs of wire \PWM_LED:PWMUDB:status_5\[2241] = \PWM_LED:PWMUDB:final_kill_reg\[2255]
Removing Lhs of wire \PWM_LED:PWMUDB:status_4\[2242] = Net_31_3[285]
Removing Rhs of wire \PWM_LED:PWMUDB:status_3\[2243] = \PWM_LED:PWMUDB:fifo_full\[2262]
Removing Rhs of wire \PWM_LED:PWMUDB:status_1\[2245] = \PWM_LED:PWMUDB:cmp2_status_reg\[2254]
Removing Rhs of wire \PWM_LED:PWMUDB:status_0\[2246] = \PWM_LED:PWMUDB:cmp1_status_reg\[2253]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2_status\[2251] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2\[2252] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp1_status_reg\\R\[2256] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp1_status_reg\\S\[2257] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2_status_reg\\R\[2258] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2_status_reg\\S\[2259] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_kill_reg\\R\[2260] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_kill_reg\\S\[2261] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cs_addr_2\[2263] = \PWM_LED:PWMUDB:tc_i\[2218]
Removing Lhs of wire \PWM_LED:PWMUDB:cs_addr_1\[2264] = \PWM_LED:PWMUDB:runmode_enable\[2213]
Removing Lhs of wire \PWM_LED:PWMUDB:cs_addr_0\[2265] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:compare1\[2298] = \PWM_LED:PWMUDB:cmp1_less\[2269]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm1_i\[2303] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm2_i\[2305] = Net_31_3[285]
Removing Rhs of wire \PWM_LED:Net_96\[2308] = \PWM_LED:PWMUDB:pwm_i_reg\[2300]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm_temp\[2311] = \PWM_LED:PWMUDB:cmp1\[2249]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_23\[2352] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_22\[2353] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_21\[2354] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_20\[2355] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_19\[2356] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_18\[2357] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_17\[2358] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_16\[2359] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_15\[2360] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_14\[2361] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_13\[2362] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_12\[2363] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_11\[2364] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_10\[2365] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_9\[2366] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_8\[2367] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_7\[2368] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_6\[2369] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_5\[2370] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_4\[2371] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_3\[2372] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_2\[2373] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_1\[2374] = \PWM_LED:PWMUDB:MODIN26_1\[2375]
Removing Lhs of wire \PWM_LED:PWMUDB:MODIN26_1\[2375] = \PWM_LED:PWMUDB:dith_count_1\[2229]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:a_0\[2376] = \PWM_LED:PWMUDB:MODIN26_0\[2377]
Removing Lhs of wire \PWM_LED:PWMUDB:MODIN26_0\[2377] = \PWM_LED:PWMUDB:dith_count_0\[2231]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_0\[2509] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_0\[2510] = Net_28[3]
Removing Rhs of wire Net_617[2511] = \PWM_LED:Net_96\[2308]
Removing Lhs of wire \CREG_INIT_TX:clk\[2518] = Net_31_3[285]
Removing Lhs of wire \CREG_INIT_TX:rst\[2519] = Net_31_3[285]
Removing Lhs of wire tmpOE__Pin_1_net_0[2546] = Net_28[3]
Removing Rhs of wire rx_slot0[2551] = cmp_vv_vv_MODGEN_25[2671]
Removing Rhs of wire rx_slot0[2551] = \MODULE_26:g1:a0:xeq\[3632]
Removing Rhs of wire rx_slot0[2551] = \MODULE_26:g1:a0:gx:u0:aeqb_1\[3611]
Removing Rhs of wire Net_745[2553] = cydff_28[2555]
Removing Lhs of wire Net_703[2554] = cydff_29[2552]
Removing Rhs of wire Net_748[2556] = cydff_27[2557]
Removing Rhs of wire Net_750[2558] = cydff_26[2559]
Removing Rhs of wire Net_693[2560] = cydff_25[2561]
Removing Rhs of wire Net_793[2562] = cydff_24[2563]
Removing Rhs of wire Net_689[2564] = cydff_23[2565]
Removing Rhs of wire Net_791[2566] = cydff_22[2567]
Removing Rhs of wire Net_685[2568] = cydff_21[2569]
Removing Rhs of wire Net_790[2570] = cydff_20[2571]
Removing Rhs of wire Net_680[2572] = cydff_19[2573]
Removing Rhs of wire Net_789[2574] = cydff_18[2575]
Removing Rhs of wire h3[2576] = cydff_17[2577]
Removing Rhs of wire h2[2578] = cydff_16[2579]
Removing Rhs of wire h1[2580] = cydff_15[2581]
Removing Rhs of wire h0[2582] = cydff_14[2583]
Removing Rhs of wire Net_758[2584] = cydff_13[2585]
Removing Rhs of wire Net_759[2586] = cydff_12[2587]
Removing Rhs of wire Net_760[2588] = cydff_11[2589]
Removing Rhs of wire Net_761[2590] = cydff_10[2591]
Removing Lhs of wire Net_704[2594] = cydff_30[2593]
Removing Lhs of wire Net_706[2596] = cydff_31[2595]
Removing Lhs of wire Net_708[2598] = cydff_32[2597]
Removing Lhs of wire \CREG_RX_SLOTS1:clk\[2617] = Net_31_3[285]
Removing Lhs of wire \CREG_RX_SLOTS1:rst\[2618] = Net_31_3[285]
Removing Rhs of wire Net_827_6[2621] = \CREG_RX_SLOTS1:control_out_6\[2622]
Removing Rhs of wire Net_827_6[2621] = \CREG_RX_SLOTS1:control_6\[2637]
Removing Rhs of wire Net_827_5[2623] = \CREG_RX_SLOTS1:control_out_5\[2624]
Removing Rhs of wire Net_827_5[2623] = \CREG_RX_SLOTS1:control_5\[2638]
Removing Rhs of wire Net_827_4[2625] = \CREG_RX_SLOTS1:control_out_4\[2626]
Removing Rhs of wire Net_827_4[2625] = \CREG_RX_SLOTS1:control_4\[2639]
Removing Rhs of wire Net_827_3[2627] = \CREG_RX_SLOTS1:control_out_3\[2628]
Removing Rhs of wire Net_827_3[2627] = \CREG_RX_SLOTS1:control_3\[2640]
Removing Rhs of wire Net_827_2[2629] = \CREG_RX_SLOTS1:control_out_2\[2630]
Removing Rhs of wire Net_827_2[2629] = \CREG_RX_SLOTS1:control_2\[2641]
Removing Rhs of wire Net_827_1[2631] = \CREG_RX_SLOTS1:control_out_1\[2632]
Removing Rhs of wire Net_827_1[2631] = \CREG_RX_SLOTS1:control_1\[2642]
Removing Rhs of wire Net_827_0[2633] = \CREG_RX_SLOTS1:control_out_0\[2634]
Removing Rhs of wire Net_827_0[2633] = \CREG_RX_SLOTS1:control_0\[2643]
Removing Lhs of wire \CREG_RX_SLOTS2:clk\[2644] = Net_31_3[285]
Removing Lhs of wire \CREG_RX_SLOTS2:rst\[2645] = Net_31_3[285]
Removing Rhs of wire Net_839[2674] = \CNT_RX_SLOTS:cmp_vv_vv_MODGEN_14\[2882]
Removing Rhs of wire Net_839[2674] = \CNT_RX_SLOTS:MODULE_14:g1:a0:xeq\[2946]
Removing Rhs of wire Net_839[2674] = \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:aeqb_1\[2925]
Removing Lhs of wire Net_838[2675] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_3\[2676] = \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_3\[2839]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_2\[2678] = \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_2\[2840]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_1\[2680] = \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_1\[2841]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_0\[2682] = \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_0\[2842]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_23\[2723] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_22\[2724] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_21\[2725] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_20\[2726] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_19\[2727] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_18\[2728] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_17\[2729] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_16\[2730] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_15\[2731] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_14\[2732] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_13\[2733] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_12\[2734] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_11\[2735] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_10\[2736] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_9\[2737] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_8\[2738] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_7\[2739] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_6\[2740] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_5\[2741] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_4\[2742] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_3\[2743] = \CNT_RX_SLOTS:BasicCounter_1:MODIN19_3\[2744]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODIN19_3\[2744] = rx_slot_cnt_3[2673]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_2\[2745] = \CNT_RX_SLOTS:BasicCounter_1:MODIN19_2\[2746]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODIN19_2\[2746] = rx_slot_cnt_2[2677]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_1\[2747] = \CNT_RX_SLOTS:BasicCounter_1:MODIN19_1\[2748]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODIN19_1\[2748] = rx_slot_cnt_1[2679]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_0\[2749] = \CNT_RX_SLOTS:BasicCounter_1:MODIN19_0\[2750]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODIN19_0\[2750] = rx_slot_cnt_0[2681]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[2880] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[2881] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:newa_3\[2883] = rx_slot_cnt_3[2673]
Removing Lhs of wire \CNT_RX_SLOTS:MODIN20_3\[2884] = rx_slot_cnt_3[2673]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:newa_2\[2885] = rx_slot_cnt_2[2677]
Removing Lhs of wire \CNT_RX_SLOTS:MODIN20_2\[2886] = rx_slot_cnt_2[2677]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:newa_1\[2887] = rx_slot_cnt_1[2679]
Removing Lhs of wire \CNT_RX_SLOTS:MODIN20_1\[2888] = rx_slot_cnt_1[2679]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:newa_0\[2889] = rx_slot_cnt_0[2681]
Removing Lhs of wire \CNT_RX_SLOTS:MODIN20_0\[2890] = rx_slot_cnt_0[2681]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:newb_3\[2891] = \CNT_RX_SLOTS:MODIN21_3\[2892]
Removing Lhs of wire \CNT_RX_SLOTS:MODIN21_3\[2892] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:newb_2\[2893] = \CNT_RX_SLOTS:MODIN21_2\[2894]
Removing Lhs of wire \CNT_RX_SLOTS:MODIN21_2\[2894] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:newb_1\[2895] = \CNT_RX_SLOTS:MODIN21_1\[2896]
Removing Lhs of wire \CNT_RX_SLOTS:MODIN21_1\[2896] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:newb_0\[2897] = \CNT_RX_SLOTS:MODIN21_0\[2898]
Removing Lhs of wire \CNT_RX_SLOTS:MODIN21_0\[2898] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_3\[2899] = rx_slot_cnt_3[2673]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_2\[2900] = rx_slot_cnt_2[2677]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_1\[2901] = rx_slot_cnt_1[2679]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_0\[2902] = rx_slot_cnt_0[2681]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:datab_3\[2903] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:datab_2\[2904] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:datab_1\[2905] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:datab_0\[2906] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_3\[2907] = rx_slot_cnt_3[2673]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_2\[2908] = rx_slot_cnt_2[2677]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_1\[2909] = rx_slot_cnt_1[2679]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_0\[2910] = rx_slot_cnt_0[2681]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_3\[2911] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_2\[2912] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_1\[2913] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_0\[2914] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:aeqb_0\[2919] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_0\[2920] = \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_0\[2918]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eqi_0\[2924] = \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_3\[2923]
Removing Lhs of wire Net_841_3[2957] = Net_31_3[285]
Removing Lhs of wire Net_841_2[2958] = Net_28[3]
Removing Lhs of wire Net_841_1[2959] = Net_28[3]
Removing Lhs of wire Net_841_0[2960] = Net_28[3]
Removing Lhs of wire \SREG_HEAD:status_0\[2962] = h0[2582]
Removing Lhs of wire \SREG_HEAD:status_1\[2963] = h1[2580]
Removing Lhs of wire \SREG_HEAD:status_2\[2964] = h2[2578]
Removing Lhs of wire \SREG_HEAD:status_3\[2965] = h3[2576]
Removing Lhs of wire \SREG_HEAD:status_4\[2966] = Net_31_3[285]
Removing Lhs of wire \SREG_HEAD:status_5\[2967] = Net_31_3[285]
Removing Lhs of wire \SREG_HEAD:status_6\[2968] = Net_31_3[285]
Removing Lhs of wire \SREG_HEAD:status_7\[2969] = Net_31_3[285]
Removing Lhs of wire \COMP_SLOW:clock\[2976] = Net_31_3[285]
Removing Rhs of wire Net_901[2978] = \COMP_SLOW:Net_1\[2977]
Removing Lhs of wire \COMP_FAST:clock\[2982] = Net_31_3[285]
Removing Rhs of wire Net_902[2984] = \COMP_FAST:Net_1\[2983]
Removing Rhs of wire \DAC_SLOW:Net_12\[2989] = \DAC_SLOW:Net_21\[2999]
Removing Lhs of wire \DAC_SLOW:VDAC8:Net_83\[2992] = Net_31_3[285]
Removing Lhs of wire \DAC_SLOW:VDAC8:Net_81\[2993] = Net_31_3[285]
Removing Lhs of wire \DAC_SLOW:VDAC8:Net_82\[2994] = Net_31_3[285]
Removing Rhs of wire \DAC_FAST:Net_12\[3005] = \DAC_FAST:Net_21\[3015]
Removing Lhs of wire \DAC_FAST:VDAC8:Net_83\[3008] = Net_31_3[285]
Removing Lhs of wire \DAC_FAST:VDAC8:Net_81\[3009] = Net_31_3[285]
Removing Lhs of wire \DAC_FAST:VDAC8:Net_82\[3010] = Net_31_3[285]
Removing Lhs of wire tmpOE__Pin_2_net_0[3019] = Net_28[3]
Removing Lhs of wire tmpOE__Pin_3_net_0[3025] = Net_28[3]
Removing Lhs of wire tmpOE__Pin_4_net_0[3031] = Net_28[3]
Removing Lhs of wire tmpOE__Pin_5_net_0[3037] = Net_28[3]
Removing Lhs of wire \ADC_SAR:vp_ctl_0\[3047] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vp_ctl_2\[3048] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vn_ctl_1\[3049] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vn_ctl_3\[3050] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vp_ctl_1\[3051] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vp_ctl_3\[3052] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vn_ctl_0\[3053] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vn_ctl_2\[3054] = Net_31_3[285]
Removing Rhs of wire \ADC_SAR:Net_188\[3058] = \ADC_SAR:Net_221\[3059]
Removing Lhs of wire \ADC_SAR:tmpOE__Bypass_net_0\[3081] = Net_28[3]
Removing Lhs of wire \ADC_SAR:Net_383\[3096] = Net_31_3[285]
Removing Lhs of wire head_en[3100] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:add_vi_vv_MODGEN_27_2\[3101] = \CNT_HEAD:MODULE_21:g2:a0:s_2\[3263]
Removing Lhs of wire \CNT_HEAD:add_vi_vv_MODGEN_27_1\[3103] = \CNT_HEAD:MODULE_21:g2:a0:s_1\[3264]
Removing Lhs of wire \CNT_HEAD:add_vi_vv_MODGEN_27_0\[3105] = \CNT_HEAD:MODULE_21:g2:a0:s_0\[3265]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_23\[3146] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_22\[3147] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_21\[3148] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_20\[3149] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_19\[3150] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_18\[3151] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_17\[3152] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_16\[3153] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_15\[3154] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_14\[3155] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_13\[3156] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_12\[3157] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_11\[3158] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_10\[3159] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_9\[3160] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_8\[3161] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_7\[3162] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_6\[3163] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_5\[3164] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_4\[3165] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_3\[3166] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_2\[3167] = \CNT_HEAD:MODIN27_2\[3168]
Removing Lhs of wire \CNT_HEAD:MODIN27_2\[3168] = Net_923_2[3099]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_1\[3169] = \CNT_HEAD:MODIN27_1\[3170]
Removing Lhs of wire \CNT_HEAD:MODIN27_1\[3170] = Net_923_1[3102]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:a_0\[3171] = \CNT_HEAD:MODIN27_0\[3172]
Removing Lhs of wire \CNT_HEAD:MODIN27_0\[3172] = Net_923_0[3104]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[3303] = Net_28[3]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[3304] = Net_28[3]
Removing Rhs of wire Net_934[3305] = cmp_vv_vv_MODGEN_28[3306]
Removing Rhs of wire Net_934[3305] = \MODULE_28:g1:a0:xeq\[3762]
Removing Rhs of wire Net_934[3305] = \MODULE_28:g1:a0:gx:u0:aeqb_1\[3749]
Removing Lhs of wire Net_927_2[3307] = Net_31_3[285]
Removing Lhs of wire Net_927_1[3308] = Net_31_3[285]
Removing Lhs of wire Net_927_0[3309] = Net_31_3[285]
Removing Lhs of wire head_rest_delay[3311] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:newa_2\[3315] = MODIN28_2[3316]
Removing Lhs of wire MODIN28_2[3316] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:newa_1\[3317] = MODIN28_1[3318]
Removing Lhs of wire MODIN28_1[3318] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:newa_0\[3319] = MODIN28_0[3320]
Removing Lhs of wire MODIN28_0[3320] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:newb_2\[3321] = Net_280_2[935]
Removing Lhs of wire MODIN29_2[3322] = Net_280_2[935]
Removing Lhs of wire \MODULE_22:g1:a0:newb_1\[3323] = Net_280_1[936]
Removing Lhs of wire MODIN29_1[3324] = Net_280_1[936]
Removing Lhs of wire \MODULE_22:g1:a0:newb_0\[3325] = Net_280_0[937]
Removing Lhs of wire MODIN29_0[3326] = Net_280_0[937]
Removing Lhs of wire \MODULE_22:g1:a0:dataa_2\[3327] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:dataa_1\[3328] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:dataa_0\[3329] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:datab_2\[3330] = Net_280_2[935]
Removing Lhs of wire \MODULE_22:g1:a0:datab_1\[3331] = Net_280_1[936]
Removing Lhs of wire \MODULE_22:g1:a0:datab_0\[3332] = Net_280_0[937]
Removing Lhs of wire \MODULE_22:g1:a0:gx:u0:a_2\[3333] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:gx:u0:a_1\[3334] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:gx:u0:a_0\[3335] = Net_31_3[285]
Removing Lhs of wire \MODULE_22:g1:a0:gx:u0:b_2\[3336] = Net_280_2[935]
Removing Lhs of wire \MODULE_22:g1:a0:gx:u0:b_1\[3337] = Net_280_1[936]
Removing Lhs of wire \MODULE_22:g1:a0:gx:u0:b_0\[3338] = Net_280_0[937]
Removing Lhs of wire \MODULE_22:g1:a0:gx:u0:aeqb_0\[3342] = Net_28[3]
Removing Lhs of wire \MODULE_22:g1:a0:gx:u0:eq_0\[3343] = \MODULE_22:g1:a0:gx:u0:xnor_array_0\[3341]
Removing Lhs of wire \MODULE_22:g1:a0:gx:u0:eqi_0\[3346] = \MODULE_22:g1:a0:gx:u0:eq_2\[3345]
Removing Lhs of wire \MODULE_23:g1:a0:newa_2\[3371] = Net_420_2[1269]
Removing Lhs of wire MODIN30_2[3372] = Net_420_2[1269]
Removing Lhs of wire \MODULE_23:g1:a0:newa_1\[3373] = Net_420_1[1272]
Removing Lhs of wire MODIN30_1[3374] = Net_420_1[1272]
Removing Lhs of wire \MODULE_23:g1:a0:newa_0\[3375] = Net_420_0[1274]
Removing Lhs of wire MODIN30_0[3376] = Net_420_0[1274]
Removing Lhs of wire \MODULE_23:g1:a0:newb_2\[3377] = MODIN31_2[3378]
Removing Lhs of wire MODIN31_2[3378] = Net_31_3[285]
Removing Lhs of wire \MODULE_23:g1:a0:newb_1\[3379] = MODIN31_1[3380]
Removing Lhs of wire MODIN31_1[3380] = Net_31_3[285]
Removing Lhs of wire \MODULE_23:g1:a0:newb_0\[3381] = MODIN31_0[3382]
Removing Lhs of wire MODIN31_0[3382] = Net_31_3[285]
Removing Lhs of wire \MODULE_23:g1:a0:dataa_2\[3383] = Net_420_2[1269]
Removing Lhs of wire \MODULE_23:g1:a0:dataa_1\[3384] = Net_420_1[1272]
Removing Lhs of wire \MODULE_23:g1:a0:dataa_0\[3385] = Net_420_0[1274]
Removing Lhs of wire \MODULE_23:g1:a0:datab_2\[3386] = Net_31_3[285]
Removing Lhs of wire \MODULE_23:g1:a0:datab_1\[3387] = Net_31_3[285]
Removing Lhs of wire \MODULE_23:g1:a0:datab_0\[3388] = Net_31_3[285]
Removing Lhs of wire \MODULE_23:g1:a0:gx:u0:a_2\[3389] = Net_420_2[1269]
Removing Lhs of wire \MODULE_23:g1:a0:gx:u0:a_1\[3390] = Net_420_1[1272]
Removing Lhs of wire \MODULE_23:g1:a0:gx:u0:a_0\[3391] = Net_420_0[1274]
Removing Lhs of wire \MODULE_23:g1:a0:gx:u0:b_2\[3392] = Net_31_3[285]
Removing Lhs of wire \MODULE_23:g1:a0:gx:u0:b_1\[3393] = Net_31_3[285]
Removing Lhs of wire \MODULE_23:g1:a0:gx:u0:b_0\[3394] = Net_31_3[285]
Removing Lhs of wire \MODULE_23:g1:a0:gx:u0:aeqb_0\[3398] = Net_28[3]
Removing Lhs of wire \MODULE_23:g1:a0:gx:u0:eq_0\[3399] = \MODULE_23:g1:a0:gx:u0:xnor_array_0\[3397]
Removing Lhs of wire \MODULE_23:g1:a0:gx:u0:eqi_0\[3402] = \MODULE_23:g1:a0:gx:u0:eq_2\[3401]
Removing Lhs of wire \MODULE_24:g1:a0:newa_2\[3427] = Net_77_2[332]
Removing Lhs of wire MODIN32_2[3428] = Net_77_2[332]
Removing Lhs of wire \MODULE_24:g1:a0:newa_1\[3429] = Net_77_1[333]
Removing Lhs of wire MODIN32_1[3430] = Net_77_1[333]
Removing Lhs of wire \MODULE_24:g1:a0:newa_0\[3431] = Net_77_0[334]
Removing Lhs of wire MODIN32_0[3432] = Net_77_0[334]
Removing Lhs of wire \MODULE_24:g1:a0:newb_2\[3433] = MODIN33_2[3434]
Removing Lhs of wire MODIN33_2[3434] = Net_31_3[285]
Removing Lhs of wire \MODULE_24:g1:a0:newb_1\[3435] = MODIN33_1[3436]
Removing Lhs of wire MODIN33_1[3436] = Net_31_3[285]
Removing Lhs of wire \MODULE_24:g1:a0:newb_0\[3437] = MODIN33_0[3438]
Removing Lhs of wire MODIN33_0[3438] = Net_31_3[285]
Removing Lhs of wire \MODULE_24:g1:a0:dataa_2\[3439] = Net_77_2[332]
Removing Lhs of wire \MODULE_24:g1:a0:dataa_1\[3440] = Net_77_1[333]
Removing Lhs of wire \MODULE_24:g1:a0:dataa_0\[3441] = Net_77_0[334]
Removing Lhs of wire \MODULE_24:g1:a0:datab_2\[3442] = Net_31_3[285]
Removing Lhs of wire \MODULE_24:g1:a0:datab_1\[3443] = Net_31_3[285]
Removing Lhs of wire \MODULE_24:g1:a0:datab_0\[3444] = Net_31_3[285]
Removing Lhs of wire \MODULE_24:g1:a0:gx:u0:a_2\[3445] = Net_77_2[332]
Removing Lhs of wire \MODULE_24:g1:a0:gx:u0:a_1\[3446] = Net_77_1[333]
Removing Lhs of wire \MODULE_24:g1:a0:gx:u0:a_0\[3447] = Net_77_0[334]
Removing Lhs of wire \MODULE_24:g1:a0:gx:u0:b_2\[3448] = Net_31_3[285]
Removing Lhs of wire \MODULE_24:g1:a0:gx:u0:b_1\[3449] = Net_31_3[285]
Removing Lhs of wire \MODULE_24:g1:a0:gx:u0:b_0\[3450] = Net_31_3[285]
Removing Lhs of wire \MODULE_24:g1:a0:gx:u0:aeqb_0\[3454] = Net_28[3]
Removing Lhs of wire \MODULE_24:g1:a0:gx:u0:eq_0\[3455] = \MODULE_24:g1:a0:gx:u0:xnor_array_0\[3453]
Removing Lhs of wire \MODULE_24:g1:a0:gx:u0:eqi_0\[3458] = \MODULE_24:g1:a0:gx:u0:eq_2\[3457]
Removing Lhs of wire \MODULE_25:g1:a0:newa_4\[3483] = MODIN34_4[3484]
Removing Lhs of wire MODIN34_4[3484] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:newa_3\[3485] = MODIN34_3[3486]
Removing Lhs of wire MODIN34_3[3486] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:newa_2\[3487] = MODIN34_2[3488]
Removing Lhs of wire MODIN34_2[3488] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:newa_1\[3489] = MODIN34_1[3490]
Removing Lhs of wire MODIN34_1[3490] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:newa_0\[3491] = MODIN34_0[3492]
Removing Lhs of wire MODIN34_0[3492] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:newb_4\[3493] = Net_485_4[1560]
Removing Lhs of wire MODIN35_4[3494] = Net_485_4[1560]
Removing Lhs of wire \MODULE_25:g1:a0:newb_3\[3495] = Net_485_3[1563]
Removing Lhs of wire MODIN35_3[3496] = Net_485_3[1563]
Removing Lhs of wire \MODULE_25:g1:a0:newb_2\[3497] = Net_485_2[1565]
Removing Lhs of wire MODIN35_2[3498] = Net_485_2[1565]
Removing Lhs of wire \MODULE_25:g1:a0:newb_1\[3499] = Net_485_1[1567]
Removing Lhs of wire MODIN35_1[3500] = Net_485_1[1567]
Removing Lhs of wire \MODULE_25:g1:a0:newb_0\[3501] = Net_485_0[1569]
Removing Lhs of wire MODIN35_0[3502] = Net_485_0[1569]
Removing Lhs of wire \MODULE_25:g1:a0:dataa_4\[3503] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:dataa_3\[3504] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:dataa_2\[3505] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:dataa_1\[3506] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:dataa_0\[3507] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:datab_4\[3508] = Net_485_4[1560]
Removing Lhs of wire \MODULE_25:g1:a0:datab_3\[3509] = Net_485_3[1563]
Removing Lhs of wire \MODULE_25:g1:a0:datab_2\[3510] = Net_485_2[1565]
Removing Lhs of wire \MODULE_25:g1:a0:datab_1\[3511] = Net_485_1[1567]
Removing Lhs of wire \MODULE_25:g1:a0:datab_0\[3512] = Net_485_0[1569]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:a_4\[3513] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:a_3\[3514] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:a_2\[3515] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:a_1\[3516] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:a_0\[3517] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:b_4\[3518] = Net_485_4[1560]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:b_3\[3519] = Net_485_3[1563]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:b_2\[3520] = Net_485_2[1565]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:b_1\[3521] = Net_485_1[1567]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:b_0\[3522] = Net_485_0[1569]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:aeqb_0\[3528] = Net_28[3]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:eq_0\[3529] = \MODULE_25:g1:a0:gx:u0:xnor_array_0\[3527]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:eqi_0\[3534] = \MODULE_25:g1:a0:gx:u0:eq_4\[3533]
Removing Lhs of wire \MODULE_26:g1:a0:newa_3\[3569] = rx_slot_cnt_3[2673]
Removing Lhs of wire MODIN36_3[3570] = rx_slot_cnt_3[2673]
Removing Lhs of wire \MODULE_26:g1:a0:newa_2\[3571] = rx_slot_cnt_2[2677]
Removing Lhs of wire MODIN36_2[3572] = rx_slot_cnt_2[2677]
Removing Lhs of wire \MODULE_26:g1:a0:newa_1\[3573] = rx_slot_cnt_1[2679]
Removing Lhs of wire MODIN36_1[3574] = rx_slot_cnt_1[2679]
Removing Lhs of wire \MODULE_26:g1:a0:newa_0\[3575] = rx_slot_cnt_0[2681]
Removing Lhs of wire MODIN36_0[3576] = rx_slot_cnt_0[2681]
Removing Lhs of wire \MODULE_26:g1:a0:newb_3\[3577] = MODIN37_3[3578]
Removing Lhs of wire MODIN37_3[3578] = Net_827_3[2627]
Removing Lhs of wire \MODULE_26:g1:a0:newb_2\[3579] = MODIN37_2[3580]
Removing Lhs of wire MODIN37_2[3580] = Net_827_2[2629]
Removing Lhs of wire \MODULE_26:g1:a0:newb_1\[3581] = MODIN37_1[3582]
Removing Lhs of wire MODIN37_1[3582] = Net_827_1[2631]
Removing Lhs of wire \MODULE_26:g1:a0:newb_0\[3583] = MODIN37_0[3584]
Removing Lhs of wire MODIN37_0[3584] = Net_827_0[2633]
Removing Lhs of wire \MODULE_26:g1:a0:dataa_3\[3585] = rx_slot_cnt_3[2673]
Removing Lhs of wire \MODULE_26:g1:a0:dataa_2\[3586] = rx_slot_cnt_2[2677]
Removing Lhs of wire \MODULE_26:g1:a0:dataa_1\[3587] = rx_slot_cnt_1[2679]
Removing Lhs of wire \MODULE_26:g1:a0:dataa_0\[3588] = rx_slot_cnt_0[2681]
Removing Lhs of wire \MODULE_26:g1:a0:datab_3\[3589] = Net_827_3[2627]
Removing Lhs of wire \MODULE_26:g1:a0:datab_2\[3590] = Net_827_2[2629]
Removing Lhs of wire \MODULE_26:g1:a0:datab_1\[3591] = Net_827_1[2631]
Removing Lhs of wire \MODULE_26:g1:a0:datab_0\[3592] = Net_827_0[2633]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:a_3\[3593] = rx_slot_cnt_3[2673]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:a_2\[3594] = rx_slot_cnt_2[2677]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:a_1\[3595] = rx_slot_cnt_1[2679]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:a_0\[3596] = rx_slot_cnt_0[2681]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:b_3\[3597] = Net_827_3[2627]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:b_2\[3598] = Net_827_2[2629]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:b_1\[3599] = Net_827_1[2631]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:b_0\[3600] = Net_827_0[2633]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:aeqb_0\[3605] = Net_28[3]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:eq_0\[3606] = \MODULE_26:g1:a0:gx:u0:xnor_array_0\[3604]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:eqi_0\[3610] = \MODULE_26:g1:a0:gx:u0:eq_3\[3609]
Removing Lhs of wire \MODULE_27:g1:a0:newa_2\[3645] = MODIN38_6[3646]
Removing Lhs of wire MODIN38_6[3646] = Net_827_6[2621]
Removing Lhs of wire \MODULE_27:g1:a0:newa_1\[3647] = MODIN38_5[3648]
Removing Lhs of wire MODIN38_5[3648] = Net_827_5[2623]
Removing Lhs of wire \MODULE_27:g1:a0:newa_0\[3649] = MODIN38_4[3650]
Removing Lhs of wire MODIN38_4[3650] = Net_827_4[2625]
Removing Lhs of wire \MODULE_27:g1:a0:newb_2\[3653] = rx_slot_cnt_2[2677]
Removing Lhs of wire MODIN39_2[3654] = rx_slot_cnt_2[2677]
Removing Lhs of wire \MODULE_27:g1:a0:newb_1\[3655] = rx_slot_cnt_1[2679]
Removing Lhs of wire MODIN39_1[3656] = rx_slot_cnt_1[2679]
Removing Lhs of wire \MODULE_27:g1:a0:newb_0\[3657] = rx_slot_cnt_0[2681]
Removing Lhs of wire MODIN39_0[3658] = rx_slot_cnt_0[2681]
Removing Lhs of wire \MODULE_27:g1:a0:dataa_2\[3660] = Net_827_6[2621]
Removing Lhs of wire \MODULE_27:g1:a0:dataa_1\[3661] = Net_827_5[2623]
Removing Lhs of wire \MODULE_27:g1:a0:dataa_0\[3662] = Net_827_4[2625]
Removing Lhs of wire \MODULE_27:g1:a0:datab_2\[3664] = rx_slot_cnt_2[2677]
Removing Lhs of wire \MODULE_27:g1:a0:datab_1\[3665] = rx_slot_cnt_1[2679]
Removing Lhs of wire \MODULE_27:g1:a0:datab_0\[3666] = rx_slot_cnt_0[2681]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:a_2\[3668] = Net_827_6[2621]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:a_1\[3669] = Net_827_5[2623]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:a_0\[3670] = Net_827_4[2625]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:b_2\[3672] = rx_slot_cnt_2[2677]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:b_1\[3673] = rx_slot_cnt_1[2679]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:b_0\[3674] = rx_slot_cnt_0[2681]
Removing Lhs of wire \MODULE_28:g1:a0:newa_2\[3717] = Net_923_2[3099]
Removing Lhs of wire MODIN40_2[3718] = Net_923_2[3099]
Removing Lhs of wire \MODULE_28:g1:a0:newa_1\[3719] = Net_923_1[3102]
Removing Lhs of wire MODIN40_1[3720] = Net_923_1[3102]
Removing Lhs of wire \MODULE_28:g1:a0:newa_0\[3721] = Net_923_0[3104]
Removing Lhs of wire MODIN40_0[3722] = Net_923_0[3104]
Removing Lhs of wire \MODULE_28:g1:a0:newb_2\[3723] = MODIN41_2[3724]
Removing Lhs of wire MODIN41_2[3724] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:newb_1\[3725] = MODIN41_1[3726]
Removing Lhs of wire MODIN41_1[3726] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:newb_0\[3727] = MODIN41_0[3728]
Removing Lhs of wire MODIN41_0[3728] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:dataa_2\[3729] = Net_923_2[3099]
Removing Lhs of wire \MODULE_28:g1:a0:dataa_1\[3730] = Net_923_1[3102]
Removing Lhs of wire \MODULE_28:g1:a0:dataa_0\[3731] = Net_923_0[3104]
Removing Lhs of wire \MODULE_28:g1:a0:datab_2\[3732] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:datab_1\[3733] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:datab_0\[3734] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:a_2\[3735] = Net_923_2[3099]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:a_1\[3736] = Net_923_1[3102]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:a_0\[3737] = Net_923_0[3104]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:b_2\[3738] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:b_1\[3739] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:b_0\[3740] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:aeqb_0\[3744] = Net_28[3]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:eq_0\[3745] = \MODULE_28:g1:a0:gx:u0:xnor_array_0\[3743]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:eqi_0\[3748] = \MODULE_28:g1:a0:gx:u0:eq_2\[3747]
Removing Lhs of wire cydff_4D[3781] = Net_149[630]
Removing Lhs of wire cydff_3D[3782] = Net_146[632]
Removing Lhs of wire cydff_2D[3783] = Net_142[634]
Removing Lhs of wire cydff_1D[3784] = pay_current_bit[335]
Removing Lhs of wire cydff_5D[3791] = ser_current_bit[938]
Removing Lhs of wire cydff_6D[3792] = cydff_5[1205]
Removing Lhs of wire cydff_7D[3793] = cydff_6[1207]
Removing Lhs of wire cydff_8D[3794] = cydff_7[1209]
Removing Lhs of wire cydff_9D[3795] = cydff_8[1211]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[3806] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[3821] = \UART:BUART:rx_bitclk_pre\[1986]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[3830] = \UART:BUART:rx_parity_error_pre\[2063]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[3831] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:min_kill_reg\\D\[3835] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:prevCapture\\D\[3836] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:trig_last\\D\[3837] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:ltch_kill_reg\\D\[3840] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:prevCompare1\\D\[3843] = \PWM_LED:PWMUDB:cmp1\[2249]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp1_status_reg\\D\[3844] = \PWM_LED:PWMUDB:cmp1_status\[2250]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2_status_reg\\D\[3845] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm_i_reg\\D\[3847] = \PWM_LED:PWMUDB:pwm_i\[2301]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm1_i_reg\\D\[3848] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm2_i_reg\\D\[3849] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:tc_i_reg\\D\[3850] = \PWM_LED:PWMUDB:status_2\[2244]
Removing Lhs of wire cydff_29D[3852] = Net_745[2553]
Removing Lhs of wire cydff_28D[3853] = Net_748[2556]
Removing Lhs of wire cydff_27D[3854] = Net_750[2558]
Removing Lhs of wire cydff_26D[3855] = Net_693[2560]
Removing Lhs of wire cydff_25D[3856] = Net_793[2562]
Removing Lhs of wire cydff_24D[3857] = Net_689[2564]
Removing Lhs of wire cydff_23D[3858] = Net_791[2566]
Removing Lhs of wire cydff_22D[3859] = Net_685[2568]
Removing Lhs of wire cydff_21D[3860] = Net_790[2570]
Removing Lhs of wire cydff_20D[3861] = Net_680[2572]
Removing Lhs of wire cydff_19D[3862] = Net_789[2574]
Removing Lhs of wire cydff_18D[3863] = h3[2576]
Removing Lhs of wire cydff_17D[3864] = h2[2578]
Removing Lhs of wire cydff_16D[3865] = h1[2580]
Removing Lhs of wire cydff_15D[3866] = h0[2582]
Removing Lhs of wire cydff_14D[3867] = Net_758[2584]
Removing Lhs of wire cydff_13D[3868] = Net_759[2586]
Removing Lhs of wire cydff_12D[3869] = Net_760[2588]
Removing Lhs of wire cydff_11D[3870] = Net_761[2590]
Removing Lhs of wire cydff_10D[3871] = comp_out[2592]
Removing Lhs of wire cydff_30D[3872] = cydff_29[2552]
Removing Lhs of wire cydff_31D[3873] = cydff_30[2593]
Removing Lhs of wire cydff_32D[3874] = cydff_31[2595]
Removing Lhs of wire cydff_33D[3875] = cydff_32[2597]

------------------------------------------------------
Aliased 0 equations, 1168 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_28' (cost = 0):
Net_28 <=  ('1') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_34_0);

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_34_0);

Note:  Expanding virtual equation for 'Net_31_3' (cost = 0):
Net_31_3 <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= (not Net_34_3);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= (not Net_34_2);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (Net_34_1);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= (Net_34_0);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 1):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 0):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_0\ <= (not Net_34_0);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 0):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 2):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_1\ <= (not Net_34_0
	OR not Net_34_1);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 0):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for 'tx_slot2' (cost = 9):
tx_slot2 <= ((not Net_34_3 and not Net_34_2 and not Net_34_0 and Net_34_1));

Note:  Expanding virtual equation for 'tx_slot1' (cost = 9):
tx_slot1 <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for 'tx_slot0' (cost = 1):
tx_slot0 <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and not Net_34_0));

Note:  Expanding virtual equation for 'Net_114' (cost = 0):
Net_114 <= (not clk_shift);

Note:  Expanding virtual equation for 'ham_empty' (cost = 0):
ham_empty <= (not ham_full);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_77_0);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_0\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_0\ <= (not Net_77_0);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= (Net_77_2);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= (Net_77_1);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= (Net_77_0);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 1):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_1\ <= ((Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_209_0);

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_0\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_0\ <= (not Net_209_0);

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_209_1 and Net_209_0));

Note:  Expanding virtual equation for '\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (not Net_209_1);

Note:  Expanding virtual equation for '\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= (not Net_209_0);

Note:  Expanding virtual equation for 'Net_221' (cost = 0):
Net_221 <=  ('1') ;

Note:  Virtual signal ser_en with ( cost: 884 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
ser_en <= ((not Net_34_3 and not Net_34_2 and not Net_34_0 and not ham_full and Net_34_1));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_280_0);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_0\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_0\ <= (not Net_280_0);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= (Net_280_2);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= (Net_280_1);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= (not Net_280_0);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 1):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not Net_280_0 and Net_280_1));

Note:  Expanding virtual equation for 'ser_shift_hi' (cost = 4):
ser_shift_hi <= ((clk_shift and ser_en));

Note:  Expanding virtual equation for 'Net_427' (cost = 0):
Net_427 <=  ('1') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_420_0);

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_0\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_0\ <= (not Net_420_0);

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_404_2 and not Net_420_2)
	OR (Net_404_2 and Net_420_2));

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_404_1 and not Net_420_1)
	OR (Net_404_1 and Net_420_1));

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_404_0 and not Net_420_0)
	OR (Net_404_0 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 8):
\CNT_L:MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not Net_404_1 and not Net_404_0 and not Net_420_1 and not Net_420_0)
	OR (not Net_404_1 and not Net_420_1 and Net_404_0 and Net_420_0)
	OR (not Net_404_0 and not Net_420_0 and Net_404_1 and Net_420_1)
	OR (Net_404_1 and Net_404_0 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for 'Net_457' (cost = 0):
Net_457 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_490' (cost = 0):
Net_490 <=  ('1') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_485_0);

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_0\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_0\ <= (not Net_485_0);

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_4\ <= (Net_485_4);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_3\ <= (not Net_485_3);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_2\ <= (not Net_485_2);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= (Net_485_1);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= (Net_485_0);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_1\ <= ((Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_2\' (cost = 1):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_2\ <= ((not Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_3\' (cost = 1):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_3\ <= ((not Net_485_3 and not Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_0\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_0\ <= (not Net_485_0);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_0\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_1\' (cost = 2):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_1\ <= (not Net_485_0
	OR not Net_485_1);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_1\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_18:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_18:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_18:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_18:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_18:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:trig_rise\' (cost = 0):
\PWM_LED:PWMUDB:trig_rise\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:cmp1\' (cost = 0):
\PWM_LED:PWMUDB:cmp1\ <= (\PWM_LED:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_LED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_0\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_0\ <= (not \PWM_LED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_LED:PWMUDB:dith_count_1\ and \PWM_LED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_853' (cost = 0):
Net_853 <= (not clk_slots);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (rx_slot_cnt_0);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_0\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_0\ <= (not rx_slot_cnt_0);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_3\ <= (not rx_slot_cnt_3);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_2\ <= (rx_slot_cnt_2);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_1\ <= (rx_slot_cnt_1);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_0\ <= (rx_slot_cnt_0);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_1\ <= ((rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_2\' (cost = 1):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_2\ <= ((rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_0\' (cost = 0):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_0\ <= (not rx_slot_cnt_0);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_0\' (cost = 0):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_1\' (cost = 2):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_1\ <= (not rx_slot_cnt_0
	OR not rx_slot_cnt_1);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_1\' (cost = 0):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_923_0);

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:s_0\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:s_0\ <= (not Net_923_0);

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_933' (cost = 0):
Net_933 <=  ('1') ;

Note:  Expanding virtual equation for '\MODULE_22:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_22:g1:a0:gx:u0:xnor_array_2\ <= (not Net_280_2);

Note:  Expanding virtual equation for '\MODULE_22:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_22:g1:a0:gx:u0:xnor_array_1\ <= (not Net_280_1);

Note:  Expanding virtual equation for '\MODULE_22:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_22:g1:a0:gx:u0:xnor_array_0\ <= (not Net_280_0);

Note:  Expanding virtual equation for '\MODULE_22:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_22:g1:a0:gx:u0:eq_1\ <= ((not Net_280_1 and not Net_280_0));

Note:  Expanding virtual equation for '\MODULE_23:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_23:g1:a0:gx:u0:xnor_array_2\ <= (not Net_420_2);

Note:  Expanding virtual equation for '\MODULE_23:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_23:g1:a0:gx:u0:xnor_array_1\ <= (not Net_420_1);

Note:  Expanding virtual equation for '\MODULE_23:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_23:g1:a0:gx:u0:xnor_array_0\ <= (not Net_420_0);

Note:  Expanding virtual equation for '\MODULE_23:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_23:g1:a0:gx:u0:eq_1\ <= ((not Net_420_1 and not Net_420_0));

Note:  Expanding virtual equation for '\MODULE_24:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_24:g1:a0:gx:u0:xnor_array_2\ <= (not Net_77_2);

Note:  Expanding virtual equation for '\MODULE_24:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_24:g1:a0:gx:u0:xnor_array_1\ <= (not Net_77_1);

Note:  Expanding virtual equation for '\MODULE_24:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_24:g1:a0:gx:u0:xnor_array_0\ <= (not Net_77_0);

Note:  Expanding virtual equation for '\MODULE_24:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_24:g1:a0:gx:u0:eq_1\ <= ((not Net_77_1 and not Net_77_0));

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_25:g1:a0:gx:u0:xnor_array_4\ <= (not Net_485_4);

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_25:g1:a0:gx:u0:xnor_array_3\ <= (not Net_485_3);

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_25:g1:a0:gx:u0:xnor_array_2\ <= (not Net_485_2);

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_25:g1:a0:gx:u0:xnor_array_1\ <= (not Net_485_1);

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= (not Net_485_0);

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_25:g1:a0:gx:u0:eq_1\ <= ((not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_25:g1:a0:gx:u0:eq_2\ <= ((not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_25:g1:a0:gx:u0:eq_3\ <= ((not Net_485_3 and not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_25:g1:a0:gx:u0:lt_0\ <= (Net_485_0);

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_25:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:lt_1\' (cost = 2):
\MODULE_25:g1:a0:gx:u0:lt_1\ <= (Net_485_0
	OR Net_485_1);

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_25:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_26:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_827_3 and not rx_slot_cnt_3)
	OR (Net_827_3 and rx_slot_cnt_3));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_26:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_827_2 and not rx_slot_cnt_2)
	OR (Net_827_2 and rx_slot_cnt_2));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_26:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_827_1 and not rx_slot_cnt_1)
	OR (Net_827_1 and rx_slot_cnt_1));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_26:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_827_0 and not rx_slot_cnt_0)
	OR (Net_827_0 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_26:g1:a0:gx:u0:eq_1\ <= ((not Net_827_1 and not Net_827_0 and not rx_slot_cnt_1 and not rx_slot_cnt_0)
	OR (not Net_827_1 and not rx_slot_cnt_1 and Net_827_0 and rx_slot_cnt_0)
	OR (not Net_827_0 and not rx_slot_cnt_0 and Net_827_1 and rx_slot_cnt_1)
	OR (Net_827_1 and Net_827_0 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_26:g1:a0:gx:u0:eq_2\ <= ((not Net_827_2 and not Net_827_1 and not Net_827_0 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0)
	OR (not Net_827_2 and not Net_827_1 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and Net_827_0 and rx_slot_cnt_0)
	OR (not Net_827_2 and not Net_827_0 and not rx_slot_cnt_2 and not rx_slot_cnt_0 and Net_827_1 and rx_slot_cnt_1)
	OR (not Net_827_2 and not rx_slot_cnt_2 and Net_827_1 and Net_827_0 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_1 and not Net_827_0 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_2 and rx_slot_cnt_2)
	OR (not Net_827_1 and not rx_slot_cnt_1 and Net_827_2 and Net_827_0 and rx_slot_cnt_2 and rx_slot_cnt_0)
	OR (not Net_827_0 and not rx_slot_cnt_0 and Net_827_2 and Net_827_1 and rx_slot_cnt_2 and rx_slot_cnt_1)
	OR (Net_827_2 and Net_827_1 and Net_827_0 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_26:g1:a0:gx:u0:lt_0\ <= ((not rx_slot_cnt_0 and Net_827_0));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_26:g1:a0:gx:u0:gt_0\ <= ((not Net_827_0 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_26:g1:a0:gx:u0:lt_1\ <= ((not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_0)
	OR (not rx_slot_cnt_0 and Net_827_1 and Net_827_0)
	OR (not rx_slot_cnt_1 and Net_827_1));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_26:g1:a0:gx:u0:gt_1\ <= ((not Net_827_1 and not Net_827_0 and rx_slot_cnt_0)
	OR (not Net_827_0 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_1 and rx_slot_cnt_1));

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:xnor_array_2\' (cost = 4):
\MODULE_27:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_827_6 and not rx_slot_cnt_2)
	OR (Net_827_6 and rx_slot_cnt_2));

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:xnor_array_1\' (cost = 4):
\MODULE_27:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_827_5 and not rx_slot_cnt_1)
	OR (Net_827_5 and rx_slot_cnt_1));

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_27:g1:a0:gx:u0:lt_0\ <= ((not Net_827_4 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_27:g1:a0:gx:u0:gt_0\ <= ((not rx_slot_cnt_0 and Net_827_4));

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_27:g1:a0:gx:u0:lt_1\ <= ((not Net_827_5 and not Net_827_4 and rx_slot_cnt_0)
	OR (not Net_827_4 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_5 and rx_slot_cnt_1));

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_27:g1:a0:gx:u0:gt_1\ <= ((not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_4)
	OR (not rx_slot_cnt_0 and Net_827_5 and Net_827_4)
	OR (not rx_slot_cnt_1 and Net_827_5));

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_28:g1:a0:gx:u0:xnor_array_2\ <= (not Net_923_2);

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_28:g1:a0:gx:u0:xnor_array_1\ <= (not Net_923_1);

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_28:g1:a0:gx:u0:xnor_array_0\ <= (not Net_923_0);

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_28:g1:a0:gx:u0:eq_1\ <= ((not Net_923_1 and not Net_923_0));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 1):
\CNT_SLOTS:MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not Net_34_3 and not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_34_0 and Net_34_1)
	OR (not Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Virtual signal pay_en with ( cost: 224 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
pay_en <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and not Net_34_0 and not ham_full));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_2\' (cost = 1):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_2\ <= ((Net_77_2 and Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_1\' (cost = 2):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_1\ <= ((not Net_77_0 and Net_77_1)
	OR (not Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_77_2 and Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for 'pay_shift_hi' (cost = 4):
pay_shift_hi <= ((pay_en and clk_shift));

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_1\' (cost = 2):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_1\ <= ((not Net_209_0 and Net_209_1)
	OR (not Net_209_1 and Net_209_0));

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not Net_209_1 and not Net_209_0));

Note:  Expanding virtual equation for '\MODULE_22:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_22:g1:a0:gx:u0:eq_2\ <= ((not Net_280_2 and not Net_280_1 and not Net_280_0));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_2\' (cost = 1):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_2\ <= ((not Net_280_0 and Net_280_2 and Net_280_1));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_280_1 and Net_280_0));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_1\' (cost = 2):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_1\ <= ((not Net_280_0 and Net_280_1)
	OR (not Net_280_1 and Net_280_0));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_280_2 and Net_280_1 and Net_280_0));

Note:  Expanding virtual equation for '\MODULE_23:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_23:g1:a0:gx:u0:eq_2\ <= ((not Net_420_2 and not Net_420_1 and not Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:eq_2\' (cost = 8):
\CNT_L:MODULE_10:g1:a0:gx:u0:eq_2\ <= ((not Net_404_2 and not Net_404_1 and not Net_404_0 and not Net_420_2 and not Net_420_1 and not Net_420_0)
	OR (not Net_404_2 and not Net_404_1 and not Net_420_2 and not Net_420_1 and Net_404_0 and Net_420_0)
	OR (not Net_404_2 and not Net_404_0 and not Net_420_2 and not Net_420_0 and Net_404_1 and Net_420_1)
	OR (not Net_404_2 and not Net_420_2 and Net_404_1 and Net_404_0 and Net_420_1 and Net_420_0)
	OR (not Net_404_1 and not Net_404_0 and not Net_420_1 and not Net_420_0 and Net_404_2 and Net_420_2)
	OR (not Net_404_1 and not Net_420_1 and Net_404_2 and Net_404_0 and Net_420_2 and Net_420_0)
	OR (not Net_404_0 and not Net_420_0 and Net_404_2 and Net_404_1 and Net_420_2 and Net_420_1)
	OR (Net_404_2 and Net_404_1 and Net_404_0 and Net_420_2 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_1\' (cost = 2):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_1\ <= ((not Net_420_0 and Net_420_1)
	OR (not Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_420_2 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\MODULE_24:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_24:g1:a0:gx:u0:eq_2\ <= ((not Net_77_2 and not Net_77_1 and not Net_77_0));

Note:  Expanding virtual equation for '\MODULE_25:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_25:g1:a0:gx:u0:eq_4\ <= ((not Net_485_4 and not Net_485_3 and not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_4\' (cost = 1):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_4\ <= ((not Net_485_3 and not Net_485_2 and Net_485_4 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_1\' (cost = 2):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_1\ <= ((not Net_485_0 and Net_485_1)
	OR (not Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_16:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_15:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_1\' (cost = 2):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:s_1\ <= ((not \PWM_LED:PWMUDB:dith_count_0\ and \PWM_LED:PWMUDB:dith_count_1\)
	OR (not \PWM_LED:PWMUDB:dith_count_1\ and \PWM_LED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:eq_3\' (cost = 16):
\MODULE_26:g1:a0:gx:u0:eq_3\ <= ((not Net_827_3 and not Net_827_2 and not Net_827_1 and not Net_827_0 and not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0)
	OR (not Net_827_3 and not Net_827_2 and not Net_827_1 and not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and Net_827_0 and rx_slot_cnt_0)
	OR (not Net_827_3 and not Net_827_2 and not Net_827_0 and not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_0 and Net_827_1 and rx_slot_cnt_1)
	OR (not Net_827_3 and not Net_827_2 and not rx_slot_cnt_3 and not rx_slot_cnt_2 and Net_827_1 and Net_827_0 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_3 and not Net_827_1 and not Net_827_0 and not rx_slot_cnt_3 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_2 and rx_slot_cnt_2)
	OR (not Net_827_3 and not Net_827_1 and not rx_slot_cnt_3 and not rx_slot_cnt_1 and Net_827_2 and Net_827_0 and rx_slot_cnt_2 and rx_slot_cnt_0)
	OR (not Net_827_3 and not Net_827_0 and not rx_slot_cnt_3 and not rx_slot_cnt_0 and Net_827_2 and Net_827_1 and rx_slot_cnt_2 and rx_slot_cnt_1)
	OR (not Net_827_3 and not rx_slot_cnt_3 and Net_827_2 and Net_827_1 and Net_827_0 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_2 and not Net_827_1 and not Net_827_0 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_3 and rx_slot_cnt_3)
	OR (not Net_827_2 and not Net_827_1 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and Net_827_3 and Net_827_0 and rx_slot_cnt_3 and rx_slot_cnt_0)
	OR (not Net_827_2 and not Net_827_0 and not rx_slot_cnt_2 and not rx_slot_cnt_0 and Net_827_3 and Net_827_1 and rx_slot_cnt_3 and rx_slot_cnt_1)
	OR (not Net_827_2 and not rx_slot_cnt_2 and Net_827_3 and Net_827_1 and Net_827_0 and rx_slot_cnt_3 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_827_1 and not Net_827_0 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_827_3 and Net_827_2 and rx_slot_cnt_3 and rx_slot_cnt_2)
	OR (not Net_827_1 and not rx_slot_cnt_1 and Net_827_3 and Net_827_2 and Net_827_0 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_0)
	OR (not Net_827_0 and not rx_slot_cnt_0 and Net_827_3 and Net_827_2 and Net_827_1 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1)
	OR (Net_827_3 and Net_827_2 and Net_827_1 and Net_827_0 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_3\' (cost = 1):
\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_3\ <= ((not rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_1\' (cost = 2):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_1\ <= ((not rx_slot_cnt_0 and rx_slot_cnt_1)
	OR (not rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_923_1 and Net_923_0));

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:s_1\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:s_1\ <= ((not Net_923_0 and Net_923_1)
	OR (not Net_923_1 and Net_923_0));

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_923_2 and Net_923_1 and Net_923_0));

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_28:g1:a0:gx:u0:eq_2\ <= ((not Net_923_2 and not Net_923_1 and not Net_923_0));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_29' (cost = 80):
Net_29 <= ((not Net_34_3 and not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 12):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_34_1 and Net_34_2)
	OR (not Net_34_0 and Net_34_2)
	OR (not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for 'Net_95' (cost = 63):
Net_95 <= ((Net_77_2 and Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_2\' (cost = 9):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_2\ <= ((not Net_77_1 and Net_77_2)
	OR (not Net_77_0 and Net_77_2)
	OR (not Net_77_2 and Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_238' (cost = 1):
Net_238 <= ((not Net_209_1 and not Net_209_0));

Note:  Expanding virtual equation for 'Net_239' (cost = 1):
Net_239 <= ((not Net_209_1 and not Net_209_0));

Note:  Expanding virtual equation for 'ser_empty' (cost = 1):
ser_empty <= ((not Net_280_2 and not Net_280_1 and not Net_280_0));

Note:  Expanding virtual equation for 'Net_277' (cost = 63):
Net_277 <= ((not Net_280_0 and Net_280_2 and Net_280_1));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_2\' (cost = 9):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_2\ <= ((not Net_280_1 and Net_280_2)
	OR (not Net_280_0 and Net_280_2)
	OR (not Net_280_2 and Net_280_1 and Net_280_0));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_446' (cost = 1):
Net_446 <= ((not Net_420_2 and not Net_420_1 and not Net_420_0));

Note:  Virtual signal Net_386 with ( cost: 120 or cost_inv: 24)  > 90 or with size: 8 > 102 has been made a (soft) node.
Net_386 <= ((not Net_404_2 and not Net_404_1 and not Net_404_0 and not Net_420_2 and not Net_420_1 and not Net_420_0)
	OR (not Net_404_2 and not Net_404_1 and not Net_420_2 and not Net_420_1 and Net_404_0 and Net_420_0)
	OR (not Net_404_2 and not Net_404_0 and not Net_420_2 and not Net_420_0 and Net_404_1 and Net_420_1)
	OR (not Net_404_2 and not Net_420_2 and Net_404_1 and Net_404_0 and Net_420_1 and Net_420_0)
	OR (not Net_404_1 and not Net_404_0 and not Net_420_1 and not Net_420_0 and Net_404_2 and Net_420_2)
	OR (not Net_404_1 and not Net_420_1 and Net_404_2 and Net_404_0 and Net_420_2 and Net_420_0)
	OR (not Net_404_0 and not Net_420_0 and Net_404_2 and Net_404_1 and Net_420_2 and Net_420_1)
	OR (Net_404_2 and Net_404_1 and Net_404_0 and Net_420_2 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_2\' (cost = 3):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_2\ <= ((not Net_420_1 and Net_420_2)
	OR (not Net_420_0 and Net_420_2)
	OR (not Net_420_2 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_456' (cost = 1):
Net_456 <= ((not Net_77_2 and not Net_77_1 and not Net_77_0));

Note:  Expanding virtual equation for 'Net_491' (cost = 1):
Net_491 <= ((not Net_485_4 and not Net_485_3 and not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Virtual signal Net_474 with ( cost: 275 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_474 <= ((not Net_485_3 and not Net_485_2 and Net_485_4 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_2\' (cost = 3):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_2\ <= ((not Net_485_1 and Net_485_2)
	OR (not Net_485_0 and Net_485_2)
	OR (not Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_542 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_542 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_542 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_19:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_542 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_542 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_839' (cost = 80):
Net_839 <= ((not rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_2\' (cost = 12):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_2\ <= ((not rx_slot_cnt_1 and rx_slot_cnt_2)
	OR (not rx_slot_cnt_0 and rx_slot_cnt_2)
	OR (not rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:s_2\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:s_2\ <= ((not Net_923_1 and Net_923_2)
	OR (not Net_923_0 and Net_923_2)
	OR (not Net_923_2 and Net_923_1 and Net_923_0));

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_934' (cost = 1):
Net_934 <= ((not Net_923_2 and not Net_923_1 and not Net_923_0));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 16):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_34_2 and Net_34_3)
	OR (not Net_34_1 and Net_34_3)
	OR (not Net_34_0 and Net_34_3)
	OR (not Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'pay_empty' (cost = 1):
pay_empty <= ((not Net_77_2 and not Net_77_1 and not Net_77_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_500' (cost = 1):
Net_500 <= ((not Net_485_4 and not Net_485_3 and not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_485_3 and Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_3\' (cost = 4):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_3\ <= ((not Net_485_2 and Net_485_3)
	OR (not Net_485_1 and Net_485_3)
	OR (not Net_485_0 and Net_485_3)
	OR (not Net_485_3 and Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_485_4 and Net_485_3 and Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_3\' (cost = 16):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_3\ <= ((not rx_slot_cnt_2 and rx_slot_cnt_3)
	OR (not rx_slot_cnt_1 and rx_slot_cnt_3)
	OR (not rx_slot_cnt_0 and rx_slot_cnt_3)
	OR (not rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_4\' (cost = 5):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_4\ <= ((not Net_485_3 and Net_485_4)
	OR (not Net_485_2 and Net_485_4)
	OR (not Net_485_1 and Net_485_4)
	OR (not Net_485_0 and Net_485_4)
	OR (not Net_485_4 and Net_485_3 and Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 382 signals.
	Turned 4 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing Net_31_3 to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_status_0\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_status_6\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:final_capture\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing clk_rx_slots to Net_28
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_2\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \MODULE_25:g1:a0:gx:u0:gt_2\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_markspace_status\\D\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_parity_error_status\\D\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_addr_match_status\\D\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:runmode_enable\\D\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:final_kill_reg\\D\ to \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[189] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[179]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[199] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[179]
Removing Lhs of wire \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gt_2\[267] = Net_34_2[5]
Removing Rhs of wire Net_31_3[285] = \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[179]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[510] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[520] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[530] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[819] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[829] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[839] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1113] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1123] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1133] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1444] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1454] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1464] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[1739] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[1749] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[1759] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_2\[1839] = Net_485_2[1565]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1950] = \UART:BUART:rx_bitclk\[1998]
Removing Lhs of wire \UART:BUART:rx_status_0\[2049] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_status_6\[2058] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_capture\[2267] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_24\[2480] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_16\[2490] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:b_8\[2500] = Net_31_3[285]
Removing Lhs of wire clk_rx_slots[2672] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\[2851] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\[2861] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\[2871] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_2\[2939] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:Net_188\[3058] = \ADC_SAR:Net_385\[3056]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_24\[3274] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_16\[3284] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_8\[3294] = Net_31_3[285]
Removing Lhs of wire \MODULE_25:g1:a0:gx:u0:gt_2\[3551] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[3813] = \UART:BUART:tx_ctrl_mark_last\[1941]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[3825] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[3826] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[3828] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[3829] = \UART:BUART:rx_markspace_pre\[2062]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[3834] = \UART:BUART:rx_parity_bit\[2068]
Removing Lhs of wire \PWM_LED:PWMUDB:runmode_enable\\D\[3838] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_kill_reg\\D\[3846] = Net_31_3[285]
Removing Lhs of wire Net_923_2D[3880] = Net_923_2[3099]
Removing Lhs of wire Net_923_1D[3881] = Net_923_1[3102]
Removing Lhs of wire Net_923_0D[3882] = Net_923_0[3104]

------------------------------------------------------
Aliased 0 equations, 48 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_19:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_542 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_542 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 SHW_full.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.853ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Wednesday, 01 November 2017 05:12:57
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -d CY8C5888LTI-LP097 SHW_full.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_31_3
    Removed wire end \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_31_3
    Removed wire end \CNT_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_31_3
    Removed wire end \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lti_0\ kept \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \CNT_SLOTS:MODULE_2:g1:a0:gx:u0:gti_0\ kept Net_34_2
    Removed wire end \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_31_3
    Removed wire end \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_31_3
    Removed wire end \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_31_3
    Removed wire end \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_31_3
    Removed wire end \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_31_3
    Removed wire end \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_31_3
    Removed wire end \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_31_3
    Removed wire end \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_31_3
    Removed wire end \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_31_3
    Removed wire end \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_31_3
    Removed wire end \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_31_3
    Removed wire end \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_31_3
    Removed wire end \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_31_3
    Removed wire end \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_31_3
    Removed wire end \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_31_3
    Removed wire end \CNT_INJ:MODULE_12:g1:a0:gx:u0:lti_0\ kept \CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_2\
    Removed wire end \CNT_INJ:MODULE_12:g1:a0:gx:u0:gti_0\ kept Net_485_2
    Removed wire end \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_31_3
    Removed wire end \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_31_3
    Removed wire end \PWM_LED:PWMUDB:MODULE_20:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_31_3
    Removed wire end \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_31_3
    Removed wire end \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_31_3
    Removed wire end \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_31_3
    Removed wire end \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lti_0\ kept \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_2\
    Removed wire end \CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gti_0\ kept Net_31_3
    Removed wire end \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_31_3
    Removed wire end \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_31_3
    Removed wire end \CNT_HEAD:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_31_3
    Removed wire end \MODULE_25:g1:a0:gx:u0:lti_0\ kept \MODULE_25:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_25:g1:a0:gx:u0:gti_0\ kept Net_31_3
    Removed wire end \MODULE_26:g1:a0:gx:u0:lti_0\ kept \MODULE_26:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_26:g1:a0:gx:u0:gti_0\ kept \MODULE_26:g1:a0:gx:u0:gt_2\
    Removed wire end \MODULE_27:g1:a0:gx:u0:lti_0\ kept \MODULE_27:g1:a0:gx:u0:lt_2\
    Removed wire end \MODULE_27:g1:a0:gx:u0:gti_0\ kept \MODULE_27:g1:a0:gx:u0:gt_2\
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED:PWMUDB:runmode_enable\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Warning: mpr.M0021: Control signal "dsrff(clock)" driving signal "rx_slot_cnt_3" is always "high". (App=cydsfit)
    Converted constant MacroCell: rx_slot_cnt_3 from registered to combinatorial
Warning: mpr.M0021: Control signal "dsrff(clock)" driving signal "rx_slot_cnt_2" is always "high". (App=cydsfit)
    Converted constant MacroCell: rx_slot_cnt_2 from registered to combinatorial
Warning: mpr.M0021: Control signal "dsrff(clock)" driving signal "rx_slot_cnt_1" is always "high". (App=cydsfit)
    Converted constant MacroCell: rx_slot_cnt_1 from registered to combinatorial
Warning: mpr.M0021: Control signal "dsrff(clock)" driving signal "rx_slot_cnt_0" is always "high". (App=cydsfit)
    Converted constant MacroCell: rx_slot_cnt_0 from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock DAC_SLOW_BUS_CLK to clock BUS_CLK because it is a pass-through
Assigning clock DAC_FAST_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_theACLK'. Fanout=2, Signal=\ADC_SAR:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'SHIFT_CLK'. Fanout=7, Signal=clk_shift
    Digital Clock 2: Automatic-assigning  clock 'DAC_SLOW_IntClock'. Fanout=2, Signal=\DAC_SLOW:Net_12\
    Digital Clock 3: Automatic-assigning  clock 'DAC_FAST_IntClock'. Fanout=2, Signal=\DAC_FAST:Net_12\
    Digital Clock 4: Automatic-assigning  clock 'SLOT_CLK'. Fanout=4, Signal=clk_slots
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\CREG_INIT_TX:Sync:ctrl_reg\:controlcell'
    Removed unused cell/equation '\CREG_RX_SLOTS2:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_LED:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: pay_shift_lo:macrocell.q
        Effective Clock: pay_shift_lo:macrocell.q
        Enable Signal: True
    Routed Clock: pay_shift_hi:macrocell.q
        Effective Clock: pay_shift_hi:macrocell.q
        Enable Signal: True
    Routed Clock: ser_shift_lo:macrocell.q
        Effective Clock: ser_shift_lo:macrocell.q
        Enable Signal: True
    Routed Clock: ser_shift_hi:macrocell.q
        Effective Clock: ser_shift_hi:macrocell.q
        Enable Signal: True
    Routed Clock: symb_ready:macrocell.q
        Effective Clock: symb_ready:macrocell.q
        Enable Signal: True
    Routed Clock: rx_slot0:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: rx_slot0:macrocell.q
</CYPRESSTAG>
ADD: pft.M0040: information: The following 8 pin(s) will be assigned a location by the fitter: \ADC_SAR:Bypass(0)\, Pin_1(0), Pin_2(0), Pin_3(0), Pin_4(0), Pin_5(0), Rx_1(0), Tx_1(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_923_0, Duplicate of Net_923_2 
    MacroCell: Name=Net_923_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_923_0 (fanout=1)

    Removing Net_923_1, Duplicate of Net_923_2 
    MacroCell: Name=Net_923_1, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_923_1 (fanout=1)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_542 ,
            pad => Rx_1(0)_PAD );

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_537 ,
            pad => Tx_1(0)_PAD );

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pin_input => Net_617 ,
            pad => Pin_1(0)_PAD );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            analog_term => Net_893 ,
            pad => Pin_2(0)_PAD );

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            analog_term => Net_897 ,
            pad => Pin_3(0)_PAD );

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            analog_term => Net_887 ,
            pad => Pin_4(0)_PAD );

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_5(0)__PA ,
            analog_term => Net_891 ,
            pad => Pin_5(0)_PAD );

    Pin : Name = \ADC_SAR:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR:Bypass(0)\__PA ,
            analog_term => \ADC_SAR:Net_210\ ,
            pad => \ADC_SAR:Bypass(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=pay_en, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * !Net_34_1 * !Net_34_0 * !ham_full
        );
        Output = pay_en (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=pay_shift_hi, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              pay_en * clk_shift_local
        );
        Output = pay_shift_hi (fanout=4)

    MacroCell: Name=pay_shift_lo, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              pay_en * pay_en_lo * !clk_shift_local
        );
        Output = pay_shift_lo (fanout=3)

    MacroCell: Name=Net_174, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_146 * !Net_142
        );
        Output = Net_174 (fanout=1)

    MacroCell: Name=dma_ham2ser_trig, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * !Net_34_1 * Net_34_0 * ham_full * 
              !Net_280_2 * !Net_280_1 * !Net_280_0
        );
        Output = dma_ham2ser_trig (fanout=1)

    MacroCell: Name=ser_en, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * Net_34_1 * !Net_34_0 * !ham_full
        );
        Output = ser_en (fanout=14)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=ser_shift_hi, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ser_en * clk_shift_local
        );
        Output = ser_shift_hi (fanout=5)

    MacroCell: Name=ser_shift_lo, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ser_en * ser_en_lo * !clk_shift_local
        );
        Output = ser_shift_lo (fanout=6)

    MacroCell: Name=symb_ready, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_420_2 * !Net_420_1 * !Net_420_0
        );
        Output = symb_ready (fanout=6)

    MacroCell: Name=Net_386, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !Net_404_2 * Net_420_2
            + Net_404_2 * !Net_420_2
            + !Net_404_1 * Net_420_1
            + Net_404_1 * !Net_420_1
            + !Net_404_0 * Net_420_0
            + Net_404_0 * !Net_420_0
        );
        Output = Net_386 (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_447, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_77_2 * !Net_77_1 * !Net_77_0
        );
        Output = Net_447 (fanout=1)

    MacroCell: Name=Net_474, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_485_4 * !Net_485_3 * !Net_485_2 * Net_485_1 * Net_485_0
        );
        Output = Net_474 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_537, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_537 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_542 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=rx_slot0, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_827_3 * !Net_827_2 * !Net_827_1 * !Net_827_0
        );
        Output = rx_slot0 (fanout=9)

    MacroCell: Name=Net_939, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923_2
        );
        Output = Net_939 (fanout=1)

    MacroCell: Name=Net_34_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_slots) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_3 (fanout=6)

    MacroCell: Name=Net_34_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk_slots) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_34_3 * Net_34_1 * Net_34_0
            + Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_2 (fanout=7)

    MacroCell: Name=Net_34_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_slots) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34_0
        );
        Output = Net_34_1 (fanout=7)

    MacroCell: Name=Net_34_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (clk_slots) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_34_0 (fanout=8)

    MacroCell: Name=Net_77_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (pay_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_77_2 * Net_77_1 * Net_77_0
            + Net_77_1 * Net_77_0 * pay_en
        );
        Output = Net_77_2 (fanout=5)

    MacroCell: Name=Net_77_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (pay_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_77_2 * Net_77_1 * Net_77_0
            + Net_77_0 * pay_en
        );
        Output = Net_77_1 (fanout=5)

    MacroCell: Name=Net_77_0, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (pay_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_77_2 * Net_77_1 * Net_77_0
            + pay_en
        );
        Output = Net_77_0 (fanout=5)

    MacroCell: Name=pay_en_lo, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_34_3 * !Net_34_2 * !Net_34_1 * Net_34_0
            + !pay_en * !pay_en_lo
            + !pay_en_lo * !clk_shift_local
        );
        Output = pay_en_lo (fanout=2)

    MacroCell: Name=Net_146, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (pay_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_142
        );
        Output = Net_146 (fanout=1)

    MacroCell: Name=Net_142, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (pay_shift_hi)
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_60 * Net_77_2 * Net_77_1 * Net_77_0
            + Net_57 * Net_77_2 * Net_77_1 * !Net_77_0
            + Net_58 * Net_77_2 * !Net_77_1 * Net_77_0
            + Net_59 * Net_77_2 * !Net_77_1 * !Net_77_0
            + Net_61 * !Net_77_2 * Net_77_1 * Net_77_0
            + Net_62 * !Net_77_2 * Net_77_1 * !Net_77_0
            + Net_63 * !Net_77_2 * !Net_77_1 * Net_77_0
            + Net_64 * !Net_77_2 * !Net_77_1 * !Net_77_0
        );
        Output = Net_142 (fanout=2)

    MacroCell: Name=Net_209_1, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (pay_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              pay_en * Net_209_0
        );
        Output = Net_209_1 (fanout=1)

    MacroCell: Name=Net_209_0, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (pay_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              pay_en
        );
        Output = Net_209_0 (fanout=2)

    MacroCell: Name=ham_full, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_209_1 * !Net_209_0 * !ham_full_res
            + ham_full * !ham_full_res
        );
        Output = ham_full (fanout=4)

    MacroCell: Name=Net_280_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_280_2 * Net_280_1 * !Net_280_0
            + Net_280_1 * Net_280_0 * ser_en
        );
        Output = Net_280_2 (fanout=5)

    MacroCell: Name=Net_280_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_280_2 * Net_280_1 * !Net_280_0
            + Net_280_0 * ser_en
        );
        Output = Net_280_1 (fanout=5)

    MacroCell: Name=Net_280_0, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_280_2 * Net_280_1 * !Net_280_0
            + !ser_en
        );
        Output = Net_280_0 (fanout=5)

    MacroCell: Name=cydff_5, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_258 * Net_280_2 * Net_280_1 * Net_280_0
            + Net_255 * Net_280_2 * Net_280_1 * !Net_280_0
            + Net_256 * Net_280_2 * !Net_280_1 * Net_280_0
            + Net_257 * Net_280_2 * !Net_280_1 * !Net_280_0
            + Net_259 * !Net_280_2 * Net_280_1 * Net_280_0
            + Net_260 * !Net_280_2 * Net_280_1 * !Net_280_0
            + Net_261 * !Net_280_2 * !Net_280_1 * Net_280_0
            + Net_262 * !Net_280_2 * !Net_280_1 * !Net_280_0
        );
        Output = cydff_5 (fanout=2)

    MacroCell: Name=cydff_6, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_5
        );
        Output = cydff_6 (fanout=2)

    MacroCell: Name=cydff_7, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_6
        );
        Output = cydff_7 (fanout=2)

    MacroCell: Name=cydff_8, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_7
        );
        Output = cydff_8 (fanout=2)

    MacroCell: Name=cydff_9, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_8
        );
        Output = cydff_9 (fanout=1)

    MacroCell: Name=ser_en_lo, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_34_3 * !Net_34_2 * Net_34_1 * !Net_34_0
            + !ser_en * !ser_en_lo
            + !ser_en_lo * !clk_shift_local
        );
        Output = ser_en_lo (fanout=2)

    MacroCell: Name=Net_420_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_386 * Net_420_1 * Net_420_0
            + Net_420_2 * Net_386
        );
        Output = Net_420_2 (fanout=3)

    MacroCell: Name=Net_420_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_386 * Net_420_0
            + Net_386 * Net_420_1
        );
        Output = Net_420_1 (fanout=4)

    MacroCell: Name=Net_420_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !ser_en * !Net_386 * Net_420_0
            + ser_en * !Net_386 * !Net_420_0
        );
        Output = Net_420_0 (fanout=5)

    MacroCell: Name=cy_srff_4, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_4 * !symb_inj_done
            + !symb_inj_done * !Net_485_4 * !Net_485_3 * !Net_485_2 * 
              !Net_485_1 * !Net_485_0
        );
        Output = cy_srff_4 (fanout=3)

    MacroCell: Name=Net_485_4, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_474 * Net_485_3 * Net_485_2 * Net_485_1 * 
              Net_485_0
            + Net_485_4 * Net_474
        );
        Output = Net_485_4 (fanout=3)

    MacroCell: Name=Net_485_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_474 * Net_485_2 * Net_485_1 * Net_485_0
            + Net_474 * Net_485_3
        );
        Output = Net_485_3 (fanout=4)

    MacroCell: Name=Net_485_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_474 * Net_485_1 * Net_485_0
            + Net_474 * Net_485_2
        );
        Output = Net_485_2 (fanout=5)

    MacroCell: Name=Net_485_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_474 * Net_485_0
            + Net_474 * Net_485_1
        );
        Output = Net_485_1 (fanout=6)

    MacroCell: Name=Net_485_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !ser_en * !Net_474 * Net_485_0
            + ser_en * !Net_474 * !Net_485_0
        );
        Output = Net_485_0 (fanout=7)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_542
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_542 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_542 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_542
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_542 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_542 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_542
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_542
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_LED:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LED:PWMUDB:cmp1_less\
        );
        Output = \PWM_LED:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_LED:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LED:PWMUDB:prevCompare1\ * \PWM_LED:PWMUDB:cmp1_less\
        );
        Output = \PWM_LED:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_617, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_617 (fanout=1)

    MacroCell: Name=symb_inj_done, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cy_srff_4 * symb_inj_done
            + !cy_srff_4 * Net_570
        );
        Output = symb_inj_done (fanout=2)

    MacroCell: Name=h3, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              h2
        );
        Output = h3 (fanout=1)

    MacroCell: Name=h2, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              h1
        );
        Output = h2 (fanout=2)

    MacroCell: Name=h1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              h0
        );
        Output = h1 (fanout=2)

    MacroCell: Name=h0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_758
        );
        Output = h0 (fanout=2)

    MacroCell: Name=Net_758, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_759
        );
        Output = Net_758 (fanout=1)

    MacroCell: Name=Net_759, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_760
        );
        Output = Net_759 (fanout=1)

    MacroCell: Name=Net_760, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_761
        );
        Output = Net_760 (fanout=1)

    MacroCell: Name=Net_761, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_901 * Net_902
        );
        Output = Net_761 (fanout=1)

    MacroCell: Name=Net_923_2, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_923_2 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_LED:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_LED:PWMUDB:tc_i\ ,
            cl0_comb => \PWM_LED:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_LED:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_LED:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\SREG_HAM_OUT:sts:sts_reg\
        PORT MAP (
            status_1 => Net_174 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SREG_SYMB:sts:sts_reg\
        PORT MAP (
            status_4 => cydff_9 ,
            status_3 => cydff_8 ,
            status_2 => cydff_7 ,
            status_1 => cydff_6 ,
            status_0 => cydff_5 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\SREG_HEAD:sts:sts_reg\
        PORT MAP (
            status_3 => h3 ,
            status_2 => h2 ,
            status_1 => h1 ,
            status_0 => h0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_LED:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_LED:PWMUDB:status_3\ ,
            status_0 => \PWM_LED:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CREG_PAY:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_64 ,
            control_6 => Net_63 ,
            control_5 => Net_62 ,
            control_4 => Net_61 ,
            control_3 => Net_59 ,
            control_2 => Net_58 ,
            control_1 => Net_57 ,
            control_0 => Net_60 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CREG_SER:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_262 ,
            control_6 => Net_261 ,
            control_5 => Net_260 ,
            control_4 => Net_259 ,
            control_3 => Net_257 ,
            control_2 => Net_256 ,
            control_1 => Net_255 ,
            control_0 => Net_258 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CREG_L:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CREG_L:control_7\ ,
            control_6 => \CREG_L:control_6\ ,
            control_5 => \CREG_L:control_5\ ,
            control_4 => \CREG_L:control_4\ ,
            control_3 => \CREG_L:control_3\ ,
            control_2 => Net_404_2 ,
            control_1 => Net_404_1 ,
            control_0 => Net_404_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CREG_INJ_DONE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CREG_INJ_DONE:control_7\ ,
            control_6 => \CREG_INJ_DONE:control_6\ ,
            control_5 => \CREG_INJ_DONE:control_5\ ,
            control_4 => \CREG_INJ_DONE:control_4\ ,
            control_3 => \CREG_INJ_DONE:control_3\ ,
            control_2 => \CREG_INJ_DONE:control_2\ ,
            control_1 => \CREG_INJ_DONE:control_1\ ,
            control_0 => Net_570 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CREG_RX_SLOTS1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CREG_RX_SLOTS1:control_7\ ,
            control_6 => Net_827_6 ,
            control_5 => Net_827_5 ,
            control_4 => Net_827_4 ,
            control_3 => Net_827_3 ,
            control_2 => Net_827_2 ,
            control_1 => Net_827_1 ,
            control_0 => Net_827_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_HAM2SER
        PORT MAP (
            dmareq => dma_ham2ser_trig ,
            termin => Net_31_3 ,
            termout => ham_full_res );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_PAY
        PORT MAP (
            dmareq => Net_447 ,
            termin => Net_31_3 ,
            termout => pay_loaded );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\DAC_SLOW:DMA\
        PORT MAP (
            dmareq => \DAC_SLOW:Net_12_local\ ,
            termin => Net_31_3 ,
            termout => \DAC_SLOW:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =\DAC_FAST:DMA\
        PORT MAP (
            dmareq => \DAC_FAST:Net_12_local\ ,
            termin => Net_31_3 ,
            termout => \DAC_FAST:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }

    drqcell: Name =DMA_AVG
        PORT MAP (
            dmareq => Net_914 ,
            termin => Net_31_3 ,
            termout => Net_917 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_SYMB
        PORT MAP (
            interrupt => symb_ready );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ISR_INJ_CHECK
        PORT MAP (
            interrupt => cy_srff_4 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_914 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_HEADER_READ
        PORT MAP (
            interrupt => Net_939 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   11 :   37 :   48 : 22.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    5 :   19 :   24 : 20.83 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   82 :  110 :  192 : 42.71 %
  Unique P-terms              :  134 :  250 :  384 : 34.90 %
  Total P-terms               :  149 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    2 :    2 :    4 : 50.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    2 :    2 :    4 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.125ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\codegentemp\SHW_full.rpt (Tech mapping)

Tech Mapping phase: Elapsed time ==> 0s.194ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(3)][IoId=(4)] : Pin_2(0)
IO_6@[IOP=(1)][IoId=(6)] : Pin_3(0)
IO_0@[IOP=(0)][IoId=(0)] : Pin_4(0)
IO_3@[IOP=(15)][IoId=(3)] : Pin_5(0)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \ADC_SAR:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR:vRef_Vdda_1\
Comparator[3]@[FFB(Comparator,3)] : \COMP_FAST:ctComp\
Comparator[2]@[FFB(Comparator,2)] : \COMP_SLOW:ctComp\
VIDAC[3]@[FFB(VIDAC,3)] : \DAC_FAST:VDAC8:viDAC8\
VIDAC[2]@[FFB(VIDAC,2)] : \DAC_SLOW:VDAC8:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 62% done. (App=cydsfit)
Analog Placement Results:
IO_5@[IOP=(3)][IoId=(5)] : Pin_2(0)
IO_7@[IOP=(1)][IoId=(7)] : Pin_3(0)
IO_2@[IOP=(2)][IoId=(2)] : Pin_4(0)
IO_1@[IOP=(0)][IoId=(1)] : Pin_5(0)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR:ADC_SAR\ (SAR-ExtVref)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR:vRef_Vdda_1\
Comparator[2]@[FFB(Comparator,2)] : \COMP_FAST:ctComp\
Comparator[0]@[FFB(Comparator,0)] : \COMP_SLOW:ctComp\
VIDAC[1]@[FFB(VIDAC,1)] : \DAC_FAST:VDAC8:viDAC8\
VIDAC[3]@[FFB(VIDAC,3)] : \DAC_SLOW:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.919ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_893 {
    vidac_3_vout
    agr5_x_vidac_3_vout
    agr5
    agr5_x_p15_1
    p15_1
  }
  Net: Net_897 {
    vidac_1_vout
    agr1_x_vidac_1_vout
    agr1
    agr1_x_p1_5
    p1_5
  }
  Net: Net_887 {
    comp_0_vminus
    agl4_x_comp_0_vminus
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: Net_891 {
    comp_2_vminus
    agl7_x_comp_2_vminus
    agl7
    agl7_x_p0_3
    p0_3
  }
  Net: adc_in {
    comp_0_vplus
    agl5_x_comp_0_vplus
    agl5
    agl5_x_comp_2_vplus
    comp_2_vplus
    agl5_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \ADC_SAR:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: \DAC_FAST:VDAC8:Net_77\ {
  }
  Net: \DAC_SLOW:VDAC8:Net_77\ {
  }
}
Map of item to net {
  vidac_3_vout                                     -> Net_893
  agr5_x_vidac_3_vout                              -> Net_893
  agr5                                             -> Net_893
  agr5_x_p15_1                                     -> Net_893
  p15_1                                            -> Net_893
  vidac_1_vout                                     -> Net_897
  agr1_x_vidac_1_vout                              -> Net_897
  agr1                                             -> Net_897
  agr1_x_p1_5                                      -> Net_897
  p1_5                                             -> Net_897
  comp_0_vminus                                    -> Net_887
  agl4_x_comp_0_vminus                             -> Net_887
  agl4                                             -> Net_887
  agl4_x_p0_0                                      -> Net_887
  p0_0                                             -> Net_887
  comp_2_vminus                                    -> Net_891
  agl7_x_comp_2_vminus                             -> Net_891
  agl7                                             -> Net_891
  agl7_x_p0_3                                      -> Net_891
  p0_3                                             -> Net_891
  comp_0_vplus                                     -> adc_in
  agl5_x_comp_0_vplus                              -> adc_in
  agl5                                             -> adc_in
  agl5_x_comp_2_vplus                              -> adc_in
  comp_2_vplus                                     -> adc_in
  agl5_x_sar_0_vplus                               -> adc_in
  sar_0_vplus                                      -> adc_in
  sar_0_vrefhi                                     -> \ADC_SAR:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR:Net_126\
  sar_0_vminus                                     -> \ADC_SAR:Net_126\
  p0_4                                             -> \ADC_SAR:Net_210\
  p0_4_exvref                                      -> \ADC_SAR:Net_210\
  common_sar_vref_vdda/2                           -> \ADC_SAR:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR:Net_235\
  sar_0_vref                                       -> \ADC_SAR:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.231ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.50
                   Pterms :            5.07
               Macrocells :            2.93
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :      11.36 :       5.86
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_939, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_923_2
        );
        Output = Net_939 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_923_2, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_923_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=rx_slot0, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_827_3 * !Net_827_2 * !Net_827_1 * !Net_827_0
        );
        Output = rx_slot0 (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

controlcell: Name =\CREG_RX_SLOTS1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CREG_RX_SLOTS1:control_7\ ,
        control_6 => Net_827_6 ,
        control_5 => Net_827_5 ,
        control_4 => Net_827_4 ,
        control_3 => Net_827_3 ,
        control_2 => Net_827_2 ,
        control_1 => Net_827_1 ,
        control_0 => Net_827_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=cydff_5, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_258 * Net_280_2 * Net_280_1 * Net_280_0
            + Net_255 * Net_280_2 * Net_280_1 * !Net_280_0
            + Net_256 * Net_280_2 * !Net_280_1 * Net_280_0
            + Net_257 * Net_280_2 * !Net_280_1 * !Net_280_0
            + Net_259 * !Net_280_2 * Net_280_1 * Net_280_0
            + Net_260 * !Net_280_2 * Net_280_1 * !Net_280_0
            + Net_261 * !Net_280_2 * !Net_280_1 * Net_280_0
            + Net_262 * !Net_280_2 * !Net_280_1 * !Net_280_0
        );
        Output = cydff_5 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=h1, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              h0
        );
        Output = h1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=h3, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              h2
        );
        Output = h3 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=h2, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              h1
        );
        Output = h2 (fanout=2)
        Properties               : 
        {
        }
}

statuscell: Name =\SREG_HEAD:sts:sts_reg\
    PORT MAP (
        status_3 => h3 ,
        status_2 => h2 ,
        status_1 => h1 ,
        status_0 => h0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\CREG_SER:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_262 ,
        control_6 => Net_261 ,
        control_5 => Net_260 ,
        control_4 => Net_259 ,
        control_3 => Net_257 ,
        control_2 => Net_256 ,
        control_1 => Net_255 ,
        control_0 => Net_258 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=h0, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_758
        );
        Output = h0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_758, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_759
        );
        Output = Net_758 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_760, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_761
        );
        Output = Net_760 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_759, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_760
        );
        Output = Net_759 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_386, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !Net_404_2 * Net_420_2
            + Net_404_2 * !Net_420_2
            + !Net_404_1 * Net_420_1
            + Net_404_1 * !Net_420_1
            + !Net_404_0 * Net_420_0
            + Net_404_0 * !Net_420_0
        );
        Output = Net_386 (fanout=3)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=symb_ready, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_420_2 * !Net_420_1 * !Net_420_0
        );
        Output = symb_ready (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_447, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_77_2 * !Net_77_1 * !Net_77_0
        );
        Output = Net_447 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_77_0, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (pay_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_77_2 * Net_77_1 * Net_77_0
            + pay_en
        );
        Output = Net_77_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_77_2, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (pay_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_77_2 * Net_77_1 * Net_77_0
            + Net_77_1 * Net_77_0 * pay_en
        );
        Output = Net_77_2 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_77_1, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (pay_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_77_2 * Net_77_1 * Net_77_0
            + Net_77_0 * pay_en
        );
        Output = Net_77_1 (fanout=5)
        Properties               : 
        {
        }
}

controlcell: Name =\CREG_L:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CREG_L:control_7\ ,
        control_6 => \CREG_L:control_6\ ,
        control_5 => \CREG_L:control_5\ ,
        control_4 => \CREG_L:control_4\ ,
        control_3 => \CREG_L:control_3\ ,
        control_2 => Net_404_2 ,
        control_1 => Net_404_1 ,
        control_0 => Net_404_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_142, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (pay_shift_hi)
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_60 * Net_77_2 * Net_77_1 * Net_77_0
            + Net_57 * Net_77_2 * Net_77_1 * !Net_77_0
            + Net_58 * Net_77_2 * !Net_77_1 * Net_77_0
            + Net_59 * Net_77_2 * !Net_77_1 * !Net_77_0
            + Net_61 * !Net_77_2 * Net_77_1 * Net_77_0
            + Net_62 * !Net_77_2 * Net_77_1 * !Net_77_0
            + Net_63 * !Net_77_2 * !Net_77_1 * Net_77_0
            + Net_64 * !Net_77_2 * !Net_77_1 * !Net_77_0
        );
        Output = Net_142 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_LED:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LED:PWMUDB:prevCompare1\ * \PWM_LED:PWMUDB:cmp1_less\
        );
        Output = \PWM_LED:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_537, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_537 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_LED:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LED:PWMUDB:cmp1_less\
        );
        Output = \PWM_LED:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\CREG_PAY:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_64 ,
        control_6 => Net_63 ,
        control_5 => Net_62 ,
        control_4 => Net_61 ,
        control_3 => Net_59 ,
        control_2 => Net_58 ,
        control_1 => Net_57 ,
        control_0 => Net_60 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=ser_en_lo, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_34_3 * !Net_34_2 * Net_34_1 * !Net_34_0
            + !ser_en * !ser_en_lo
            + !ser_en_lo * !clk_shift_local
        );
        Output = ser_en_lo (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=pay_en_lo, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_34_3 * !Net_34_2 * !Net_34_1 * Net_34_0
            + !pay_en * !pay_en_lo
            + !pay_en_lo * !clk_shift_local
        );
        Output = pay_en_lo (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=ser_shift_lo, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ser_en * ser_en_lo * !clk_shift_local
        );
        Output = ser_shift_lo (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=pay_shift_lo, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              pay_en * pay_en_lo * !clk_shift_local
        );
        Output = pay_shift_lo (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_420_2, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_386 * Net_420_1 * Net_420_0
            + Net_420_2 * Net_386
        );
        Output = Net_420_2 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_420_1, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_386 * Net_420_0
            + Net_386 * Net_420_1
        );
        Output = Net_420_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_420_0, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !ser_en * !Net_386 * Net_420_0
            + ser_en * !Net_386 * !Net_420_0
        );
        Output = Net_420_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_280_0, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              Net_280_2 * Net_280_1 * !Net_280_0
            + !ser_en
        );
        Output = Net_280_0 (fanout=5)
        Properties               : 
        {
        }
}

statusicell: Name =\PWM_LED:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_LED:PWMUDB:status_3\ ,
        status_0 => \PWM_LED:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=7, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_485_4, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_474 * Net_485_3 * Net_485_2 * Net_485_1 * 
              Net_485_0
            + Net_485_4 * Net_474
        );
        Output = Net_485_4 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_474, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_485_4 * !Net_485_3 * !Net_485_2 * Net_485_1 * Net_485_0
        );
        Output = Net_474 (fanout=5)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]:     MacroCell: Name=Net_485_3, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_474 * Net_485_2 * Net_485_1 * Net_485_0
            + Net_474 * Net_485_3
        );
        Output = Net_485_3 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_485_2, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_474 * Net_485_1 * Net_485_0
            + Net_474 * Net_485_2
        );
        Output = Net_485_2 (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_485_1, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              ser_en * !Net_474 * Net_485_0
            + Net_474 * Net_485_1
        );
        Output = Net_485_1 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_485_0, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (symb_ready)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !ser_en * !Net_474 * Net_485_0
            + ser_en * !Net_474 * !Net_485_0
        );
        Output = Net_485_0 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=ser_shift_hi, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              ser_en * clk_shift_local
        );
        Output = ser_shift_hi (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=pay_shift_hi, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              pay_en * clk_shift_local
        );
        Output = pay_shift_hi (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_761, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(rx_slot0)
        Main Equation            : 1 pterm
        (
              Net_901 * Net_902
        );
        Output = Net_761 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=2, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_542 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_542
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_542 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_542
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_542 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_542 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_LED:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_LED:PWMUDB:tc_i\ ,
        cl0_comb => \PWM_LED:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_LED:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_LED:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=cydff_7, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_6
        );
        Output = cydff_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_8, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_7
        );
        Output = cydff_8 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cydff_9, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_8
        );
        Output = cydff_9 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_6, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ser_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              cydff_5
        );
        Output = cydff_6 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_542
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_542 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_542
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statuscell: Name =\SREG_SYMB:sts:sts_reg\
    PORT MAP (
        status_4 => cydff_9 ,
        status_3 => cydff_8 ,
        status_2 => cydff_7 ,
        status_1 => cydff_6 ,
        status_0 => cydff_5 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_280_2, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_280_2 * Net_280_1 * !Net_280_0
            + Net_280_1 * Net_280_0 * ser_en
        );
        Output = Net_280_2 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_280_1, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ser_shift_lo)
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_280_2 * Net_280_1 * !Net_280_0
            + Net_280_0 * ser_en
        );
        Output = Net_280_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_34_2, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk_slots) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_34_3 * Net_34_1 * Net_34_0
            + Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_2 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=ser_en, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * Net_34_1 * !Net_34_0 * !ham_full
        );
        Output = ser_en (fanout=14)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=pay_en, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * !Net_34_1 * !Net_34_0 * !ham_full
        );
        Output = pay_en (fanout=8)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=dma_ham2ser_trig, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * !Net_34_1 * Net_34_0 * ham_full * 
              !Net_280_2 * !Net_280_1 * !Net_280_0
        );
        Output = dma_ham2ser_trig (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_34_0, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (clk_slots) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_34_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_34_3, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_slots) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_3 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_34_1, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_slots) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_34_0
        );
        Output = Net_34_1 (fanout=7)
        Properties               : 
        {
        }
}

controlcell: Name =\CREG_INJ_DONE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CREG_INJ_DONE:control_7\ ,
        control_6 => \CREG_INJ_DONE:control_6\ ,
        control_5 => \CREG_INJ_DONE:control_5\ ,
        control_4 => \CREG_INJ_DONE:control_4\ ,
        control_3 => \CREG_INJ_DONE:control_3\ ,
        control_2 => \CREG_INJ_DONE:control_2\ ,
        control_1 => \CREG_INJ_DONE:control_1\ ,
        control_0 => Net_570 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_4, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_4 * !symb_inj_done
            + !symb_inj_done * !Net_485_4 * !Net_485_3 * !Net_485_2 * 
              !Net_485_1 * !Net_485_0
        );
        Output = cy_srff_4 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=symb_inj_done, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cy_srff_4 * symb_inj_done
            + !cy_srff_4 * Net_570
        );
        Output = symb_inj_done (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=ham_full, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_209_1 * !Net_209_0 * !ham_full_res
            + ham_full * !ham_full_res
        );
        Output = ham_full (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_617, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = Net_617 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_209_1, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (pay_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              pay_en * Net_209_0
        );
        Output = Net_209_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_209_0, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (pay_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              pay_en
        );
        Output = Net_209_0 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_146, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (pay_shift_hi)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_142
        );
        Output = Net_146 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_174, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_146 * !Net_142
        );
        Output = Net_174 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\SREG_HAM_OUT:sts:sts_reg\
    PORT MAP (
        status_1 => Net_174 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_HEADER_READ
        PORT MAP (
            interrupt => Net_939 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_INJ_CHECK
        PORT MAP (
            interrupt => cy_srff_4 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =ISR_SYMB
        PORT MAP (
            interrupt => symb_ready );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ADC_SAR:IRQ\
        PORT MAP (
            interrupt => Net_914 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_AVG
        PORT MAP (
            dmareq => Net_914 ,
            termin => Net_31_3 ,
            termout => Net_917 );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =DMA_HAM2SER
        PORT MAP (
            dmareq => dma_ham2ser_trig ,
            termin => Net_31_3 ,
            termout => ham_full_res );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =DMA_PAY
        PORT MAP (
            dmareq => Net_447 ,
            termin => Net_31_3 ,
            termout => pay_loaded );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(3)] 
    drqcell: Name =\DAC_FAST:DMA\
        PORT MAP (
            dmareq => \DAC_FAST:Net_12_local\ ,
            termin => Net_31_3 ,
            termout => \DAC_FAST:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(4)] 
    drqcell: Name =\DAC_SLOW:DMA\
        PORT MAP (
            dmareq => \DAC_SLOW:Net_12_local\ ,
            termin => Net_31_3 ,
            termout => \DAC_SLOW:Net_19\ );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        analog_term => Net_887 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pin_input => Net_617 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_5(0)__PA ,
        analog_term => Net_891 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR:Bypass(0)\__PA ,
        analog_term => \ADC_SAR:Net_210\ ,
        pad => \ADC_SAR:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        analog_term => Net_897 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=3]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_537 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_542 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        analog_term => Net_893 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => \ADC_SAR:Net_385\ ,
            aclk_0 => \ADC_SAR:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR:Net_381_local\ ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ ,
            dclk_glb_1 => clk_shift ,
            dclk_1 => clk_shift_local ,
            dclk_glb_2 => \DAC_SLOW:Net_12\ ,
            dclk_2 => \DAC_SLOW:Net_12_local\ ,
            dclk_glb_3 => \DAC_FAST:Net_12\ ,
            dclk_3 => \DAC_FAST:Net_12_local\ ,
            dclk_glb_4 => clk_slots ,
            dclk_4 => clk_slots_local );
        Properties:
        {
        }
Comparator group 0: 
    Comparator Block @ F(Comparator,0): 
    comparatorcell: Name =\COMP_SLOW:ctComp\
        PORT MAP (
            vplus => adc_in ,
            vminus => Net_887 ,
            out => Net_901 );
        Properties:
        {
            cy_registers = ""
        }
    Comparator Block @ F(Comparator,2): 
    comparatorcell: Name =\COMP_FAST:ctComp\
        PORT MAP (
            vplus => adc_in ,
            vminus => Net_891 ,
            out => Net_902 );
        Properties:
        {
            cy_registers = ""
        }
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,1): 
    vidaccell: Name =\DAC_FAST:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \DAC_FAST:Net_12_local\ ,
            vout => Net_897 ,
            iout => \DAC_FAST:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\DAC_SLOW:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => \DAC_SLOW:Net_12_local\ ,
            vout => Net_893 ,
            iout => \DAC_SLOW:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR:ADC_SAR\
        PORT MAP (
            vplus => adc_in ,
            vminus => \ADC_SAR:Net_126\ ,
            ext_pin => \ADC_SAR:Net_210\ ,
            vrefhi_out => \ADC_SAR:Net_126\ ,
            vref => \ADC_SAR:Net_235\ ,
            clock => \ADC_SAR:Net_385\ ,
            pump_clock => \ADC_SAR:Net_385\ ,
            sof_udb => clk_shift_local ,
            irq => \ADC_SAR:Net_252\ ,
            next => Net_911 ,
            data_out_udb_11 => \ADC_SAR:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR:Net_207_0\ ,
            eof_udb => Net_914 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+--------------------------
   0 |   0 |       |      NONE |      HI_Z_ANALOG |            Pin_4(0) | Analog(Net_887)
     |   2 |       |      NONE |         CMOS_OUT |            Pin_1(0) | In(Net_617)
     |   3 |       |      NONE |      HI_Z_ANALOG |            Pin_5(0) | Analog(Net_891)
     |   4 |       |      NONE |      HI_Z_ANALOG | \ADC_SAR:Bypass(0)\ | Analog(\ADC_SAR:Net_210\)
-----+-----+-------+-----------+------------------+---------------------+--------------------------
   1 |   5 |       |      NONE |      HI_Z_ANALOG |            Pin_3(0) | Analog(Net_897)
-----+-----+-------+-----------+------------------+---------------------+--------------------------
  12 |   3 |       |      NONE |         CMOS_OUT |             Tx_1(0) | In(Net_537)
-----+-----+-------+-----------+------------------+---------------------+--------------------------
  15 |   0 |       |      NONE |     HI_Z_DIGITAL |             Rx_1(0) | FB(Net_542)
     |   1 |       |      NONE |      HI_Z_ANALOG |            Pin_2(0) | Analog(Net_893)
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.058ms
Digital Placement phase: Elapsed time ==> 3s.284ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SHW_full_r.vh2" --pcf-path "SHW_full.pco" --des-name "SHW_full" --dsf-path "SHW_full.dsf" --sdc-path "SHW_full.sdc" --lib-path "SHW_full_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.552ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.232ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "SHIFT_CLK(routed)". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "Net_420_2/q". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "Net_420_1/q". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "Net_420_0/q". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "SLOT_CLK" to "Net_420_2/q". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "SLOT_CLK" to "Net_420_1/q". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "SLOT_CLK" to "Net_420_0/q". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "SLOT_CLK" to "SHIFT_CLK(routed)". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "SHIFT_CLK(routed)" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "Net_420_2/q" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "Net_420_1/q" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Warning: sta.M0021: SHW_full_timing.html: Warning-1350: Asynchronous path(s) exist from "Net_420_0/q" to "CyBUS_CLK". See the timing report for details. (File=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full_timing.html)
Timing report is in SHW_full_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.748ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.263ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.532ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.532ms
API generation phase: Elapsed time ==> 2s.157ms
Dependency generation phase: Elapsed time ==> 0s.015ms
Cleanup phase: Elapsed time ==> 0s.000ms
