

================================================================
== Vitis HLS Report for 'fft_stage_0_018'
================================================================
* Date:           Thu Oct 13 07:49:18 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|       27|  20.000 ns|  0.135 us|    4|   27|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_fu_66  |fft_stage_0_018_Pipeline_VITIS_LOOP_40_1  |        2|       10|  10.000 ns|  50.000 ns|    2|   10|       no|
        |grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75           |fft_stage_0_018_Pipeline_SKIP_X           |        2|       25|  10.000 ns|   0.125 us|    2|   25|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      15|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    20|    1521|    1084|    -|
|Memory           |        -|     -|      32|      96|    -|
|Multiplexer      |        -|     -|       -|     212|    -|
|Register         |        -|     -|      87|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|    1640|    1407|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75           |fft_stage_0_018_Pipeline_SKIP_X           |        0|  20|  1499|  1015|    0|
    |grp_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_fu_66  |fft_stage_0_018_Pipeline_VITIS_LOOP_40_1  |        0|   0|    22|    69|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                               |                                          |        0|  20|  1521|  1084|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w_M_imag29_U  |fft_stage_0_018_w_M_imag29  |        0|  16|  48|    0|   192|   16|     1|         3072|
    |w_M_real40_U  |fft_stage_0_018_w_M_real40  |        0|  16|  48|    0|   192|   16|     1|         3072|
    +--------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                            |        0|  32|  96|    0|   384|   32|     2|         6144|
    +--------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state3_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_fu_98_p2             |      icmp|   0|  0|  11|           8|           1|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  15|          10|           3|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |IN_r_address0   |  14|          3|    6|         18|
    |IN_r_address1   |  14|          3|    6|         18|
    |IN_r_ce0        |  14|          3|    1|          3|
    |IN_r_ce1        |  14|          3|    1|          3|
    |OUT_r_address0  |  14|          3|    6|         18|
    |OUT_r_address1  |  14|          3|    6|         18|
    |OUT_r_ce0       |  14|          3|    1|          3|
    |OUT_r_ce1       |  14|          3|    1|          3|
    |OUT_r_d0        |  14|          3|   32|         96|
    |OUT_r_d1        |  14|          3|   32|         96|
    |OUT_r_we0       |  14|          3|    1|          3|
    |OUT_r_we1       |  14|          3|    1|          3|
    |ap_NS_fsm       |  26|          5|    1|          5|
    |ap_done         |   9|          2|    1|          2|
    |ap_return       |   9|          2|   32|         64|
    +----------------+----+-----------+-----+-----------+
    |Total           | 212|         45|  128|        353|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   4|   0|    4|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |ap_return_preg                                                   |  32|   0|   32|          0|
    |empty_reg_128                                                    |   8|   0|    8|          0|
    |grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75_ap_start_reg           |   1|   0|    1|          0|
    |grp_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_fu_66_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1069_reg_124                                              |   1|   0|    1|          0|
    |trunc_ln5_reg_133                                                |   7|   0|    7|          0|
    |w_M_imag29_load_reg_143                                          |  16|   0|   16|          0|
    |w_M_real40_load_reg_138                                          |  16|   0|   16|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  87|   0|   87|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stage.0.018|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stage.0.018|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stage.0.018|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stage.0.018|  return value|
|ap_continue     |   in|    1|  ap_ctrl_hs|  fft_stage.0.018|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stage.0.018|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stage.0.018|  return value|
|ap_return       |  out|   32|  ap_ctrl_hs|  fft_stage.0.018|  return value|
|IN_r_address0   |  out|    6|   ap_memory|             IN_r|         array|
|IN_r_ce0        |  out|    1|   ap_memory|             IN_r|         array|
|IN_r_q0         |   in|   32|   ap_memory|             IN_r|         array|
|IN_r_address1   |  out|    6|   ap_memory|             IN_r|         array|
|IN_r_ce1        |  out|    1|   ap_memory|             IN_r|         array|
|IN_r_q1         |   in|   32|   ap_memory|             IN_r|         array|
|OUT_r_address0  |  out|    6|   ap_memory|            OUT_r|         array|
|OUT_r_ce0       |  out|    1|   ap_memory|            OUT_r|         array|
|OUT_r_we0       |  out|    1|   ap_memory|            OUT_r|         array|
|OUT_r_d0        |  out|   32|   ap_memory|            OUT_r|         array|
|OUT_r_address1  |  out|    6|   ap_memory|            OUT_r|         array|
|OUT_r_ce1       |  out|    1|   ap_memory|            OUT_r|         array|
|OUT_r_we1       |  out|    1|   ap_memory|            OUT_r|         array|
|OUT_r_d1        |  out|   32|   ap_memory|            OUT_r|         array|
|p_read          |   in|   32|     ap_none|           p_read|        scalar|
+----------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:119]   --->   Operation 17 'specmemcore' 'specmemcore_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_real40, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:167]   --->   Operation 18 'specmemcore' 'specmemcore_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln119 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:119]   --->   Operation 31 'specmemcore' 'specmemcore_ln119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln167 = specmemcore void @_ssdm_op_SpecMemCore, i16 %w_M_imag29, i64 666, i64 39, i64 18446744073709551615" [src/main.cpp:167]   --->   Operation 32 'specmemcore' 'specmemcore_ln167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %IN_r, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @w_M_imag, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, void @w_M_real, i64 666, i64 39, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_read_13 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 37 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_read_13, i32 8, i32 15"   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.85ns)   --->   "%icmp_ln1069 = icmp_eq  i8 %trunc_ln, i8 0"   --->   Operation 39 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read_13"   --->   Operation 40 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln1069, void %.lr.ph, void %.lr.ph36" [src/main.cpp:13]   --->   Operation 41 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.79ns)   --->   "%w_M_real40_load = load i16 0" [src/main.cpp:22]   --->   Operation 42 'load' 'w_M_real40_load' <Predicate = (!icmp_ln1069)> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_1 : Operation 43 [2/2] (0.79ns)   --->   "%w_M_imag29_load = load i16 0" [src/main.cpp:22]   --->   Operation 43 'load' 'w_M_imag29_load' <Predicate = (!icmp_ln1069)> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_1 : Operation 44 [2/2] (1.34ns)   --->   "%call_ln1069 = call void @fft_stage.0.018_Pipeline_VITIS_LOOP_40_1, i8 %empty, i32 %IN_r, i32 %OUT_r"   --->   Operation 44 'call' 'call_ln1069' <Predicate = (icmp_ln1069)> <Delay = 1.34> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %p_read_13, i32 1, i32 7" [src/main.cpp:18]   --->   Operation 45 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/2] (0.79ns)   --->   "%w_M_real40_load = load i16 0" [src/main.cpp:22]   --->   Operation 46 'load' 'w_M_real40_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_2 : Operation 47 [1/2] (0.79ns)   --->   "%w_M_imag29_load = load i16 0" [src/main.cpp:22]   --->   Operation 47 'load' 'w_M_imag29_load' <Predicate = true> <Delay = 0.79> <CoreInst = "ROM_nP_LUTRAM">   --->   Core 108 'ROM_nP_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 192> <ROM>
ST_2 : Operation 48 [2/2] (1.35ns)   --->   "%call_ln18 = call void @fft_stage.0.018_Pipeline_SKIP_X, i7 %trunc_ln5, i32 %IN_r, i16 %w_M_real40_load, i16 %w_M_imag29_load, i32 %OUT_r" [src/main.cpp:18]   --->   Operation 48 'call' 'call_ln18' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln18 = call void @fft_stage.0.018_Pipeline_SKIP_X, i7 %trunc_ln5, i32 %IN_r, i16 %w_M_real40_load, i16 %w_M_imag29_load, i32 %OUT_r" [src/main.cpp:18]   --->   Operation 49 'call' 'call_ln18' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 50 'br' 'br_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln49 = ret i32 %p_read_13" [src/main.cpp:49]   --->   Operation 51 'ret' 'ret_ln49' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 0.00>
ST_4 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln1069 = call void @fft_stage.0.018_Pipeline_VITIS_LOOP_40_1, i8 %empty, i32 %IN_r, i32 %OUT_r"   --->   Operation 52 'call' 'call_ln1069' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge.loopexit"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ IN_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_M_real40]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w_M_imag29]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln119 (specmemcore) [ 00000]
specmemcore_ln167 (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln119 (specmemcore) [ 00000]
specmemcore_ln167 (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
specmemcore_ln0   (specmemcore) [ 00000]
p_read_13         (read       ) [ 00111]
trunc_ln          (partselect ) [ 00000]
icmp_ln1069       (icmp       ) [ 01111]
empty             (trunc      ) [ 00001]
br_ln13           (br         ) [ 00000]
trunc_ln5         (partselect ) [ 00010]
w_M_real40_load   (load       ) [ 00010]
w_M_imag29_load   (load       ) [ 00010]
call_ln18         (call       ) [ 00000]
br_ln0            (br         ) [ 00000]
ret_ln49          (ret        ) [ 00000]
call_ln1069       (call       ) [ 00000]
br_ln0            (br         ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="IN_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUT_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_r"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_M_real40">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_M_imag29">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag29"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_imag"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_M_real"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.0.018_Pipeline_VITIS_LOOP_40_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage.0.018_Pipeline_SKIP_X"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="p_read_13_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_13/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_M_real40_load/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_M_imag29_load/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="0" index="3" bw="32" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1069/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="7" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="0" index="3" bw="16" slack="0"/>
<pin id="80" dir="0" index="4" bw="16" slack="0"/>
<pin id="81" dir="0" index="5" bw="32" slack="0"/>
<pin id="82" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="trunc_ln_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="0" index="3" bw="5" slack="0"/>
<pin id="93" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="icmp_ln1069_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="trunc_ln5_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="1" slack="0"/>
<pin id="113" dir="0" index="3" bw="4" slack="0"/>
<pin id="114" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="p_read_13_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_13 "/>
</bind>
</comp>

<comp id="124" class="1005" name="icmp_ln1069_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="2"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1069 "/>
</bind>
</comp>

<comp id="128" class="1005" name="empty_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="1"/>
<pin id="130" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="133" class="1005" name="trunc_ln5_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="7" slack="1"/>
<pin id="135" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="138" class="1005" name="w_M_real40_load_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="1"/>
<pin id="140" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_M_real40_load "/>
</bind>
</comp>

<comp id="143" class="1005" name="w_M_imag29_load_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="1"/>
<pin id="145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_M_imag29_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="24" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="34" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="75" pin=2"/></net>

<net id="85"><net_src comp="54" pin="3"/><net_sink comp="75" pin=3"/></net>

<net id="86"><net_src comp="60" pin="3"/><net_sink comp="75" pin=4"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="75" pin=5"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="48" pin="2"/><net_sink comp="88" pin=1"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="102"><net_src comp="88" pin="4"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="48" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="115"><net_src comp="40" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="118"><net_src comp="109" pin="4"/><net_sink comp="75" pin=1"/></net>

<net id="122"><net_src comp="48" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="127"><net_src comp="98" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="104" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="136"><net_src comp="109" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="141"><net_src comp="54" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="75" pin=3"/></net>

<net id="146"><net_src comp="60" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="75" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_r | {1 2 3 4 }
	Port: w_M_real40 | {}
	Port: w_M_imag29 | {}
 - Input state : 
	Port: fft_stage.0.018 : IN_r | {1 2 3 4 }
	Port: fft_stage.0.018 : p_read | {1 }
	Port: fft_stage.0.018 : w_M_real40 | {1 2 }
	Port: fft_stage.0.018 : w_M_imag29 | {1 2 }
  - Chain level:
	State 1
		icmp_ln1069 : 1
		br_ln13 : 2
		call_ln1069 : 1
	State 2
		call_ln18 : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------|---------|---------|---------|---------|
| Operation|                   Functional Unit                  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_fu_66 |    0    |  0.978  |   147   |    43   |
|          |      grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75     |    20   |  2.934  |   1468  |   911   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                  icmp_ln1069_fu_98                 |    0    |    0    |    0    |    11   |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   read   |                p_read_13_read_fu_48                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|partselect|                   trunc_ln_fu_88                   |    0    |    0    |    0    |    0    |
|          |                  trunc_ln5_fu_109                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    empty_fu_104                    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                    |    20   |  3.912  |   1615  |   965   |
|----------|----------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     empty_reg_128     |    8   |
|  icmp_ln1069_reg_124  |    1   |
|   p_read_13_reg_119   |   32   |
|   trunc_ln5_reg_133   |    7   |
|w_M_imag29_load_reg_143|   16   |
|w_M_real40_load_reg_138|   16   |
+-----------------------+--------+
|         Total         |   80   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Comp                        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------|------|------|------|--------||---------||---------|
| grp_fft_stage_0_018_Pipeline_VITIS_LOOP_40_1_fu_66 |  p1  |   2  |   8  |   16   ||    9    |
|      grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75     |  p1  |   2  |   7  |   14   ||    9    |
|      grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75     |  p3  |   2  |  16  |   32   ||    9    |
|      grp_fft_stage_0_018_Pipeline_SKIP_X_fu_75     |  p4  |   2  |  16  |   32   ||    9    |
|----------------------------------------------------|------|------|------|--------||---------||---------|
|                        Total                       |      |      |      |   94   ||  1.956  ||    36   |
|----------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    3   |  1615  |   965  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   80   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    5   |  1695  |  1001  |
+-----------+--------+--------+--------+--------+
