// Seed: 479993822
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output wire id_5
);
  type_0 id_6 (
      .id_0(1),
      .id_1(1 << 1),
      .id_2(id_2 && id_5[1'd0]),
      .id_3(1),
      .id_4(1),
      .id_5(id_1)
  );
endmodule
