{"vcs1":{"timestamp_begin":1681735704.818970204, "rt":0.79, "ut":0.24, "st":0.12}}
{"vcselab":{"timestamp_begin":1681735705.641725492, "rt":0.92, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681735706.581934904, "rt":0.75, "ut":0.06, "st":0.47}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681735704.522252697}
{"VCS_COMP_START_TIME": 1681735704.522252697}
{"VCS_COMP_END_TIME": 1681735707.903779454}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340144}}
{"stitch_vcselab": {"peak_mem": 238988}}
