<stg><name>nn_fpga_top_Pipeline_VITIS_LOOP_77_2</name>


<trans_list>

<trans id="43" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %max_val_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_val_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %max_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_idx"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %max_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %max_val

]]></Node>
<StgValue><ssdm name="max_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln77 = store i4 1, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln75 = store i32 0, i32 %max_idx

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:6 %store_ln76 = store i16 %max_val_read, i16 %max_val_1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.body13.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body13.i:1 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body13.i:3 %icmp_ln77 = icmp_eq  i4 %i_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln77"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body13.i:4 %br_ln77 = br i1 %icmp_ln77, void %for.body13.i.split, void %_Z16mlp_demo_predicti.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="4">
<![CDATA[
for.body13.i.split:1 %zext_ln77 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body13.i.split:5 %output_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="4">
<![CDATA[
for.body13.i.split:6 %output_load = load i4 %output_addr

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body13.i.split:11 %add_ln77 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln77"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body13.i.split:12 %store_ln77 = store i4 %add_ln77, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body13.i:0 %max_idx_2 = load i32 %max_idx

]]></Node>
<StgValue><ssdm name="max_idx_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
for.body13.i:2 %trunc_ln77 = trunc i32 %max_idx_2

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body13.i.split:0 %max_val_1_load = load i16 %max_val_1

]]></Node>
<StgValue><ssdm name="max_val_1_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body13.i.split:2 %specpipeline_ln76 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6

]]></Node>
<StgValue><ssdm name="specpipeline_ln76"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body13.i.split:3 %speclooptripcount_ln76 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln76"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body13.i.split:4 %specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="4">
<![CDATA[
for.body13.i.split:6 %output_load = load i4 %output_addr

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body13.i.split:7 %icmp_ln78 = icmp_sgt  i16 %output_load, i16 %max_val_1_load

]]></Node>
<StgValue><ssdm name="icmp_ln78"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.body13.i.split:8 %max_val_2 = select i1 %icmp_ln78, i16 %output_load, i16 %max_val_1_load

]]></Node>
<StgValue><ssdm name="max_val_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
for.body13.i.split:9 %zext_ln78 = zext i4 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body13.i.split:10 %max_idx_3 = select i1 %icmp_ln78, i32 %zext_ln78, i32 %max_idx_2

]]></Node>
<StgValue><ssdm name="max_idx_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body13.i.split:13 %store_ln75 = store i32 %max_idx_3, i32 %max_idx

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body13.i.split:14 %store_ln76 = store i16 %max_val_2, i16 %max_val_1

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.body13.i.split:15 %br_ln77 = br void %for.body13.i

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
_Z16mlp_demo_predicti.exit.exitStub:0 %write_ln77 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %max_idx_out, i4 %trunc_ln77

]]></Node>
<StgValue><ssdm name="write_ln77"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
_Z16mlp_demo_predicti.exit.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="46" name="max_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="max_val"/></StgValue>
</port>
<port id="47" name="output_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="48" name="max_idx_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="max_idx_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="max_val_1" fromId="49" toId="5">
</dataflow>
<dataflow id="51" from="StgValue_49" to="max_idx" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_49" to="i" fromId="49" toId="7">
</dataflow>
<dataflow id="54" from="_ssdm_op_Read.ap_auto.i16" to="max_val_read" fromId="53" toId="8">
</dataflow>
<dataflow id="55" from="max_val" to="max_val_read" fromId="46" toId="8">
</dataflow>
<dataflow id="57" from="StgValue_56" to="store_ln77" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="i" to="store_ln77" fromId="7" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln75" fromId="59" toId="10">
</dataflow>
<dataflow id="61" from="max_idx" to="store_ln75" fromId="6" toId="10">
</dataflow>
<dataflow id="62" from="max_val_read" to="store_ln76" fromId="8" toId="11">
</dataflow>
<dataflow id="63" from="max_val_1" to="store_ln76" fromId="5" toId="11">
</dataflow>
<dataflow id="64" from="i" to="i_1" fromId="7" toId="13">
</dataflow>
<dataflow id="65" from="i_1" to="icmp_ln77" fromId="13" toId="14">
</dataflow>
<dataflow id="67" from="StgValue_66" to="icmp_ln77" fromId="66" toId="14">
</dataflow>
<dataflow id="68" from="icmp_ln77" to="br_ln77" fromId="14" toId="15">
</dataflow>
<dataflow id="69" from="i_1" to="zext_ln77" fromId="13" toId="16">
</dataflow>
<dataflow id="70" from="output_r" to="output_addr" fromId="47" toId="17">
</dataflow>
<dataflow id="72" from="StgValue_71" to="output_addr" fromId="71" toId="17">
</dataflow>
<dataflow id="73" from="zext_ln77" to="output_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="74" from="output_addr" to="output_load" fromId="17" toId="18">
</dataflow>
<dataflow id="75" from="i_1" to="add_ln77" fromId="13" toId="19">
</dataflow>
<dataflow id="76" from="StgValue_56" to="add_ln77" fromId="56" toId="19">
</dataflow>
<dataflow id="77" from="add_ln77" to="store_ln77" fromId="19" toId="20">
</dataflow>
<dataflow id="78" from="i" to="store_ln77" fromId="7" toId="20">
</dataflow>
<dataflow id="79" from="max_idx" to="max_idx_2" fromId="6" toId="21">
</dataflow>
<dataflow id="80" from="max_idx_2" to="trunc_ln77" fromId="21" toId="22">
</dataflow>
<dataflow id="81" from="max_val_1" to="max_val_1_load" fromId="5" toId="23">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecPipeline" to="specpipeline_ln76" fromId="82" toId="24">
</dataflow>
<dataflow id="85" from="StgValue_84" to="specpipeline_ln76" fromId="84" toId="24">
</dataflow>
<dataflow id="86" from="StgValue_59" to="specpipeline_ln76" fromId="59" toId="24">
</dataflow>
<dataflow id="87" from="StgValue_59" to="specpipeline_ln76" fromId="59" toId="24">
</dataflow>
<dataflow id="88" from="StgValue_59" to="specpipeline_ln76" fromId="59" toId="24">
</dataflow>
<dataflow id="90" from="empty_6" to="specpipeline_ln76" fromId="89" toId="24">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln76" fromId="91" toId="25">
</dataflow>
<dataflow id="94" from="StgValue_93" to="speclooptripcount_ln76" fromId="93" toId="25">
</dataflow>
<dataflow id="95" from="StgValue_93" to="speclooptripcount_ln76" fromId="93" toId="25">
</dataflow>
<dataflow id="96" from="StgValue_93" to="speclooptripcount_ln76" fromId="93" toId="25">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopName" to="specloopname_ln77" fromId="97" toId="26">
</dataflow>
<dataflow id="100" from="empty_0" to="specloopname_ln77" fromId="99" toId="26">
</dataflow>
<dataflow id="101" from="output_addr" to="output_load" fromId="17" toId="27">
</dataflow>
<dataflow id="102" from="output_load" to="icmp_ln78" fromId="27" toId="28">
</dataflow>
<dataflow id="103" from="max_val_1_load" to="icmp_ln78" fromId="23" toId="28">
</dataflow>
<dataflow id="104" from="icmp_ln78" to="max_val_2" fromId="28" toId="29">
</dataflow>
<dataflow id="105" from="output_load" to="max_val_2" fromId="27" toId="29">
</dataflow>
<dataflow id="106" from="max_val_1_load" to="max_val_2" fromId="23" toId="29">
</dataflow>
<dataflow id="107" from="i_1" to="zext_ln78" fromId="13" toId="30">
</dataflow>
<dataflow id="108" from="icmp_ln78" to="max_idx_3" fromId="28" toId="31">
</dataflow>
<dataflow id="109" from="zext_ln78" to="max_idx_3" fromId="30" toId="31">
</dataflow>
<dataflow id="110" from="max_idx_2" to="max_idx_3" fromId="21" toId="31">
</dataflow>
<dataflow id="111" from="max_idx_3" to="store_ln75" fromId="31" toId="32">
</dataflow>
<dataflow id="112" from="max_idx" to="store_ln75" fromId="6" toId="32">
</dataflow>
<dataflow id="113" from="max_val_2" to="store_ln76" fromId="29" toId="33">
</dataflow>
<dataflow id="114" from="max_val_1" to="store_ln76" fromId="5" toId="33">
</dataflow>
<dataflow id="116" from="_ssdm_op_Write.ap_auto.i4P0A" to="write_ln77" fromId="115" toId="35">
</dataflow>
<dataflow id="117" from="max_idx_out" to="write_ln77" fromId="48" toId="35">
</dataflow>
<dataflow id="118" from="trunc_ln77" to="write_ln77" fromId="22" toId="35">
</dataflow>
<dataflow id="119" from="icmp_ln77" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="120" from="icmp_ln77" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
