// Seed: 709015186
module module_0 (
    output tri1 id_0,
    input  wand id_1
);
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    input  wor   id_1,
    input  wor   id_2,
    input  tri1  id_3,
    output wand  id_4
    , id_6
);
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  localparam id_8 = id_4++;
  assign id_0 = id_8;
  always @(negedge 1)
    forever begin : LABEL_0
      id_0 <= -1;
      id_6 <= -1;
    end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout supply0 id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_6 = -1 - -1'b0;
endmodule
module module_3 #(
    parameter id_2 = 32'd15,
    parameter id_4 = 32'd96,
    parameter id_7 = 32'd25
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire _id_7;
  inout wire id_6;
  module_2 modCall_1 (
      id_11,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  input wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire _id_2;
  inout logic [7:0] id_1;
  assign id_1[id_7] = (1 == id_6);
  assign id_1[id_4] = id_1 >= 1'b0;
  logic [7:0][id_2 : id_7] id_12;
  wire id_13;
  ;
  wire id_14, id_15;
  assign id_9 = id_12[1];
endmodule
