[INF:CM0023] Creating log file ../../build/tests/FileParam/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<Null_rule> p<71> s<70> l<1:1> el<1:0>
n<> u<1> t<Data_type_or_implicit> p<11> s<10> l<1:12> el<1:12>
n<P1> u<2> t<StringConst> p<9> s<8> l<1:12> el<1:14>
n<1> u<3> t<IntConst> p<4> l<1:17> el<1:18>
n<> u<4> t<Primary_literal> p<5> c<3> l<1:17> el<1:18>
n<> u<5> t<Constant_primary> p<6> c<4> l<1:17> el<1:18>
n<> u<6> t<Constant_expression> p<7> c<5> l<1:17> el<1:18>
n<> u<7> t<Constant_mintypmax_expression> p<8> c<6> l<1:17> el<1:18>
n<> u<8> t<Constant_param_expression> p<9> c<7> l<1:17> el<1:18>
n<> u<9> t<Param_assignment> p<10> c<2> l<1:12> el<1:18>
n<> u<10> t<List_of_param_assignments> p<11> c<9> l<1:12> el<1:18>
n<> u<11> t<Local_parameter_declaration> p<12> c<1> l<1:1> el<1:18>
n<> u<12> t<Package_or_generate_item_declaration> p<13> c<11> l<1:1> el<1:19>
n<> u<13> t<Package_item> p<14> c<12> l<1:1> el<1:19>
n<> u<14> t<Description> p<70> c<13> s<34> l<1:1> el<1:19>
n<> u<15> t<Data_type_or_implicit> p<31> s<30> l<3:12> el<3:12>
n<P2> u<16> t<StringConst> p<29> s<28> l<3:12> el<3:14>
n<P1> u<17> t<StringConst> p<18> l<3:17> el<3:19>
n<> u<18> t<Primary_literal> p<19> c<17> l<3:17> el<3:19>
n<> u<19> t<Constant_primary> p<20> c<18> l<3:17> el<3:19>
n<> u<20> t<Constant_expression> p<26> c<19> s<25> l<3:17> el<3:19>
n<2> u<21> t<IntConst> p<22> l<3:22> el<3:23>
n<> u<22> t<Primary_literal> p<23> c<21> l<3:22> el<3:23>
n<> u<23> t<Constant_primary> p<24> c<22> l<3:22> el<3:23>
n<> u<24> t<Constant_expression> p<26> c<23> l<3:22> el<3:23>
n<> u<25> t<BinOp_Plus> p<26> s<24> l<3:20> el<3:21>
n<> u<26> t<Constant_expression> p<27> c<20> l<3:17> el<3:23>
n<> u<27> t<Constant_mintypmax_expression> p<28> c<26> l<3:17> el<3:23>
n<> u<28> t<Constant_param_expression> p<29> c<27> l<3:17> el<3:23>
n<> u<29> t<Param_assignment> p<30> c<16> l<3:12> el<3:23>
n<> u<30> t<List_of_param_assignments> p<31> c<29> l<3:12> el<3:23>
n<> u<31> t<Local_parameter_declaration> p<32> c<15> l<3:1> el<3:23>
n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<3:1> el<3:24>
n<> u<33> t<Package_item> p<34> c<32> l<3:1> el<3:24>
n<> u<34> t<Description> p<70> c<33> s<62> l<3:1> el<3:24>
n<> u<35> t<IntegerAtomType_Int> p<37> s<36> l<5:14> el<5:17>
n<> u<36> t<Signing_Unsigned> p<37> l<5:18> el<5:26>
n<> u<37> t<Enum_base_type> p<56> c<35> s<43> l<5:14> el<5:26>
n<SCR1_SCU_DR_SYSCTRL_OP_BIT_R> u<38> t<StringConst> p<43> s<42> l<6:5> el<6:33>
n<'h0> u<39> t<IntConst> p<40> l<6:53> el<6:56>
n<> u<40> t<Primary_literal> p<41> c<39> l<6:53> el<6:56>
n<> u<41> t<Constant_primary> p<42> c<40> l<6:53> el<6:56>
n<> u<42> t<Constant_expression> p<43> c<41> l<6:53> el<6:56>
n<> u<43> t<Enum_name_declaration> p<56> c<38> s<55> l<6:5> el<6:56>
n<SCR1_SCU_DR_SYSCTRL_OP_BIT_L> u<44> t<StringConst> p<55> s<54> l<7:5> el<7:33>
n<P2> u<45> t<StringConst> p<46> l<7:53> el<7:55>
n<> u<46> t<Primary_literal> p<47> c<45> l<7:53> el<7:55>
n<> u<47> t<Constant_primary> p<48> c<46> l<7:53> el<7:55>
n<> u<48> t<Constant_expression> p<54> c<47> s<53> l<7:53> el<7:55>
n<4> u<49> t<IntConst> p<50> l<7:56> el<7:57>
n<> u<50> t<Primary_literal> p<51> c<49> l<7:56> el<7:57>
n<> u<51> t<Constant_primary> p<52> c<50> l<7:56> el<7:57>
n<> u<52> t<Constant_expression> p<54> c<51> l<7:56> el<7:57>
n<> u<53> t<BinOp_Plus> p<54> s<52> l<7:55> el<7:56>
n<> u<54> t<Constant_expression> p<55> c<48> l<7:53> el<7:57>
n<> u<55> t<Enum_name_declaration> p<56> c<44> l<7:5> el<7:57>
n<> u<56> t<Data_type> p<58> c<37> s<57> l<5:9> el<9:2>
n<type_scr1_scu_sysctrl_dr_bits_e> u<57> t<StringConst> p<58> l<9:3> el<9:34>
n<> u<58> t<Type_declaration> p<59> c<56> l<5:1> el<9:35>
n<> u<59> t<Data_declaration> p<60> c<58> l<5:1> el<9:35>
n<> u<60> t<Package_or_generate_item_declaration> p<61> c<59> l<5:1> el<9:35>
n<> u<61> t<Package_item> p<62> c<60> l<5:1> el<9:35>
n<> u<62> t<Description> p<70> c<61> s<69> l<5:1> el<9:35>
n<> u<63> t<Module_keyword> p<67> s<64> l<12:1> el<12:7>
n<top> u<64> t<StringConst> p<67> s<66> l<12:8> el<12:11>
n<> u<65> t<Port> p<66> l<12:12> el<12:12>
n<> u<66> t<List_of_ports> p<67> c<65> l<12:11> el<12:13>
n<> u<67> t<Module_nonansi_header> p<68> c<63> l<12:1> el<12:14>
n<> u<68> t<Module_declaration> p<69> c<67> l<12:1> el<13:10>
n<> u<69> t<Description> p<70> c<68> l<12:1> el<13:10>
n<> u<70> t<Source_text> p<71> c<14> l<1:1> el<13:10>
n<> u<71> t<Top_level_rule> l<1:1> el<14:1>
[WRN:PA0205] dut.sv:12: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:12: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:12: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/FileParam/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/FileParam/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/FileParam/slpp_all//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiName:work@top
|vpiElaborated:1
|uhdmallModules:
\_module: work@top (work@top) dut.sv:12:1: , endln:13:10, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
|uhdmtopModules:
\_module: work@top (work@top) dut.sv:12:1: , endln:13:10
  |vpiDefName:work@top
  |vpiName:work@top
|vpiTypedef:
\_enum_typespec: (type_scr1_scu_sysctrl_dr_bits_e), line:9:3, endln:9:34
  |vpiName:type_scr1_scu_sysctrl_dr_bits_e
  |vpiBaseTypespec:
  \_int_typespec: , line:5:14, endln:5:17
  |vpiEnumConst:
  \_enum_const: (SCR1_SCU_DR_SYSCTRL_OP_BIT_R), line:6:5, endln:6:33
    |vpiName:SCR1_SCU_DR_SYSCTRL_OP_BIT_R
    |vpiDecompile:'h0
    |INT:0
  |vpiEnumConst:
  \_enum_const: (SCR1_SCU_DR_SYSCTRL_OP_BIT_L), line:7:5, endln:7:33
    |vpiName:SCR1_SCU_DR_SYSCTRL_OP_BIT_L
    |INT:7
    |vpiSize:64
  |vpiInstance:
  \_design: (work@top)
    |vpiName:work@top
    |vpiElaborated:1
    |uhdmallModules:
    \_module: work@top (work@top) dut.sv:12:1: , endln:13:10, parent:work@top
      |vpiDefName:work@top
      |vpiFullName:work@top
    |uhdmtopModules:
    \_module: work@top (work@top) dut.sv:12:1: , endln:13:10
      |vpiDefName:work@top
      |vpiName:work@top
    |vpiTypedef:
    \_enum_typespec: (type_scr1_scu_sysctrl_dr_bits_e), line:9:3, endln:9:34
    |vpiParameter:
    \_parameter: (P1), line:1:12, endln:1:18, parent:work@top
      |vpiName:P1
      |vpiLocalParam:1
      |UINT:1
    |vpiParameter:
    \_parameter: (P2), line:3:12, endln:3:23, parent:work@top
      |vpiName:P2
      |vpiLocalParam:1
      |INT:3
    |vpiParamAssign:
    \_param_assign: , line:1:12, endln:1:18, parent:work@top
      |vpiRhs:
      \_constant: , line:1:17, endln:1:18
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiLhs:
      \_parameter: (P1), line:1:12, endln:1:18, parent:work@top
    |vpiParamAssign:
    \_param_assign: , line:3:12, endln:3:23, parent:work@top
      |vpiRhs:
      \_constant: , line:3:17, endln:3:23
        |vpiConstType:7
        |vpiDecompile:3
        |vpiSize:64
        |INT:3
      |vpiLhs:
      \_parameter: (P2), line:3:12, endln:3:23, parent:work@top
|vpiParameter:
\_parameter: (P1), line:1:12, endln:1:18, parent:work@top
  |vpiName:P1
  |vpiLocalParam:1
  |UINT:1
|vpiParameter:
\_parameter: (P2), line:3:12, endln:3:23, parent:work@top
  |vpiName:P2
  |vpiLocalParam:1
  |INT:3
|vpiParamAssign:
\_param_assign: , line:1:12, endln:1:18, parent:work@top
  |vpiRhs:
  \_constant: , line:1:17, endln:1:18
    |vpiConstType:9
    |vpiDecompile:1
    |vpiSize:64
    |UINT:1
  |vpiLhs:
  \_parameter: (P1), line:1:12, endln:1:18, parent:work@top
    |vpiName:P1
    |vpiLocalParam:1
    |UINT:1
|vpiParamAssign:
\_param_assign: , line:3:12, endln:3:23, parent:work@top
  |vpiRhs:
  \_constant: , line:3:17, endln:3:23
    |vpiConstType:7
    |vpiDecompile:3
    |vpiSize:64
    |INT:3
  |vpiLhs:
  \_parameter: (P2), line:3:12, endln:3:23, parent:work@top
    |vpiName:P2
    |vpiLocalParam:1
    |INT:3
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

