# SevenSegDecoder
A simple Verilog project to take an 8-bit binary input and output the corresponding decimal number on seven segment displays.

A test bench that counts from 0 to 255 is included.
