Timing Analyzer report for stream_rescale
Sat Jul  8 15:27:18 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; stream_rescale                                         ;
; Device Family         ; Cyclone V                                              ;
; Device Name           ; 5CEBA4F17C6                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.88        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  30.4%      ;
;     Processor 3            ;  29.2%      ;
;     Processor 4            ;  28.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; stream_rescale.sdc ; OK     ; Sat Jul  8 15:27:10 2023 ;
+--------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Clock Name                                                                                   ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                                                                     ; Source                                                                                          ; Targets                                                                                          ;
+----------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; clk                                                                                          ; Base      ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ;            ;           ;             ;       ;        ;           ;            ;          ;                                                                                            ;                                                                                                 ; { clk }                                                                                          ;
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; Generated ; 3.125  ; 320.0 MHz ; 0.000 ; 1.562  ; 50.00      ; 5         ; 16          ;       ;        ;           ;            ; false    ; clk                                                                                        ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin      ; { clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] }   ;
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 8         ; 1           ;       ;        ;           ;            ; false    ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0] ; { clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk } ;
+----------------------------------------------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                                ;
+-----------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+-----------+-----------------+----------------------------------------------------------------------------------------------+------+
; 43.35 MHz ; 43.35 MHz       ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
+-----------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                                  ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.965 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                                   ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.552 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary                                                                               ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 9.558 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary                                                                                ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1.017 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.562  ; 0.000         ;
; clk                                                                                          ; 4.900  ; 0.000         ;
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 11.643 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                                 ;
+-----------+-----------------+----------------------------------------------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                                                   ; Note ;
+-----------+-----------------+----------------------------------------------------------------------------------------------+------+
; 43.08 MHz ; 43.08 MHz       ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ;      ;
+-----------+-----------------+----------------------------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                                   ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.895 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.567 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary                                                                                ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 9.483 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary                                                                                 ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1.002 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.562  ; 0.000         ;
; clk                                                                                          ; 4.926  ; 0.000         ;
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 11.644 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Setup Summary                                                                                  ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 4.849 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Hold Summary                                                                                   ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.399 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary                                                                               ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 9.806 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Removal Summary                                                                                ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1.071 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary                                                                     ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.562  ; 0.000         ;
; clk                                                                                          ; 4.643  ; 0.000         ;
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 12.024 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                                   ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 5.230 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                                    ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.380 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary                                                                                ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 9.807 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                                                                                 ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                        ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------+-------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 1.075 ; 0.000         ;
+----------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary                                                                      ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                        ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------+--------+---------------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; 1.562  ; 0.000         ;
; clk                                                                                          ; 4.632  ; 0.000         ;
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 12.029 ; 0.000         ;
+----------------------------------------------------------------------------------------------+--------+---------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                      ;
+-----------------------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                                                         ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                              ; 0.895 ; 0.380 ; 9.483    ; 1.002   ; 1.562               ;
;  clk                                                                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 4.632               ;
;  clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A   ; N/A   ; N/A      ; N/A     ; 1.562               ;
;  clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.895 ; 0.380 ; 9.483    ; 1.002   ; 11.643              ;
; Design-wide TNS                                                                               ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                                                                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-----------------------------------------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; s_ready_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[0][0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[0][1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[0][2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[0][3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[1][0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[1][1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[1][2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[1][3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[2][0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[2][1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[2][2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[2][3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[3][0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[3][1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[3][2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[3][3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[4][0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[4][1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[4][2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[4][3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[5][0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[5][1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[5][2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[5][3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[6][0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[6][1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[6][2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_data_o[6][3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_keep_o[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_keep_o[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_keep_o[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_keep_o[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_keep_o[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_keep_o[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_keep_o[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_last_o       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; m_valid_o      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; rst_n          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; m_ready_i      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_valid_i      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_keep_i[1]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_keep_i[0]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_keep_i[2]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_keep_i[3]    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[0][0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[1][0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[2][0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[3][0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_last_i       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[0][1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[1][1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[2][1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[3][1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[0][2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[1][2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[2][2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[3][2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[0][3] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[1][3] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[2][3] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; s_data_i[3][3] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s_ready_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; m_data_o[0][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[0][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[0][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[0][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[1][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[1][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; m_data_o[1][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; m_data_o[1][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; m_data_o[2][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[2][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[2][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[2][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[3][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[3][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[3][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[3][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; m_data_o[4][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; m_data_o[4][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; m_data_o[4][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[4][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[5][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; m_data_o[5][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; m_data_o[5][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; m_data_o[5][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; m_data_o[6][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[6][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[6][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_data_o[6][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; m_keep_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_keep_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_keep_o[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_keep_o[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0568 V           ; 0.173 V                              ; 0.113 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0568 V          ; 0.173 V                             ; 0.113 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_keep_o[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; m_keep_o[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; m_keep_o[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; m_last_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; m_valid_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s_ready_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; m_data_o[0][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[0][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[0][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[0][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[1][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[1][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; m_data_o[1][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; m_data_o[1][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; m_data_o[2][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[2][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[2][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[2][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[3][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[3][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[3][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[3][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; m_data_o[4][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; m_data_o[4][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; m_data_o[4][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[4][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[5][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; m_data_o[5][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; m_data_o[5][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; m_data_o[5][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; m_data_o[6][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[6][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[6][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_data_o[6][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; m_keep_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_keep_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_keep_o[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_keep_o[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.0374 V           ; 0.189 V                              ; 0.158 V                              ; 4.66e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.0374 V          ; 0.189 V                             ; 0.158 V                             ; 4.66e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_keep_o[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; m_keep_o[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; m_keep_o[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; m_last_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; m_valid_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s_ready_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; m_data_o[0][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[0][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[0][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[0][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[1][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[1][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; m_data_o[1][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; m_data_o[1][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; m_data_o[2][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[2][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[2][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[2][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[3][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[3][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[3][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[3][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; m_data_o[4][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; m_data_o[4][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; m_data_o[4][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[4][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[5][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; m_data_o[5][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; m_data_o[5][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; m_data_o[5][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; m_data_o[6][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[6][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[6][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_data_o[6][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; m_keep_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_keep_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_keep_o[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_keep_o[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.119 V            ; 0.326 V                              ; 0.298 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.119 V           ; 0.326 V                             ; 0.298 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_keep_o[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; m_keep_o[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; m_keep_o[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; m_last_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; m_valid_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; s_ready_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; m_data_o[0][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[0][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[0][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[0][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[1][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[1][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; m_data_o[1][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; m_data_o[1][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; m_data_o[2][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[2][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[2][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[2][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[3][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[3][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[3][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[3][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; m_data_o[4][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; m_data_o[4][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; m_data_o[4][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[4][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[5][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; m_data_o[5][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; m_data_o[5][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; m_data_o[5][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; m_data_o[6][0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[6][1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[6][2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_data_o[6][3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; m_keep_o[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_keep_o[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_keep_o[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_keep_o[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0805 V           ; 0.358 V                              ; 0.156 V                              ; 3.01e-10 s                  ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0805 V          ; 0.358 V                             ; 0.156 V                             ; 3.01e-10 s                 ; 4.34e-10 s                 ; No                        ; No                        ;
; m_keep_o[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; m_keep_o[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; m_keep_o[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; m_last_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; m_valid_o      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 19927001 ; 20982479 ; 135447   ; 259229   ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 19927001 ; 20982479 ; 135447   ; 259229   ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 73       ; 0        ; 189      ; 0        ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                   ; To Clock                                                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; 73       ; 0        ; 189      ; 0        ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                       ; Clock                                                                                        ; Type      ; Status      ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+
; clk                                                                                          ; clk                                                                                          ; Base      ; Constrained ;
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]   ; Generated ; Constrained ;
; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk ; Generated ; Constrained ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sat Jul  8 15:27:08 2023
Info: Command: quartus_sta stream_rescale -c stream_rescale
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 7 assignments for entity "TOP.sv" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity TOP.sv was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity TOP.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity TOP.sv -section_id eda_design_synthesis was ignored
Warning (20013): Ignored 7 assignments for entity "clockDecrease.qsys" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler FPGA" -entity clockDecrease.qsys was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'stream_rescale.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[1]  to: clkout
Warning (332070): Port "m_data_o[0][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[0][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[0][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[0][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[0][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[0][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[0][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[0][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[1][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[1][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[1][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[1][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[1][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[1][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[1][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[1][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[2][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[2][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[2][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[2][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[2][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[2][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[2][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[2][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[3][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[3][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[3][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[3][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[3][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[3][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[3][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[3][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[4][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[4][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[4][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[4][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[4][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[4][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[4][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[4][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[5][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[5][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[5][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[5][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[5][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[5][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[5][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[5][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[6][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[6][0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[6][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[6][1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[6][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[6][2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_data_o[6][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_data_o[6][3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_keep_o[0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_keep_o[0]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_keep_o[1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_keep_o[1]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_keep_o[2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_keep_o[2]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_keep_o[3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_keep_o[3]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_keep_o[4]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_keep_o[4]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_keep_o[5]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_keep_o[5]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_keep_o[6]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_keep_o[6]" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_last_o" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_last_o" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "m_valid_o" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-rise output delay
Warning (332070): Port "m_valid_o" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-rise output delay
Warning (332070): Port "s_ready_o" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a max-fall output delay
Warning (332070): Port "s_ready_o" relative to the rising edge of clock "clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk" does not specify a min-fall output delay
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 0.965
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.965               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.552
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.552               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 9.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.558               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 1.017
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.017               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.562               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     4.900               0.000 clk 
    Info (332119):    11.643               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.965
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.965 
    Info (332115): ===================================================================
    Info (332115): From Node    : FIFO:fifo_inst|carry_wr_ptr[2]
    Info (332115): To Node      : FIFO:fifo_inst|rd_ptr[3]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           launch edge time
    Info (332115):     19.047      6.547  F        clock network delay
    Info (332115):     19.047      0.000     uTco  FIFO:fifo_inst|carry_wr_ptr[2]
    Info (332115):     19.047      0.000 FF  CELL  fifo_inst|carry_wr_ptr[2]|q
    Info (332115):     20.067      1.020 FF    IC  fifo_inst|Add49~0|datad
    Info (332115):     20.370      0.303 FR  CELL  fifo_inst|Add49~0|combout
    Info (332115):     20.596      0.226 RR    IC  fifo_inst|Add50~5|datad
    Info (332115):     21.211      0.615 RR  CELL  fifo_inst|Add50~5|cout
    Info (332115):     21.211      0.000 RR    IC  fifo_inst|Add50~1|cin
    Info (332115):     21.516      0.305 RF  CELL  fifo_inst|Add50~1|sumout
    Info (332115):     22.289      0.773 FF    IC  fifo_inst|Mux113~2|datae
    Info (332115):     22.589      0.300 FF  CELL  fifo_inst|Mux113~2|combout
    Info (332115):     23.326      0.737 FF    IC  fifo_inst|Mux113~4|datad
    Info (332115):     23.820      0.494 FF  CELL  fifo_inst|Mux113~4|combout
    Info (332115):     24.024      0.204 FF    IC  fifo_inst|last_flag_rd~43|dataf
    Info (332115):     24.096      0.072 FF  CELL  fifo_inst|last_flag_rd~43|combout
    Info (332115):     24.659      0.563 FF    IC  fifo_inst|last_rd_idx[5][5]~9|datab
    Info (332115):     25.138      0.479 FF  CELL  fifo_inst|last_rd_idx[5][5]~9|combout
    Info (332115):     25.782      0.644 FF    IC  fifo_inst|Add73~21|datac
    Info (332115):     26.467      0.685 FR  CELL  fifo_inst|Add73~21|cout
    Info (332115):     26.467      0.000 RR    IC  fifo_inst|Add73~17|cin
    Info (332115):     26.758      0.291 RF  CELL  fifo_inst|Add73~17|sumout
    Info (332115):     27.625      0.867 FF    IC  fifo_inst|LessThan36~4|datae
    Info (332115):     27.906      0.281 FR  CELL  fifo_inst|LessThan36~4|combout
    Info (332115):     28.080      0.174 RR    IC  fifo_inst|LessThan36~7|datab
    Info (332115):     28.577      0.497 RR  CELL  fifo_inst|LessThan36~7|combout
    Info (332115):     28.800      0.223 RR    IC  fifo_inst|LessThan36~9|datae
    Info (332115):     29.058      0.258 RF  CELL  fifo_inst|LessThan36~9|combout
    Info (332115):     29.257      0.199 FF    IC  fifo_inst|rd_ptr[3]~9|dataf
    Info (332115):     29.341      0.084 FR  CELL  fifo_inst|rd_ptr[3]~9|combout
    Info (332115):     29.736      0.395 RR    IC  fifo_inst|rd_ptr[3]|sload
    Info (332115):     30.528      0.792 RR  CELL  FIFO:fifo_inst|rd_ptr[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     30.819      5.819  R        clock network delay
    Info (332115):     31.573      0.754           clock pessimism removed
    Info (332115):     31.493     -0.080           clock uncertainty
    Info (332115):     31.493      0.000     uTsu  FIFO:fifo_inst|rd_ptr[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :    30.528
    Info (332115): Data Required Time :    31.493
    Info (332115): Slack              :     0.965 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.552
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.552 
    Info (332115): ===================================================================
    Info (332115): From Node    : FIFO:fifo_inst|wr_ptr[1]
    Info (332115): To Node      : FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           launch edge time
    Info (332115):     18.064      5.564  F        clock network delay
    Info (332115):     18.064      0.000     uTco  FIFO:fifo_inst|wr_ptr[1]
    Info (332115):     18.064      0.000 FF  CELL  fifo_inst|wr_ptr[1]|q
    Info (332115):     18.297      0.233 FF    IC  fifo_inst|Add2~9|dataf
    Info (332115):     18.365      0.068 FF  CELL  fifo_inst|Add2~9|sumout
    Info (332115):     18.554      0.189 FF    IC  fifo_inst|wr_ptr[1]~DUPLICATE|asdata
    Info (332115):     18.851      0.297 FF  CELL  FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     19.052      6.552  F        clock network delay
    Info (332115):     18.299     -0.753           clock pessimism removed
    Info (332115):     18.299      0.000           clock uncertainty
    Info (332115):     18.299      0.000      uTh  FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.851
    Info (332115): Data Required Time :    18.299
    Info (332115): Slack              :     0.552 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.558
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 9.558 
    Info (332115): ===================================================================
    Info (332115): From Node    : rst_n
    Info (332115): To Node      : FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.441      3.441  R        clock network delay
    Info (332115):      5.441      2.000  R  iExt  rst_n
    Info (332115):      5.441      0.000 RR    IC  rst_n~input|i
    Info (332115):      6.210      0.769 RR  CELL  rst_n~input|o
    Info (332115):      6.523      0.313 RR    IC  rst_n~inputCLKENA0|inclk
    Info (332115):      6.905      0.382 RR  CELL  rst_n~inputCLKENA0|outclk
    Info (332115):      8.496      1.591 RR    IC  fifo_inst|data_fifo_buffer[10][3]|clrn
    Info (332115):      9.028      0.532 RR  CELL  FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     18.066      5.566  F        clock network delay
    Info (332115):     18.666      0.600           clock pessimism removed
    Info (332115):     18.586     -0.080           clock uncertainty
    Info (332115):     18.586      0.000     uTsu  FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.028
    Info (332115): Data Required Time :    18.586
    Info (332115): Slack              :     9.558 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.017
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : rst_n
    Info (332115): To Node      : FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.841      2.841  R        clock network delay
    Info (332115):      3.841      1.000  F  iExt  rst_n
    Info (332115):      3.841      0.000 FF    IC  rst_n~input|i
    Info (332115):      4.710      0.869 FF  CELL  rst_n~input|o
    Info (332115):      4.988      0.278 FF    IC  rst_n~inputCLKENA0|inclk
    Info (332115):      5.346      0.358 FF  CELL  rst_n~inputCLKENA0|outclk
    Info (332115):      6.668      1.322 FF    IC  fifo_inst|m_data_o[5][3]|clrn
    Info (332115):      7.084      0.416 FF  CELL  FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      6.667      6.667  R        clock network delay
    Info (332115):      6.067     -0.600           clock pessimism removed
    Info (332115):      6.067      0.000           clock uncertainty
    Info (332115):      6.067      0.000      uTh  FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.084
    Info (332115): Data Required Time :     6.067
    Info (332115): Slack              :     1.017 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[1]  to: clkout
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
Info (332146): Worst-case setup slack is 0.895
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.895               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.567
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.567               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 9.483
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.483               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 1.002
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.002               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.562               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     4.926               0.000 clk 
    Info (332119):    11.644               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.895
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.895 
    Info (332115): ===================================================================
    Info (332115): From Node    : FIFO:fifo_inst|carry_wr_ptr[3]
    Info (332115): To Node      : FIFO:fifo_inst|rd_ptr[6]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           launch edge time
    Info (332115):     18.920      6.420  F        clock network delay
    Info (332115):     18.920      0.000     uTco  FIFO:fifo_inst|carry_wr_ptr[3]
    Info (332115):     18.920      0.000 RR  CELL  fifo_inst|carry_wr_ptr[3]|q
    Info (332115):     19.154      0.234 RR    IC  fifo_inst|Add32~21|dataa
    Info (332115):     20.281      1.127 RR  CELL  fifo_inst|Add32~21|sumout
    Info (332115):     20.524      0.243 RR    IC  fifo_inst|Add31~25|dataa
    Info (332115):     21.513      0.989 RR  CELL  fifo_inst|Add31~25|cout
    Info (332115):     21.513      0.000 RR    IC  fifo_inst|Add31~29|cin
    Info (332115):     21.846      0.333 RR  CELL  fifo_inst|Add31~29|sumout
    Info (332115):     22.084      0.238 RR    IC  fifo_inst|LessThan38~5|datab
    Info (332115):     22.626      0.542 RF  CELL  fifo_inst|LessThan38~5|combout
    Info (332115):     22.784      0.158 FF    IC  fifo_inst|last_flag_rd[2]~35|datac
    Info (332115):     23.263      0.479 FF  CELL  fifo_inst|last_flag_rd[2]~35|combout
    Info (332115):     24.131      0.868 FF    IC  fifo_inst|last_rd_idx[3][0]~4|datad
    Info (332115):     24.613      0.482 FF  CELL  fifo_inst|last_rd_idx[3][0]~4|combout
    Info (332115):     24.766      0.153 FF    IC  fifo_inst|last_rd_idx[4][3]~5|datab
    Info (332115):     25.257      0.491 FF  CELL  fifo_inst|last_rd_idx[4][3]~5|combout
    Info (332115):     25.417      0.160 FF    IC  fifo_inst|Add74~17|datab
    Info (332115):     26.376      0.959 FR  CELL  fifo_inst|Add74~17|cout
    Info (332115):     26.376      0.000 RR    IC  fifo_inst|Add74~13|cin
    Info (332115):     26.376      0.000 RR  CELL  fifo_inst|Add74~13|cout
    Info (332115):     26.376      0.000 RR    IC  fifo_inst|Add74~9|cin
    Info (332115):     26.716      0.340 RF  CELL  fifo_inst|Add74~9|sumout
    Info (332115):     27.136      0.420 FF    IC  fifo_inst|Add30~21|datac
    Info (332115):     27.885      0.749 FF  CELL  fifo_inst|Add30~21|cout
    Info (332115):     27.885      0.000 FF    IC  fifo_inst|Add30~17|cin
    Info (332115):     27.885      0.000 FF  CELL  fifo_inst|Add30~17|cout
    Info (332115):     27.885      0.000 FF    IC  fifo_inst|Add30~29|cin
    Info (332115):     28.226      0.341 FF  CELL  fifo_inst|Add30~29|sumout
    Info (332115):     29.011      0.785 FF    IC  fifo_inst|Add26~29|datad
    Info (332115):     29.803      0.792 FF  CELL  fifo_inst|Add26~29|sumout
    Info (332115):     30.232      0.429 FF    IC  fifo_inst|rd_ptr~16|dataf
    Info (332115):     30.305      0.073 FF  CELL  fifo_inst|rd_ptr~16|combout
    Info (332115):     30.305      0.000 FF    IC  fifo_inst|rd_ptr[6]|d
    Info (332115):     30.527      0.222 FF  CELL  FIFO:fifo_inst|rd_ptr[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     30.837      5.837  R        clock network delay
    Info (332115):     31.502      0.665           clock pessimism removed
    Info (332115):     31.422     -0.080           clock uncertainty
    Info (332115):     31.422      0.000     uTsu  FIFO:fifo_inst|rd_ptr[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :    30.527
    Info (332115): Data Required Time :    31.422
    Info (332115): Slack              :     0.895 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.567
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.567 
    Info (332115): ===================================================================
    Info (332115): From Node    : FIFO:fifo_inst|wr_ptr[1]
    Info (332115): To Node      : FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           launch edge time
    Info (332115):     18.072      5.572  F        clock network delay
    Info (332115):     18.072      0.000     uTco  FIFO:fifo_inst|wr_ptr[1]
    Info (332115):     18.072      0.000 FF  CELL  fifo_inst|wr_ptr[1]|q
    Info (332115):     18.280      0.208 FF    IC  fifo_inst|Add2~9|dataf
    Info (332115):     18.352      0.072 FF  CELL  fifo_inst|Add2~9|sumout
    Info (332115):     18.513      0.161 FF    IC  fifo_inst|wr_ptr[1]~DUPLICATE|asdata
    Info (332115):     18.829      0.316 FF  CELL  FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     18.927      6.427  F        clock network delay
    Info (332115):     18.262     -0.665           clock pessimism removed
    Info (332115):     18.262      0.000           clock uncertainty
    Info (332115):     18.262      0.000      uTh  FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.829
    Info (332115): Data Required Time :    18.262
    Info (332115): Slack              :     0.567 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.483
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 9.483 
    Info (332115): ===================================================================
    Info (332115): From Node    : rst_n
    Info (332115): To Node      : FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.376      3.376  R        clock network delay
    Info (332115):      5.376      2.000  R  iExt  rst_n
    Info (332115):      5.376      0.000 RR    IC  rst_n~input|i
    Info (332115):      6.162      0.786 RR  CELL  rst_n~input|o
    Info (332115):      6.476      0.314 RR    IC  rst_n~inputCLKENA0|inclk
    Info (332115):      6.872      0.396 RR  CELL  rst_n~inputCLKENA0|outclk
    Info (332115):      8.492      1.620 RR    IC  fifo_inst|data_fifo_buffer[10][3]|clrn
    Info (332115):      9.031      0.539 RR  CELL  FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     18.067      5.567  F        clock network delay
    Info (332115):     18.594      0.527           clock pessimism removed
    Info (332115):     18.514     -0.080           clock uncertainty
    Info (332115):     18.514      0.000     uTsu  FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.031
    Info (332115): Data Required Time :    18.514
    Info (332115): Slack              :     9.483 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.002
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.002 
    Info (332115): ===================================================================
    Info (332115): From Node    : rst_n
    Info (332115): To Node      : FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.849      2.849  R        clock network delay
    Info (332115):      3.849      1.000  F  iExt  rst_n
    Info (332115):      3.849      0.000 FF    IC  rst_n~input|i
    Info (332115):      4.709      0.860 FF  CELL  rst_n~input|o
    Info (332115):      4.994      0.285 FF    IC  rst_n~inputCLKENA0|inclk
    Info (332115):      5.370      0.376 FF  CELL  rst_n~inputCLKENA0|outclk
    Info (332115):      6.684      1.314 FF    IC  fifo_inst|m_data_o[5][3]|clrn
    Info (332115):      7.075      0.391 FF  CELL  FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      6.600      6.600  R        clock network delay
    Info (332115):      6.073     -0.527           clock pessimism removed
    Info (332115):      6.073      0.000           clock uncertainty
    Info (332115):      6.073      0.000      uTh  FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.075
    Info (332115): Data Required Time :     6.073
    Info (332115): Slack              :     1.002 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[1]  to: clkout
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
Info (332146): Worst-case setup slack is 4.849
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.849               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.399
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.399               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 9.806
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.806               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 1.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.071               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.562               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     4.643               0.000 clk 
    Info (332119):    12.024               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.849
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.849 
    Info (332115): ===================================================================
    Info (332115): From Node    : FIFO:fifo_inst|m_full_o
    Info (332115): To Node      : s_ready_o
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           launch edge time
    Info (332115):     16.200      3.700  F        clock network delay
    Info (332115):     16.200      0.000     uTco  FIFO:fifo_inst|m_full_o
    Info (332115):     16.200      0.000 FF  CELL  fifo_inst|m_full_o|q
    Info (332115):     17.624      1.424 FF    IC  s_ready_o~output|i
    Info (332115):     19.450      1.826 FR  CELL  s_ready_o~output|o
    Info (332115):     19.450      0.000 RR  CELL  s_ready_o
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     26.586      1.586  R        clock network delay
    Info (332115):     26.879      0.293           clock pessimism removed
    Info (332115):     26.799     -0.080           clock uncertainty
    Info (332115):     24.299     -2.500  R  oExt  s_ready_o
    Info (332115): 
    Info (332115): Data Arrival Time  :    19.450
    Info (332115): Data Required Time :    24.299
    Info (332115): Slack              :     4.849 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.399
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.399 
    Info (332115): ===================================================================
    Info (332115): From Node    : FIFO:fifo_inst|wr_ptr[1]
    Info (332115): To Node      : FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           launch edge time
    Info (332115):     15.774      3.274  F        clock network delay
    Info (332115):     15.774      0.000     uTco  FIFO:fifo_inst|wr_ptr[1]
    Info (332115):     15.774      0.000 RR  CELL  fifo_inst|wr_ptr[1]|q
    Info (332115):     15.918      0.144 RR    IC  fifo_inst|Add2~9|dataf
    Info (332115):     15.953      0.035 RR  CELL  fifo_inst|Add2~9|sumout
    Info (332115):     16.069      0.116 RR    IC  fifo_inst|wr_ptr[1]~DUPLICATE|asdata
    Info (332115):     16.249      0.180 RR  CELL  FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     16.206      3.706  F        clock network delay
    Info (332115):     15.850     -0.356           clock pessimism removed
    Info (332115):     15.850      0.000           clock uncertainty
    Info (332115):     15.850      0.000      uTh  FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.249
    Info (332115): Data Required Time :    15.850
    Info (332115): Slack              :     0.399 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.806
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 9.806 
    Info (332115): ===================================================================
    Info (332115): From Node    : rst_n
    Info (332115): To Node      : FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.879      1.879  R        clock network delay
    Info (332115):      3.879      2.000  F  iExt  rst_n
    Info (332115):      3.879      0.000 FF    IC  rst_n~input|i
    Info (332115):      4.633      0.754 FF  CELL  rst_n~input|o
    Info (332115):      4.791      0.158 FF    IC  rst_n~inputCLKENA0|inclk
    Info (332115):      4.996      0.205 FF  CELL  rst_n~inputCLKENA0|outclk
    Info (332115):      5.951      0.955 FF    IC  fifo_inst|data_fifo_buffer[10][3]|clrn
    Info (332115):      6.184      0.233 FF  CELL  FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     15.777      3.277  F        clock network delay
    Info (332115):     16.070      0.293           clock pessimism removed
    Info (332115):     15.990     -0.080           clock uncertainty
    Info (332115):     15.990      0.000     uTsu  FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.184
    Info (332115): Data Required Time :    15.990
    Info (332115): Slack              :     9.806 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.071
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.071 
    Info (332115): ===================================================================
    Info (332115): From Node    : rst_n
    Info (332115): To Node      : FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.586      1.586  R        clock network delay
    Info (332115):      2.586      1.000  R  iExt  rst_n
    Info (332115):      2.586      0.000 RR    IC  rst_n~input|i
    Info (332115):      2.983      0.397 RR  CELL  rst_n~input|o
    Info (332115):      3.150      0.167 RR    IC  rst_n~inputCLKENA0|inclk
    Info (332115):      3.346      0.196 RR  CELL  rst_n~inputCLKENA0|outclk
    Info (332115):      4.368      1.022 RR    IC  fifo_inst|m_data_o[5][3]|clrn
    Info (332115):      4.589      0.221 RR  CELL  FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.811      3.811  R        clock network delay
    Info (332115):      3.518     -0.293           clock pessimism removed
    Info (332115):      3.518      0.000           clock uncertainty
    Info (332115):      3.518      0.000      uTh  FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.589
    Info (332115): Data Required Time :     3.518
    Info (332115): Slack              :     1.071 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[1]  to: clkout
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Rise) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) to clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110
Info (332146): Worst-case setup slack is 5.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.230               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case hold slack is 0.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.380               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case recovery slack is 9.807
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.807               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case removal slack is 1.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.075               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332146): Worst-case minimum pulse width slack is 1.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.562               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     4.632               0.000 clk 
    Info (332119):    12.029               0.000 clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.230
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.230 
    Info (332115): ===================================================================
    Info (332115): From Node    : FIFO:fifo_inst|m_full_o
    Info (332115): To Node      : s_ready_o
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           launch edge time
    Info (332115):     16.084      3.584  F        clock network delay
    Info (332115):     16.084      0.000     uTco  FIFO:fifo_inst|m_full_o
    Info (332115):     16.084      0.000 FF  CELL  fifo_inst|m_full_o|q
    Info (332115):     17.334      1.250 FF    IC  s_ready_o~output|i
    Info (332115):     19.002      1.668 FR  CELL  s_ready_o~output|o
    Info (332115):     19.002      0.000 RR  CELL  s_ready_o
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     25.000     25.000           latch edge time
    Info (332115):     26.546      1.546  R        clock network delay
    Info (332115):     26.812      0.266           clock pessimism removed
    Info (332115):     26.732     -0.080           clock uncertainty
    Info (332115):     24.232     -2.500  R  oExt  s_ready_o
    Info (332115): 
    Info (332115): Data Arrival Time  :    19.002
    Info (332115): Data Required Time :    24.232
    Info (332115): Slack              :     5.230 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.380
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.380 
    Info (332115): ===================================================================
    Info (332115): From Node    : FIFO:fifo_inst|wr_ptr[1]
    Info (332115): To Node      : FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           launch edge time
    Info (332115):     15.704      3.204  F        clock network delay
    Info (332115):     15.704      0.000     uTco  FIFO:fifo_inst|wr_ptr[1]
    Info (332115):     15.704      0.000 FF  CELL  fifo_inst|wr_ptr[1]|q
    Info (332115):     15.829      0.125 FF    IC  fifo_inst|Add2~9|dataf
    Info (332115):     15.866      0.037 FR  CELL  fifo_inst|Add2~9|sumout
    Info (332115):     15.967      0.101 RR    IC  fifo_inst|wr_ptr[1]~DUPLICATE|asdata
    Info (332115):     16.142      0.175 RR  CELL  FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     16.091      3.591  F        clock network delay
    Info (332115):     15.762     -0.329           clock pessimism removed
    Info (332115):     15.762      0.000           clock uncertainty
    Info (332115):     15.762      0.000      uTh  FIFO:fifo_inst|wr_ptr[1]~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.142
    Info (332115): Data Required Time :    15.762
    Info (332115): Slack              :     0.380 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.807
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 9.807 
    Info (332115): ===================================================================
    Info (332115): From Node    : rst_n
    Info (332115): To Node      : FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.812      1.812  R        clock network delay
    Info (332115):      3.812      2.000  F  iExt  rst_n
    Info (332115):      3.812      0.000 FF    IC  rst_n~input|i
    Info (332115):      4.566      0.754 FF  CELL  rst_n~input|o
    Info (332115):      4.724      0.158 FF    IC  rst_n~inputCLKENA0|inclk
    Info (332115):      4.933      0.209 FF  CELL  rst_n~inputCLKENA0|outclk
    Info (332115):      5.869      0.936 FF    IC  fifo_inst|data_fifo_buffer[10][3]|clrn
    Info (332115):      6.084      0.215 FF  CELL  FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     12.500     12.500           latch edge time
    Info (332115):     15.705      3.205  F        clock network delay
    Info (332115):     15.971      0.266           clock pessimism removed
    Info (332115):     15.891     -0.080           clock uncertainty
    Info (332115):     15.891      0.000     uTsu  FIFO:fifo_inst|data_fifo_buffer[10][3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.084
    Info (332115): Data Required Time :    15.891
    Info (332115): Slack              :     9.807 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.075
    Info (332115): -to_clock [get_clocks {clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.075 
    Info (332115): ===================================================================
    Info (332115): From Node    : rst_n
    Info (332115): To Node      : FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): Launch Clock : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): Latch Clock  : clockDecrease_inst|clockdecrease_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.546      1.546  R        clock network delay
    Info (332115):      2.546      1.000  R  iExt  rst_n
    Info (332115):      2.546      0.000 RR    IC  rst_n~input|i
    Info (332115):      2.932      0.386 RR  CELL  rst_n~input|o
    Info (332115):      3.099      0.167 RR    IC  rst_n~inputCLKENA0|inclk
    Info (332115):      3.298      0.199 RR  CELL  rst_n~inputCLKENA0|outclk
    Info (332115):      4.304      1.006 RR    IC  fifo_inst|m_data_o[5][3]|clrn
    Info (332115):      4.512      0.208 RR  CELL  FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.703      3.703  R        clock network delay
    Info (332115):      3.437     -0.266           clock pessimism removed
    Info (332115):      3.437      0.000           clock uncertainty
    Info (332115):      3.437      0.000      uTh  FIFO:fifo_inst|m_data_o[5][3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.512
    Info (332115): Data Required Time :     3.437
    Info (332115): Slack              :     1.075 
    Info (332115): ===================================================================
    Info (332115): 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 5127 megabytes
    Info: Processing ended: Sat Jul  8 15:27:18 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:17


