{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 22:32:58 2007 " "Info: Processing started: Tue Nov 20 22:32:58 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MemAndComTest -c MemAndComTest " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MemAndComTest -c MemAndComTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/ACX705AKM_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/ACX705AKM_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ACX705AKM_Ctrl " "Info: Found entity 1: ACX705AKM_Ctrl" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/ComCtrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/ComCtrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComCtrl " "Info: Found entity 1: ComCtrl" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Debounce.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Info: Found entity 1: Debounce" {  } { { "Source/Debounce.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Debounce.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Flip.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Flip.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flip " "Info: Found entity 1: Flip" {  } { { "Source/Flip.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Flip.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "FrameCtrl.v(94) " "Warning (10273): Verilog HDL warning at FrameCtrl.v(94): extended using \"x\" or \"z\"" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 94 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/FrameCtrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/FrameCtrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameCtrl " "Info: Found entity 1: FrameCtrl" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Line.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/Line.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line " "Info: Found entity 1: Line" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/MemAndComTest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/MemAndComTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAndComTest " "Info: Found entity 1: MemAndComTest" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/SSHLEDMDCtrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/SSHLEDMDCtrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SSHLEDMDCtrl " "Info: Found entity 1: SSHLEDMDCtrl" {  } { { "Source/SSHLEDMDCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/SSHLEDMDCtrl.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/tbClk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/tbClk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbClk " "Info: Found entity 1: tbClk" {  } { { "Source/tbClk.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/tbClk.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/tbMemAndComTest.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Source/tbMemAndComTest.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbswankmania_HDL " "Info: Found entity 1: tbswankmania_HDL" {  } { { "Source/tbMemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/tbMemAndComTest.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Source/Triangle.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file Source/Triangle.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MemAndComTest " "Info: Elaborating entity \"MemAndComTest\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[17\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[17\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[16\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[16\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[15\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[15\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[14\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[14\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[13\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[13\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[12\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[12\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[11\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[11\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[10\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[10\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[9\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[9\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[8\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[8\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[7\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[7\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[6\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[6\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[5\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[5\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[4\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[4\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDR\[3\] MemAndComTest.v(22) " "Warning (10034): Output port \"oLEDR\[3\]\" at MemAndComTest.v(22) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[8\] MemAndComTest.v(23) " "Warning (10034): Output port \"oLEDG\[8\]\" at MemAndComTest.v(23) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[7\] MemAndComTest.v(23) " "Warning (10034): Output port \"oLEDG\[7\]\" at MemAndComTest.v(23) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[6\] MemAndComTest.v(23) " "Warning (10034): Output port \"oLEDG\[6\]\" at MemAndComTest.v(23) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[5\] MemAndComTest.v(23) " "Warning (10034): Output port \"oLEDG\[5\]\" at MemAndComTest.v(23) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[4\] MemAndComTest.v(23) " "Warning (10034): Output port \"oLEDG\[4\]\" at MemAndComTest.v(23) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[3\] MemAndComTest.v(23) " "Warning (10034): Output port \"oLEDG\[3\]\" at MemAndComTest.v(23) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[2\] MemAndComTest.v(23) " "Warning (10034): Output port \"oLEDG\[2\]\" at MemAndComTest.v(23) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[1\] MemAndComTest.v(23) " "Warning (10034): Output port \"oLEDG\[1\]\" at MemAndComTest.v(23) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oLEDG\[0\] MemAndComTest.v(23) " "Warning (10034): Output port \"oLEDG\[0\]\" at MemAndComTest.v(23) has no driver" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lib/PLL_Sys.v 1 1 " "Warning: Using design file lib/PLL_Sys.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_Sys " "Info: Found entity 1: PLL_Sys" {  } { { "lib/PLL_Sys.v" "" { Text "C:/user/swankmania/MemAndComTest/lib/PLL_Sys.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_Sys PLL_Sys:PLL_Sys0 " "Info: Elaborating entity \"PLL_Sys\" for hierarchy \"PLL_Sys:PLL_Sys0\"" {  } { { "Source/MemAndComTest.v" "PLL_Sys0" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 476 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_Sys:PLL_Sys0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\"" {  } { { "lib/PLL_Sys.v" "altpll_component" { Text "C:/user/swankmania/MemAndComTest/lib/PLL_Sys.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_Sys:PLL_Sys0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\"" {  } { { "lib/PLL_Sys.v" "" { Text "C:/user/swankmania/MemAndComTest/lib/PLL_Sys.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComCtrl ComCtrl:ComCtrl0 " "Info: Elaborating entity \"ComCtrl\" for hierarchy \"ComCtrl:ComCtrl0\"" {  } { { "Source/MemAndComTest.v" "ComCtrl0" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 157 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_Cmd ComCtrl.v(59) " "Warning (10036): Verilog HDL or VHDL warning at ComCtrl.v(59): object \"FIFO_Cmd\" assigned a value but never read" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_2085_UNCONVERTED" "ComCtrl.v(195) " "Warning (10763): Verilog HDL warning at ComCtrl.v(195): overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 195 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: overlapping case item expressions are non-constant or contain don't care bits - unable to check case statement for completeness" 0 0 "" 0}
{ "Warning" "WVRFX_SV_1019_UNCONVERTED" "ComCtrl.v(195) " "Warning (10829): SystemVerilog warning at ComCtrl.v(195): unique case statement has overlapping case items" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 195 0 0 } }  } 0 10829 "SystemVerilog warning at %1!s!: unique case statement has overlapping case items" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX2\[7\] ComCtrl.v(28) " "Warning (10034): Output port \"oX2\[7\]\" at ComCtrl.v(28) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX2\[6\] ComCtrl.v(28) " "Warning (10034): Output port \"oX2\[6\]\" at ComCtrl.v(28) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX2\[5\] ComCtrl.v(28) " "Warning (10034): Output port \"oX2\[5\]\" at ComCtrl.v(28) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX2\[4\] ComCtrl.v(28) " "Warning (10034): Output port \"oX2\[4\]\" at ComCtrl.v(28) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX2\[3\] ComCtrl.v(28) " "Warning (10034): Output port \"oX2\[3\]\" at ComCtrl.v(28) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX2\[2\] ComCtrl.v(28) " "Warning (10034): Output port \"oX2\[2\]\" at ComCtrl.v(28) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX2\[1\] ComCtrl.v(28) " "Warning (10034): Output port \"oX2\[1\]\" at ComCtrl.v(28) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oX2\[0\] ComCtrl.v(28) " "Warning (10034): Output port \"oX2\[0\]\" at ComCtrl.v(28) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY2\[7\] ComCtrl.v(29) " "Warning (10034): Output port \"oY2\[7\]\" at ComCtrl.v(29) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY2\[6\] ComCtrl.v(29) " "Warning (10034): Output port \"oY2\[6\]\" at ComCtrl.v(29) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY2\[5\] ComCtrl.v(29) " "Warning (10034): Output port \"oY2\[5\]\" at ComCtrl.v(29) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY2\[4\] ComCtrl.v(29) " "Warning (10034): Output port \"oY2\[4\]\" at ComCtrl.v(29) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY2\[3\] ComCtrl.v(29) " "Warning (10034): Output port \"oY2\[3\]\" at ComCtrl.v(29) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY2\[2\] ComCtrl.v(29) " "Warning (10034): Output port \"oY2\[2\]\" at ComCtrl.v(29) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY2\[1\] ComCtrl.v(29) " "Warning (10034): Output port \"oY2\[1\]\" at ComCtrl.v(29) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oY2\[0\] ComCtrl.v(29) " "Warning (10034): Output port \"oY2\[0\]\" at ComCtrl.v(29) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oTriangle ComCtrl.v(32) " "Warning (10034): Output port \"oTriangle\" at ComCtrl.v(32) has no driver" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce ComCtrl:ComCtrl0\|Debounce:Debounce0 " "Info: Elaborating entity \"Debounce\" for hierarchy \"ComCtrl:ComCtrl0\|Debounce:Debounce0\"" {  } { { "Source/ComCtrl.v" "Debounce0" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 104 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lib/ComFIFO.v 1 1 " "Warning: Using design file lib/ComFIFO.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ComFIFO " "Info: Found entity 1: ComFIFO" {  } { { "lib/ComFIFO.v" "" { Text "C:/user/swankmania/MemAndComTest/lib/ComFIFO.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComFIFO ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0 " "Info: Elaborating entity \"ComFIFO\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\"" {  } { { "Source/ComCtrl.v" "ComFIFO0" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/scfifo.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/scfifo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo " "Info: Found entity 1: scfifo" {  } { { "scfifo.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/scfifo.tdf" 236 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\"" {  } { { "lib/ComFIFO.v" "scfifo_component" { Text "C:/user/swankmania/MemAndComTest/lib/ComFIFO.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\"" {  } { { "lib/ComFIFO.v" "" { Text "C:/user/swankmania/MemAndComTest/lib/ComFIFO.v" 83 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9h31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_9h31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9h31 " "Info: Found entity 1: scfifo_9h31" {  } { { "db/scfifo_9h31.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/scfifo_9h31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9h31 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated " "Info: Elaborating entity \"scfifo_9h31\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_cn31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_cn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_cn31 " "Info: Found entity 1: a_dpfifo_cn31" {  } { { "db/a_dpfifo_cn31.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/a_dpfifo_cn31.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_cn31 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo " "Info: Elaborating entity \"a_dpfifo_cn31\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\"" {  } { { "db/scfifo_9h31.tdf" "dpfifo" { Text "C:/user/swankmania/MemAndComTest/db/scfifo_9h31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j2e1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_j2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j2e1 " "Info: Found entity 1: altsyncram_j2e1" {  } { { "db/altsyncram_j2e1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_j2e1.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j2e1 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram " "Info: Elaborating entity \"altsyncram_j2e1\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\"" {  } { { "db/a_dpfifo_cn31.tdf" "FIFOram" { Text "C:/user/swankmania/MemAndComTest/db/a_dpfifo_cn31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ejj1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ejj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ejj1 " "Info: Found entity 1: altsyncram_ejj1" {  } { { "db/altsyncram_ejj1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_ejj1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ejj1 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1 " "Info: Elaborating entity \"altsyncram_ejj1\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\"" {  } { { "db/altsyncram_j2e1.tdf" "altsyncram1" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_j2e1.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Info: Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/cntr_g5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|cntr_g5b:rd_ptr_msb " "Info: Elaborating entity \"cntr_g5b\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|cntr_g5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_cn31.tdf" "rd_ptr_msb" { Text "C:/user/swankmania/MemAndComTest/db/a_dpfifo_cn31.tdf" 60 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_477.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_477.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_477 " "Info: Found entity 1: cntr_477" {  } { { "db/cntr_477.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/cntr_477.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_477 ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|cntr_477:usedw_counter " "Info: Elaborating entity \"cntr_477\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|cntr_477:usedw_counter\"" {  } { { "db/a_dpfifo_cn31.tdf" "usedw_counter" { Text "C:/user/swankmania/MemAndComTest/db/a_dpfifo_cn31.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o6b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_o6b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o6b " "Info: Found entity 1: cntr_o6b" {  } { { "db/cntr_o6b.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/cntr_o6b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_o6b ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|cntr_o6b:wr_ptr " "Info: Elaborating entity \"cntr_o6b\" for hierarchy \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|cntr_o6b:wr_ptr\"" {  } { { "db/a_dpfifo_cn31.tdf" "wr_ptr" { Text "C:/user/swankmania/MemAndComTest/db/a_dpfifo_cn31.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lib/CmdDecoder.v 1 1 " "Warning: Using design file lib/CmdDecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CmdDecoder " "Info: Found entity 1: CmdDecoder" {  } { { "lib/CmdDecoder.v" "" { Text "C:/user/swankmania/MemAndComTest/lib/CmdDecoder.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CmdDecoder ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0 " "Info: Elaborating entity \"CmdDecoder\" for hierarchy \"ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\"" {  } { { "Source/ComCtrl.v" "CmdDecoder0" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_decode.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component " "Info: Elaborating entity \"lpm_decode\" for hierarchy \"ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component\"" {  } { { "lib/CmdDecoder.v" "lpm_decode_component" { Text "C:/user/swankmania/MemAndComTest/lib/CmdDecoder.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component " "Info: Elaborated megafunction instantiation \"ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component\"" {  } { { "lib/CmdDecoder.v" "" { Text "C:/user/swankmania/MemAndComTest/lib/CmdDecoder.v" 120 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Info: Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/decode_c8f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated " "Info: Elaborating entity \"decode_c8f\" for hierarchy \"ComCtrl:ComCtrl0\|CmdDecoder:CmdDecoder0\|lpm_decode:lpm_decode_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACX705AKM_Ctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0 " "Info: Elaborating entity \"ACX705AKM_Ctrl\" for hierarchy \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\"" {  } { { "Source/MemAndComTest.v" "ACX705AKM_Ctrl0" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 200 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ACX705AKM_Ctrl.v(94) " "Warning (10230): Verilog HDL assignment warning at ACX705AKM_Ctrl.v(94): truncated value with size 32 to match size of target (16)" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCtrl FrameCtrl:FrameCtrl0 " "Info: Elaborating entity \"FrameCtrl\" for hierarchy \"FrameCtrl:FrameCtrl0\"" {  } { { "Source/MemAndComTest.v" "FrameCtrl0" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 FrameCtrl.v(82) " "Warning (10230): Verilog HDL assignment warning at FrameCtrl.v(82): truncated value with size 16 to match size of target (9)" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 FrameCtrl.v(83) " "Warning (10230): Verilog HDL assignment warning at FrameCtrl.v(83): truncated value with size 16 to match size of target (9)" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "lib/FrameA.v 1 1 " "Warning: Using design file lib/FrameA.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FrameA " "Info: Found entity 1: FrameA" {  } { { "lib/FrameA.v" "" { Text "C:/user/swankmania/MemAndComTest/lib/FrameA.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameA FrameCtrl:FrameCtrl0\|FrameA:FrameA0 " "Info: Elaborating entity \"FrameA\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\"" {  } { { "Source/FrameCtrl.v" "FrameA0" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../altera/72/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\"" {  } { { "lib/FrameA.v" "altsyncram_component" { Text "C:/user/swankmania/MemAndComTest/lib/FrameA.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\"" {  } { { "lib/FrameA.v" "" { Text "C:/user/swankmania/MemAndComTest/lib/FrameA.v" 80 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sqa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_sqa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sqa1 " "Info: Found entity 1: altsyncram_sqa1" {  } { { "db/altsyncram_sqa1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sqa1 FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated " "Info: Elaborating entity \"altsyncram_sqa1\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jpa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_jpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jpa " "Info: Found entity 1: decode_jpa" {  } { { "db/decode_jpa.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/decode_jpa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jpa FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3 " "Info: Elaborating entity \"decode_jpa\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3\"" {  } { { "db/altsyncram_sqa1.tdf" "decode3" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jpa FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:deep_decode " "Info: Elaborating entity \"decode_jpa\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:deep_decode\"" {  } { { "db/altsyncram_sqa1.tdf" "deep_decode" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4kb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_4kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4kb " "Info: Found entity 1: mux_4kb" {  } { { "db/mux_4kb.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/mux_4kb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4kb FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|mux_4kb:mux2 " "Info: Elaborating entity \"mux_4kb\" for hierarchy \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|mux_4kb:mux2\"" {  } { { "db/altsyncram_sqa1.tdf" "mux2" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line Line:Line0 " "Info: Elaborating entity \"Line\" for hierarchy \"Line:Line0\"" {  } { { "Source/MemAndComTest.v" "Line0" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 259 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Line.v(70) " "Warning (10230): Verilog HDL assignment warning at Line.v(70): truncated value with size 32 to match size of target (16)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line.v(101) " "Warning (10230): Verilog HDL assignment warning at Line.v(101): truncated value with size 32 to match size of target (9)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(105) " "Warning (10230): Verilog HDL assignment warning at Line.v(105): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(106) " "Warning (10230): Verilog HDL assignment warning at Line.v(106): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line.v(113) " "Warning (10230): Verilog HDL assignment warning at Line.v(113): truncated value with size 32 to match size of target (9)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(117) " "Warning (10230): Verilog HDL assignment warning at Line.v(117): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(118) " "Warning (10230): Verilog HDL assignment warning at Line.v(118): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line.v(125) " "Warning (10230): Verilog HDL assignment warning at Line.v(125): truncated value with size 32 to match size of target (9)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(129) " "Warning (10230): Verilog HDL assignment warning at Line.v(129): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(130) " "Warning (10230): Verilog HDL assignment warning at Line.v(130): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Line.v(137) " "Warning (10230): Verilog HDL assignment warning at Line.v(137): truncated value with size 32 to match size of target (9)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(141) " "Warning (10230): Verilog HDL assignment warning at Line.v(141): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(142) " "Warning (10230): Verilog HDL assignment warning at Line.v(142): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(153) " "Warning (10230): Verilog HDL assignment warning at Line.v(153): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Line.v(154) " "Warning (10230): Verilog HDL assignment warning at Line.v(154): truncated value with size 9 to match size of target (8)" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flip Flip:Flip0 " "Info: Elaborating entity \"Flip\" for hierarchy \"Flip:Flip0\"" {  } { { "Source/MemAndComTest.v" "Flip0" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 284 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSHLEDMDCtrl SSHLEDMDCtrl:gSSHLEDMDCtrl\[0\].Digit " "Info: Elaborating entity \"SSHLEDMDCtrl\" for hierarchy \"SSHLEDMDCtrl:gSSHLEDMDCtrl\[0\].Digit\"" {  } { { "Source/MemAndComTest.v" "gSSHLEDMDCtrl\[0\].Digit" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 304 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Line:Line0\|_LastStep\[8\] data_in GND " "Warning (14130): Reduced register \"Line:Line0\|_LastStep\[8\]\" with stuck data_in port to stuck value GND" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[5\] data_in GND " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[5\]\" with stuck data_in port to stuck value GND" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[4\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[4\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[4\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[3\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[3\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[2\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[2\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[1\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[1\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[0\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[0\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[6\] data_in GND " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[6\]\" with stuck data_in port to stuck value GND" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[7\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[7\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[3\]\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[0\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[0\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[1\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[1\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[1\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[1\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[2\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[2\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[2\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[3\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[3\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[3\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[3\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[4\] data_in GND " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[4\]\" with stuck data_in port to stuck value GND" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[5\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[5\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[5\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[5\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[6\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[6\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[6\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[6\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[7\] High " "Info: Power-up level of register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[7\] data_in VCC " "Warning (14130): Reduced register \"ComCtrl:ComCtrl0\|_VertexBuf\[2\]\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 174 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "Line:Line0\|_LastStep\[7\] High " "Info: Power-up level of register \"Line:Line0\|_LastStep\[7\]\" is not specified -- using power-up level of High to minimize register" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 90 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Line:Line0\|_LastStep\[7\] data_in VCC " "Warning (14130): Reduced register \"Line:Line0\|_LastStep\[7\]\" with stuck data_in port to stuck value VCC" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 90 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[0\]~23 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[0\]~23 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[1\] " "Warning: The bidir \"ioGPIO0\[1\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[2\]~21 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[2\]~21 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[3\] " "Warning: The bidir \"ioGPIO0\[3\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[4\]~19 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[4\]~19 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[5\] " "Warning: The bidir \"ioGPIO0\[5\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[6\]~17 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[6\]~17 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[7\] " "Warning: The bidir \"ioGPIO0\[7\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[8\]~15 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[8\]~15 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[9\] " "Warning: The bidir \"ioGPIO0\[9\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[10\]~13 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[10\]~13 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[11\] " "Warning: The bidir \"ioGPIO0\[11\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[12\]~11 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[12\]~11 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[13\] " "Warning: The bidir \"ioGPIO0\[13\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[14\]~9 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[14\]~9 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[15\] " "Warning: The bidir \"ioGPIO0\[15\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[16\]~7 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[16\]~7 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[17\] " "Warning: The bidir \"ioGPIO0\[17\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[18\]~5 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[18\]~5 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[19\] " "Warning: The bidir \"ioGPIO0\[19\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[20\]~3 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[20\]~3 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ioGPIO0\[21\] " "Warning: The bidir \"ioGPIO0\[21\]\" has no source; inserted an always disabled tri-state buffer." {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "The bidir \"%1!s!\" has no source; inserted an always disabled tri-state buffer." 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO0\[22\]~1 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO0\[22\]~1 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO0\[23\]~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO0\[23\]~0 that it feeds" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 155 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[0\]~25 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[0\]~25 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[1\]~24 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[1\]~24 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[2\]~23 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[2\]~23 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[3\]~22 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[3\]~22 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[4\]~21 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[4\]~21 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[5\]~20 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[5\]~20 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[6\]~19 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[6\]~19 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[7\]~18 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[7\]~18 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[8\]~17 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[8\]~17 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[9\]~16 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[9\]~16 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[10\]~15 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[10\]~15 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[11\]~14 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[11\]~14 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[12\]~13 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[12\]~13 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[13\]~12 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[13\]~12 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[14\]~11 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[14\]~11 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[15\]~10 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[15\]~10 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[16\]~9 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[16\]~9 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[17\]~8 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[17\]~8 that it feeds" {  } { { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[18\]~7 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[18\]~7 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[19\]~6 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[19\]~6 that it feeds" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 155 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[20\]~5 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[20\]~5 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[21\]~4 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[21\]~4 that it feeds" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 155 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[22\]~3 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[22\]~3 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[23\]~2 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[23\]~2 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ioGPIO1\[24\]~1 " "Warning: Replaced VCC or GND feeding tri-state bus ioGPIO1\[24\]~1 with an always-enabled tri-state buffer" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Replaced VCC or GND feeding tri-state bus %1!s! with an always-enabled tri-state buffer" 0 0 "" 0}
{ "Warning" "WOPT_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ioGPIO1\[25\]~0 " "Warning: Inserted an always-enabled tri-state buffer between logic and the tri-state bus ioGPIO1\[25\]~0 that it feeds" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "Inserted an always-enabled tri-state buffer between logic and the tri-state bus %1!s! that it feeds" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Flip:Flip0\|_Done Flip:Flip0\|_WrEn " "Info: Duplicate register \"Flip:Flip0\|_Done\" merged to single register \"Flip:Flip0\|_WrEn\"" {  } { { "Source/Flip.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Flip.v" 33 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WOPT_MLS_ENABLED_OE" "" "Warning: TRI or OPNDRN buffers permanently enabled" { { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO0\[23\]~48 " "Warning: Node \"ioGPIO0\[23\]~48\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[1\]~40 " "Warning: Node \"ioGPIO1\[1\]~40\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[3\]~42 " "Warning: Node \"ioGPIO1\[3\]~42\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[5\]~44 " "Warning: Node \"ioGPIO1\[5\]~44\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[7\]~46 " "Warning: Node \"ioGPIO1\[7\]~46\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[9\]~48 " "Warning: Node \"ioGPIO1\[9\]~48\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[11\]~50 " "Warning: Node \"ioGPIO1\[11\]~50\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[13\]~52 " "Warning: Node \"ioGPIO1\[13\]~52\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[15\]~54 " "Warning: Node \"ioGPIO1\[15\]~54\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[17\]~56 " "Warning: Node \"ioGPIO1\[17\]~56\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[19\]~58 " "Warning: Node \"ioGPIO1\[19\]~58\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[21\]~60 " "Warning: Node \"ioGPIO1\[21\]~60\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[23\]~62 " "Warning: Node \"ioGPIO1\[23\]~62\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0} { "Warning" "WOPT_MLS_NODE_NAME" "ioGPIO1\[25\]~64 " "Warning: Node \"ioGPIO1\[25\]~64\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[3\] GND " "Warning (13410): Pin \"oLEDR\[3\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[4\] GND " "Warning (13410): Pin \"oLEDR\[4\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[5\] GND " "Warning (13410): Pin \"oLEDR\[5\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[6\] GND " "Warning (13410): Pin \"oLEDR\[6\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[7\] GND " "Warning (13410): Pin \"oLEDR\[7\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[8\] GND " "Warning (13410): Pin \"oLEDR\[8\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[9\] GND " "Warning (13410): Pin \"oLEDR\[9\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[10\] GND " "Warning (13410): Pin \"oLEDR\[10\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[11\] GND " "Warning (13410): Pin \"oLEDR\[11\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[12\] GND " "Warning (13410): Pin \"oLEDR\[12\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[13\] GND " "Warning (13410): Pin \"oLEDR\[13\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[14\] GND " "Warning (13410): Pin \"oLEDR\[14\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[15\] GND " "Warning (13410): Pin \"oLEDR\[15\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[16\] GND " "Warning (13410): Pin \"oLEDR\[16\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDR\[17\] GND " "Warning (13410): Pin \"oLEDR\[17\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[0\] GND " "Warning (13410): Pin \"oLEDG\[0\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[1\] GND " "Warning (13410): Pin \"oLEDG\[1\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[2\] GND " "Warning (13410): Pin \"oLEDG\[2\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[3\] GND " "Warning (13410): Pin \"oLEDG\[3\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[4\] GND " "Warning (13410): Pin \"oLEDG\[4\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[5\] GND " "Warning (13410): Pin \"oLEDG\[5\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[6\] GND " "Warning (13410): Pin \"oLEDG\[6\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[7\] GND " "Warning (13410): Pin \"oLEDG\[7\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oLEDG\[8\] GND " "Warning (13410): Pin \"oLEDG\[8\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[0\] GND " "Warning (13410): Pin \"oHex7\[0\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[1\] GND " "Warning (13410): Pin \"oHex7\[1\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[2\] GND " "Warning (13410): Pin \"oHex7\[2\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[3\] GND " "Warning (13410): Pin \"oHex7\[3\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[4\] GND " "Warning (13410): Pin \"oHex7\[4\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[5\] GND " "Warning (13410): Pin \"oHex7\[5\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex7\[6\] VCC " "Warning (13410): Pin \"oHex7\[6\]\" stuck at VCC" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[0\] GND " "Warning (13410): Pin \"oHex6\[0\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[1\] GND " "Warning (13410): Pin \"oHex6\[1\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[2\] GND " "Warning (13410): Pin \"oHex6\[2\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[3\] GND " "Warning (13410): Pin \"oHex6\[3\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[4\] GND " "Warning (13410): Pin \"oHex6\[4\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[5\] GND " "Warning (13410): Pin \"oHex6\[5\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex6\[6\] VCC " "Warning (13410): Pin \"oHex6\[6\]\" stuck at VCC" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[0\] GND " "Warning (13410): Pin \"oHex5\[0\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[1\] GND " "Warning (13410): Pin \"oHex5\[1\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[2\] GND " "Warning (13410): Pin \"oHex5\[2\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[3\] GND " "Warning (13410): Pin \"oHex5\[3\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[4\] GND " "Warning (13410): Pin \"oHex5\[4\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[5\] GND " "Warning (13410): Pin \"oHex5\[5\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex5\[6\] VCC " "Warning (13410): Pin \"oHex5\[6\]\" stuck at VCC" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[0\] GND " "Warning (13410): Pin \"oHex4\[0\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[1\] GND " "Warning (13410): Pin \"oHex4\[1\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[2\] GND " "Warning (13410): Pin \"oHex4\[2\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[3\] GND " "Warning (13410): Pin \"oHex4\[3\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[4\] GND " "Warning (13410): Pin \"oHex4\[4\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[5\] GND " "Warning (13410): Pin \"oHex4\[5\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oHex4\[6\] VCC " "Warning (13410): Pin \"oHex4\[6\]\" stuck at VCC" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_A\[16\] GND " "Warning (13410): Pin \"oSRAM_A\[16\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_A\[17\] GND " "Warning (13410): Pin \"oSRAM_A\[17\]\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_CE_ GND " "Warning (13410): Pin \"oSRAM_CE_\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_LB_ GND " "Warning (13410): Pin \"oSRAM_LB_\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_UB_ GND " "Warning (13410): Pin \"oSRAM_UB_\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "oSRAM_OE_ GND " "Warning (13410): Pin \"oSRAM_OE_\" stuck at GND" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Line:Line0\|_Y\[8\] " "Info: Register \"Line:Line0\|_Y\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/user/swankmania/MemAndComTest/MemAndComTest.map.smsg " "Info: Generated suppressed messages file C:/user/swankmania/MemAndComTest/MemAndComTest.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Warning: Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iClk27 " "Warning (15610): No output dependent on input pin \"iClk27\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 14 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[0\] " "Warning (15610): No output dependent on input pin \"iSwitch\[0\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[1\] " "Warning (15610): No output dependent on input pin \"iSwitch\[1\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[2\] " "Warning (15610): No output dependent on input pin \"iSwitch\[2\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[3\] " "Warning (15610): No output dependent on input pin \"iSwitch\[3\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[4\] " "Warning (15610): No output dependent on input pin \"iSwitch\[4\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[5\] " "Warning (15610): No output dependent on input pin \"iSwitch\[5\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[6\] " "Warning (15610): No output dependent on input pin \"iSwitch\[6\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[7\] " "Warning (15610): No output dependent on input pin \"iSwitch\[7\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[8\] " "Warning (15610): No output dependent on input pin \"iSwitch\[8\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[9\] " "Warning (15610): No output dependent on input pin \"iSwitch\[9\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[10\] " "Warning (15610): No output dependent on input pin \"iSwitch\[10\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[11\] " "Warning (15610): No output dependent on input pin \"iSwitch\[11\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[12\] " "Warning (15610): No output dependent on input pin \"iSwitch\[12\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[13\] " "Warning (15610): No output dependent on input pin \"iSwitch\[13\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[14\] " "Warning (15610): No output dependent on input pin \"iSwitch\[14\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[15\] " "Warning (15610): No output dependent on input pin \"iSwitch\[15\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[16\] " "Warning (15610): No output dependent on input pin \"iSwitch\[16\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iSwitch\[17\] " "Warning (15610): No output dependent on input pin \"iSwitch\[17\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 18 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iButton_\[0\] " "Warning (15610): No output dependent on input pin \"iButton_\[0\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iButton_\[1\] " "Warning (15610): No output dependent on input pin \"iButton_\[1\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iButton_\[2\] " "Warning (15610): No output dependent on input pin \"iButton_\[2\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iButton_\[3\] " "Warning (15610): No output dependent on input pin \"iButton_\[3\]\"" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 19 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1123 " "Info: Implemented 1123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Info: Implemented 106 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_BIDIRS" "66 " "Info: Implemented 66 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "826 " "Info: Implemented 826 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "100 " "Info: Implemented 100 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 232 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 232 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Allocated 157 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 22:33:09 2007 " "Info: Processing ended: Tue Nov 20 22:33:09 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 22:33:10 2007 " "Info: Processing started: Tue Nov 20 22:33:10 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MemAndComTest -c MemAndComTest " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MemAndComTest -c MemAndComTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "MemAndComTest EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"MemAndComTest\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|pll Cyclone II " "Info: Implemented PLL \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 8 25 0 0 " "Info: Implementing clock multiplication of 8, clock division of 25, and phase shift of 0 degrees (0 ps) for PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "Implemented PLL \"%1!s!\" as %2!s! PLL type" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "1298 Top " "Info: Previous placement does not exist for 1298 of 1298 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1) " "Info: Automatically promoted node PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 518 3 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK  " "Info: Automatically promoted node ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ioGPIO1\[25\] " "Info: Destination node ioGPIO1\[25\]" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[25] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[25\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[25] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a " "Info: Destination node ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK100a" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 58 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK100a } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~2 " "Info: Destination node ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~2" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~2 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_CLK " "Warning: Node \"iTD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[0\] " "Warning: Node \"iTD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[1\] " "Warning: Node \"iTD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[2\] " "Warning: Node \"iTD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[3\] " "Warning: Node \"iTD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[4\] " "Warning: Node \"iTD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[5\] " "Warning: Node \"iTD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[6\] " "Warning: Node \"iTD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_DATA\[7\] " "Warning: Node \"iTD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_HS " "Warning: Node \"iTD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iTD_VS " "Warning: Node \"iTD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iTD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUSB_DACK1_ " "Warning: Node \"iUSB_DACK1_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iUSB_DACK1_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUSB_DACK2_ " "Warning: Node \"iUSB_DACK2_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iUSB_DACK2_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUSB_INT1 " "Warning: Node \"iUSB_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iUSB_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iUSB_INT2 " "Warning: Node \"iUSB_INT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "iUSB_INT2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[24\] " "Warning: Node \"ioGPIO0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[25\] " "Warning: Node \"ioGPIO0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[26\] " "Warning: Node \"ioGPIO0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[27\] " "Warning: Node \"ioGPIO0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[28\] " "Warning: Node \"ioGPIO0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[29\] " "Warning: Node \"ioGPIO0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[30\] " "Warning: Node \"ioGPIO0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[31\] " "Warning: Node \"ioGPIO0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[32\] " "Warning: Node \"ioGPIO0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[33\] " "Warning: Node \"ioGPIO0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[34\] " "Warning: Node \"ioGPIO0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO0\[35\] " "Warning: Node \"ioGPIO0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[26\] " "Warning: Node \"ioGPIO1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[27\] " "Warning: Node \"ioGPIO1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[28\] " "Warning: Node \"ioGPIO1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[29\] " "Warning: Node \"ioGPIO1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[30\] " "Warning: Node \"ioGPIO1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[31\] " "Warning: Node \"ioGPIO1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[32\] " "Warning: Node \"ioGPIO1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[33\] " "Warning: Node \"ioGPIO1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[34\] " "Warning: Node \"ioGPIO1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioGPIO1\[35\] " "Warning: Node \"ioGPIO1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioI2C_SDAT " "Warning: Node \"ioI2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioI2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[0\] " "Warning: Node \"ioSDRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[10\] " "Warning: Node \"ioSDRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[11\] " "Warning: Node \"ioSDRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[12\] " "Warning: Node \"ioSDRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[13\] " "Warning: Node \"ioSDRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[14\] " "Warning: Node \"ioSDRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[15\] " "Warning: Node \"ioSDRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[1\] " "Warning: Node \"ioSDRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[2\] " "Warning: Node \"ioSDRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[3\] " "Warning: Node \"ioSDRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[4\] " "Warning: Node \"ioSDRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[5\] " "Warning: Node \"ioSDRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[6\] " "Warning: Node \"ioSDRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[7\] " "Warning: Node \"ioSDRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[8\] " "Warning: Node \"ioSDRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioSDRAM_DQ\[9\] " "Warning: Node \"ioSDRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSDRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[0\] " "Warning: Node \"ioUSB_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[10\] " "Warning: Node \"ioUSB_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[11\] " "Warning: Node \"ioUSB_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[12\] " "Warning: Node \"ioUSB_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[13\] " "Warning: Node \"ioUSB_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[14\] " "Warning: Node \"ioUSB_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[15\] " "Warning: Node \"ioUSB_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[1\] " "Warning: Node \"ioUSB_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[2\] " "Warning: Node \"ioUSB_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[3\] " "Warning: Node \"ioUSB_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[4\] " "Warning: Node \"ioUSB_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[5\] " "Warning: Node \"ioUSB_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[6\] " "Warning: Node \"ioUSB_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[7\] " "Warning: Node \"ioUSB_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[8\] " "Warning: Node \"ioUSB_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ioUSB_D\[9\] " "Warning: Node \"ioUSB_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioUSB_D\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oI2C_SCLK " "Warning: Node \"oI2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oI2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[0\] " "Warning: Node \"oSDRAM_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[10\] " "Warning: Node \"oSDRAM_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[11\] " "Warning: Node \"oSDRAM_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[1\] " "Warning: Node \"oSDRAM_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[2\] " "Warning: Node \"oSDRAM_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[3\] " "Warning: Node \"oSDRAM_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[4\] " "Warning: Node \"oSDRAM_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[5\] " "Warning: Node \"oSDRAM_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[6\] " "Warning: Node \"oSDRAM_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[7\] " "Warning: Node \"oSDRAM_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[8\] " "Warning: Node \"oSDRAM_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_A\[9\] " "Warning: Node \"oSDRAM_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_A\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_BA_\[0\] " "Warning: Node \"oSDRAM_BA_\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_BA_\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_BA_\[1\] " "Warning: Node \"oSDRAM_BA_\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_BA_\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_CAS_ " "Warning: Node \"oSDRAM_CAS_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_CAS_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_CKE " "Warning: Node \"oSDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_CLK " "Warning: Node \"oSDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_CS_ " "Warning: Node \"oSDRAM_CS_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_CS_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_DQM " "Warning: Node \"oSDRAM_DQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_DQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_LDQM " "Warning: Node \"oSDRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_RAS_ " "Warning: Node \"oSDRAM_RAS_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_RAS_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSDRAM_WE_ " "Warning: Node \"oSDRAM_WE_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSDRAM_WE_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oTD_RESET " "Warning: Node \"oTD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oTD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_A\[0\] " "Warning: Node \"oUSB_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_A\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_A\[1\] " "Warning: Node \"oUSB_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_A\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_CS_ " "Warning: Node \"oUSB_CS_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_CS_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_DREQ1 " "Warning: Node \"oUSB_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_DREQ2 " "Warning: Node \"oUSB_DREQ2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_DREQ2" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_OTG_DM1 " "Warning: Node \"oUSB_OTG_DM1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_OTG_DM1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_OTG_DP1 " "Warning: Node \"oUSB_OTG_DP1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_OTG_DP1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_RD_ " "Warning: Node \"oUSB_RD_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_RD_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_RESET_ " "Warning: Node \"oUSB_RESET_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_RESET_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oUSB_WR_ " "Warning: Node \"oUSB_WR_\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oUSB_WR_" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_BLANK " "Warning: Node \"oVGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_CLK " "Warning: Node \"oVGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_HS " "Warning: Node \"oVGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[0\] " "Warning: Node \"oVGA_RGB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[10\] " "Warning: Node \"oVGA_RGB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[11\] " "Warning: Node \"oVGA_RGB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[12\] " "Warning: Node \"oVGA_RGB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[13\] " "Warning: Node \"oVGA_RGB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[14\] " "Warning: Node \"oVGA_RGB\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[15\] " "Warning: Node \"oVGA_RGB\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[16\] " "Warning: Node \"oVGA_RGB\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[17\] " "Warning: Node \"oVGA_RGB\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[18\] " "Warning: Node \"oVGA_RGB\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[19\] " "Warning: Node \"oVGA_RGB\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[1\] " "Warning: Node \"oVGA_RGB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[20\] " "Warning: Node \"oVGA_RGB\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[21\] " "Warning: Node \"oVGA_RGB\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[22\] " "Warning: Node \"oVGA_RGB\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[23\] " "Warning: Node \"oVGA_RGB\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[24\] " "Warning: Node \"oVGA_RGB\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[25\] " "Warning: Node \"oVGA_RGB\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[26\] " "Warning: Node \"oVGA_RGB\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[27\] " "Warning: Node \"oVGA_RGB\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[28\] " "Warning: Node \"oVGA_RGB\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[29\] " "Warning: Node \"oVGA_RGB\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[2\] " "Warning: Node \"oVGA_RGB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[3\] " "Warning: Node \"oVGA_RGB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[4\] " "Warning: Node \"oVGA_RGB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[5\] " "Warning: Node \"oVGA_RGB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[6\] " "Warning: Node \"oVGA_RGB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[7\] " "Warning: Node \"oVGA_RGB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[8\] " "Warning: Node \"oVGA_RGB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_RGB\[9\] " "Warning: Node \"oVGA_RGB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_RGB\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_SYNC " "Warning: Node \"oVGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oVGA_VS " "Warning: Node \"oVGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Info: Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "10.540 ns register memory " "Info: Estimated most critical path is register to memory delay of 10.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\] 1 REG LAB_X30_Y18 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X30_Y18; Fanout = 8; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.414 ns) 1.059 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~133 2 COMB LAB_X31_Y18 2 " "Info: 2: + IC(0.645 ns) + CELL(0.414 ns) = 1.059 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.059 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.130 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~135 3 COMB LAB_X31_Y18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.130 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.201 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~137 4 COMB LAB_X31_Y18 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.201 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~137'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.272 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~139 5 COMB LAB_X31_Y18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.272 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.682 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~140 6 COMB LAB_X31_Y18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.682 ns; Loc. = LAB_X31_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~140'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 2.684 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~129 7 COMB LAB_X30_Y18 2 " "Info: 7: + IC(0.588 ns) + CELL(0.414 ns) = 2.684 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~129'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.094 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~130 8 COMB LAB_X30_Y18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 3.094 ns; Loc. = LAB_X30_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~130 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 4.096 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~169 9 COMB LAB_X29_Y18 2 " "Info: 9: + IC(0.588 ns) + CELL(0.414 ns) = 4.096 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~169'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~130 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~169 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.167 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~171 10 COMB LAB_X29_Y18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.167 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~171'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~169 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.238 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~173 11 COMB LAB_X29_Y18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.238 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~173'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.309 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~175 12 COMB LAB_X29_Y18 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.309 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~175'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.380 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~177 13 COMB LAB_X29_Y18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.380 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~177'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.451 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~179 14 COMB LAB_X29_Y18 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.451 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~179'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~179 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.861 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~180 15 COMB LAB_X29_Y18 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 4.861 ns; Loc. = LAB_X29_Y18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~180'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~179 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~180 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.275 ns) 6.174 ns FrameCtrl:FrameCtrl0\|FrameA_Adr\[15\]~2271 16 COMB LAB_X33_Y19 8 " "Info: 16: + IC(1.038 ns) + CELL(0.275 ns) = 6.174 ns; Loc. = LAB_X33_Y19; Fanout = 8; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA_Adr\[15\]~2271'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~180 FrameCtrl:FrameCtrl0|FrameA_Adr[15]~2271 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.145 ns) + CELL(0.420 ns) 6.739 ns FrameCtrl:FrameCtrl0\|FrameA_Adr\[15\]~2272 17 COMB LAB_X33_Y19 7 " "Info: 17: + IC(0.145 ns) + CELL(0.420 ns) = 6.739 ns; Loc. = LAB_X33_Y19; Fanout = 7; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA_Adr\[15\]~2272'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { FrameCtrl:FrameCtrl0|FrameA_Adr[15]~2271 FrameCtrl:FrameCtrl0|FrameA_Adr[15]~2272 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.150 ns) 7.806 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:deep_decode\|w_anode683w\[3\]~30 18 COMB LAB_X29_Y19 126 " "Info: 18: + IC(0.917 ns) + CELL(0.150 ns) = 7.806 ns; Loc. = LAB_X29_Y19; Fanout = 126; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:deep_decode\|w_anode683w\[3\]~30'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { FrameCtrl:FrameCtrl0|FrameA_Adr[15]~2272 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:deep_decode|w_anode683w[3]~30 } "NODE_NAME" } } { "db/decode_jpa.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/decode_jpa.tdf" 41 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.102 ns) + CELL(0.632 ns) 10.540 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a68~porta_we_reg 19 MEM M4K_X52_Y6 1 " "Info: 19: + IC(2.102 ns) + CELL(0.632 ns) = 10.540 ns; Loc. = M4K_X52_Y6; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a68~porta_we_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.734 ns" { FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:deep_decode|w_anode683w[3]~30 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a68~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_sqa1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 1406 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.517 ns ( 42.86 % ) " "Info: Total cell delay = 4.517 ns ( 42.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.023 ns ( 57.14 % ) " "Info: Total interconnect delay = 6.023 ns ( 57.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.540 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~130 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~169 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~179 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~180 FrameCtrl:FrameCtrl0|FrameA_Adr[15]~2271 FrameCtrl:FrameCtrl0|FrameA_Adr[15]~2272 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:deep_decode|w_anode683w[3]~30 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a68~porta_we_reg } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 10% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info: Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "Info: The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "172 " "Warning: Found 172 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[0\] 0 " "Info: Pin \"ioGPIO0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[1\] 0 " "Info: Pin \"ioGPIO0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[2\] 0 " "Info: Pin \"ioGPIO0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[3\] 0 " "Info: Pin \"ioGPIO0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[4\] 0 " "Info: Pin \"ioGPIO0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[5\] 0 " "Info: Pin \"ioGPIO0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[6\] 0 " "Info: Pin \"ioGPIO0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[7\] 0 " "Info: Pin \"ioGPIO0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[8\] 0 " "Info: Pin \"ioGPIO0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[9\] 0 " "Info: Pin \"ioGPIO0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[10\] 0 " "Info: Pin \"ioGPIO0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[11\] 0 " "Info: Pin \"ioGPIO0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[12\] 0 " "Info: Pin \"ioGPIO0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[13\] 0 " "Info: Pin \"ioGPIO0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[14\] 0 " "Info: Pin \"ioGPIO0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[15\] 0 " "Info: Pin \"ioGPIO0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[16\] 0 " "Info: Pin \"ioGPIO0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[17\] 0 " "Info: Pin \"ioGPIO0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[18\] 0 " "Info: Pin \"ioGPIO0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[19\] 0 " "Info: Pin \"ioGPIO0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[20\] 0 " "Info: Pin \"ioGPIO0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[21\] 0 " "Info: Pin \"ioGPIO0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[22\] 0 " "Info: Pin \"ioGPIO0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO0\[23\] 0 " "Info: Pin \"ioGPIO0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[0\] 0 " "Info: Pin \"ioGPIO1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[1\] 0 " "Info: Pin \"ioGPIO1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[2\] 0 " "Info: Pin \"ioGPIO1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[3\] 0 " "Info: Pin \"ioGPIO1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[4\] 0 " "Info: Pin \"ioGPIO1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[5\] 0 " "Info: Pin \"ioGPIO1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[6\] 0 " "Info: Pin \"ioGPIO1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[7\] 0 " "Info: Pin \"ioGPIO1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[8\] 0 " "Info: Pin \"ioGPIO1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[9\] 0 " "Info: Pin \"ioGPIO1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[10\] 0 " "Info: Pin \"ioGPIO1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[11\] 0 " "Info: Pin \"ioGPIO1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[12\] 0 " "Info: Pin \"ioGPIO1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[13\] 0 " "Info: Pin \"ioGPIO1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[14\] 0 " "Info: Pin \"ioGPIO1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[15\] 0 " "Info: Pin \"ioGPIO1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[16\] 0 " "Info: Pin \"ioGPIO1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[17\] 0 " "Info: Pin \"ioGPIO1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[18\] 0 " "Info: Pin \"ioGPIO1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[19\] 0 " "Info: Pin \"ioGPIO1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[20\] 0 " "Info: Pin \"ioGPIO1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[21\] 0 " "Info: Pin \"ioGPIO1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[22\] 0 " "Info: Pin \"ioGPIO1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[23\] 0 " "Info: Pin \"ioGPIO1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[24\] 0 " "Info: Pin \"ioGPIO1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioGPIO1\[25\] 0 " "Info: Pin \"ioGPIO1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[0\] 0 " "Info: Pin \"ioSRAM_IO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[1\] 0 " "Info: Pin \"ioSRAM_IO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[2\] 0 " "Info: Pin \"ioSRAM_IO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[3\] 0 " "Info: Pin \"ioSRAM_IO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[4\] 0 " "Info: Pin \"ioSRAM_IO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[5\] 0 " "Info: Pin \"ioSRAM_IO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[6\] 0 " "Info: Pin \"ioSRAM_IO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[7\] 0 " "Info: Pin \"ioSRAM_IO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[8\] 0 " "Info: Pin \"ioSRAM_IO\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[9\] 0 " "Info: Pin \"ioSRAM_IO\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[10\] 0 " "Info: Pin \"ioSRAM_IO\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[11\] 0 " "Info: Pin \"ioSRAM_IO\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[12\] 0 " "Info: Pin \"ioSRAM_IO\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[13\] 0 " "Info: Pin \"ioSRAM_IO\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[14\] 0 " "Info: Pin \"ioSRAM_IO\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ioSRAM_IO\[15\] 0 " "Info: Pin \"ioSRAM_IO\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Info: Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Info: Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Info: Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Info: Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Info: Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Info: Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Info: Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Info: Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Info: Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Info: Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Info: Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Info: Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Info: Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Info: Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Info: Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Info: Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Info: Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Info: Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Info: Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Info: Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Info: Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Info: Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Info: Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Info: Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Info: Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Info: Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[8\] 0 " "Info: Pin \"oLEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[0\] 0 " "Info: Pin \"oHex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[1\] 0 " "Info: Pin \"oHex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[2\] 0 " "Info: Pin \"oHex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[3\] 0 " "Info: Pin \"oHex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[4\] 0 " "Info: Pin \"oHex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[5\] 0 " "Info: Pin \"oHex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex7\[6\] 0 " "Info: Pin \"oHex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[0\] 0 " "Info: Pin \"oHex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[1\] 0 " "Info: Pin \"oHex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[2\] 0 " "Info: Pin \"oHex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[3\] 0 " "Info: Pin \"oHex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[4\] 0 " "Info: Pin \"oHex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[5\] 0 " "Info: Pin \"oHex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex6\[6\] 0 " "Info: Pin \"oHex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[0\] 0 " "Info: Pin \"oHex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[1\] 0 " "Info: Pin \"oHex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[2\] 0 " "Info: Pin \"oHex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[3\] 0 " "Info: Pin \"oHex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[4\] 0 " "Info: Pin \"oHex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[5\] 0 " "Info: Pin \"oHex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex5\[6\] 0 " "Info: Pin \"oHex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[0\] 0 " "Info: Pin \"oHex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[1\] 0 " "Info: Pin \"oHex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[2\] 0 " "Info: Pin \"oHex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[3\] 0 " "Info: Pin \"oHex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[4\] 0 " "Info: Pin \"oHex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[5\] 0 " "Info: Pin \"oHex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex4\[6\] 0 " "Info: Pin \"oHex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[0\] 0 " "Info: Pin \"oHex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[1\] 0 " "Info: Pin \"oHex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[2\] 0 " "Info: Pin \"oHex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[3\] 0 " "Info: Pin \"oHex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[4\] 0 " "Info: Pin \"oHex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[5\] 0 " "Info: Pin \"oHex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex3\[6\] 0 " "Info: Pin \"oHex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[0\] 0 " "Info: Pin \"oHex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[1\] 0 " "Info: Pin \"oHex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[2\] 0 " "Info: Pin \"oHex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[3\] 0 " "Info: Pin \"oHex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[4\] 0 " "Info: Pin \"oHex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[5\] 0 " "Info: Pin \"oHex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex2\[6\] 0 " "Info: Pin \"oHex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[0\] 0 " "Info: Pin \"oHex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[1\] 0 " "Info: Pin \"oHex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[2\] 0 " "Info: Pin \"oHex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[3\] 0 " "Info: Pin \"oHex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[4\] 0 " "Info: Pin \"oHex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[5\] 0 " "Info: Pin \"oHex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex1\[6\] 0 " "Info: Pin \"oHex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[0\] 0 " "Info: Pin \"oHex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[1\] 0 " "Info: Pin \"oHex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[2\] 0 " "Info: Pin \"oHex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[3\] 0 " "Info: Pin \"oHex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[4\] 0 " "Info: Pin \"oHex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[5\] 0 " "Info: Pin \"oHex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHex0\[6\] 0 " "Info: Pin \"oHex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[0\] 0 " "Info: Pin \"oSRAM_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[1\] 0 " "Info: Pin \"oSRAM_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[2\] 0 " "Info: Pin \"oSRAM_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[3\] 0 " "Info: Pin \"oSRAM_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[4\] 0 " "Info: Pin \"oSRAM_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[5\] 0 " "Info: Pin \"oSRAM_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[6\] 0 " "Info: Pin \"oSRAM_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[7\] 0 " "Info: Pin \"oSRAM_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[8\] 0 " "Info: Pin \"oSRAM_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[9\] 0 " "Info: Pin \"oSRAM_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[10\] 0 " "Info: Pin \"oSRAM_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[11\] 0 " "Info: Pin \"oSRAM_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[12\] 0 " "Info: Pin \"oSRAM_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[13\] 0 " "Info: Pin \"oSRAM_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[14\] 0 " "Info: Pin \"oSRAM_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[15\] 0 " "Info: Pin \"oSRAM_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[16\] 0 " "Info: Pin \"oSRAM_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[17\] 0 " "Info: Pin \"oSRAM_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE_ 0 " "Info: Pin \"oSRAM_CE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_WE_ 0 " "Info: Pin \"oSRAM_WE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_LB_ 0 " "Info: Pin \"oSRAM_LB_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_UB_ 0 " "Info: Pin \"oSRAM_UB_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_OE_ 0 " "Info: Pin \"oSRAM_OE_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "50 " "Warning: Following 50 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[0\] a permanently enabled " "Info: Pin ioGPIO0\[0\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[1\] a permanently disabled " "Info: Pin ioGPIO0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[1\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[2\] a permanently enabled " "Info: Pin ioGPIO0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[3\] a permanently disabled " "Info: Pin ioGPIO0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[4\] a permanently enabled " "Info: Pin ioGPIO0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[5\] a permanently disabled " "Info: Pin ioGPIO0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[6\] a permanently enabled " "Info: Pin ioGPIO0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[7\] a permanently disabled " "Info: Pin ioGPIO0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[7\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[8\] a permanently enabled " "Info: Pin ioGPIO0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[8\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[9\] a permanently disabled " "Info: Pin ioGPIO0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[9\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[10\] a permanently enabled " "Info: Pin ioGPIO0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[10\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[11\] a permanently disabled " "Info: Pin ioGPIO0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[11\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[12\] a permanently enabled " "Info: Pin ioGPIO0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[12\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[13\] a permanently disabled " "Info: Pin ioGPIO0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[13\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[14\] a permanently enabled " "Info: Pin ioGPIO0\[14\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[14\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[15\] a permanently disabled " "Info: Pin ioGPIO0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[15\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[16\] a permanently enabled " "Info: Pin ioGPIO0\[16\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[16\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[17\] a permanently disabled " "Info: Pin ioGPIO0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[17\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[18\] a permanently enabled " "Info: Pin ioGPIO0\[18\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[18\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[19\] a permanently disabled " "Info: Pin ioGPIO0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[19] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[19\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[20\] a permanently enabled " "Info: Pin ioGPIO0\[20\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[20\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[21\] a permanently disabled " "Info: Pin ioGPIO0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[21] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[21\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[22\] a permanently enabled " "Info: Pin ioGPIO0\[22\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[22\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO0\[23\] a permanently enabled " "Info: Pin ioGPIO0\[23\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[23] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[23\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[0\] a permanently enabled " "Info: Pin ioGPIO1\[0\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[1\] a permanently enabled " "Info: Pin ioGPIO1\[1\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[1\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[2\] a permanently enabled " "Info: Pin ioGPIO1\[2\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[3\] a permanently enabled " "Info: Pin ioGPIO1\[3\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[4\] a permanently enabled " "Info: Pin ioGPIO1\[4\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[5\] a permanently enabled " "Info: Pin ioGPIO1\[5\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[6\] a permanently enabled " "Info: Pin ioGPIO1\[6\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[7\] a permanently enabled " "Info: Pin ioGPIO1\[7\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[7\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[8\] a permanently enabled " "Info: Pin ioGPIO1\[8\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[8\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[9\] a permanently enabled " "Info: Pin ioGPIO1\[9\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[9\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[10\] a permanently enabled " "Info: Pin ioGPIO1\[10\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[10\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[11\] a permanently enabled " "Info: Pin ioGPIO1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[11\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[12\] a permanently enabled " "Info: Pin ioGPIO1\[12\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[12\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[13\] a permanently enabled " "Info: Pin ioGPIO1\[13\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[13\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[14\] a permanently enabled " "Info: Pin ioGPIO1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[14\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[15\] a permanently enabled " "Info: Pin ioGPIO1\[15\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[15\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[16\] a permanently enabled " "Info: Pin ioGPIO1\[16\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[16\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[17\] a permanently enabled " "Info: Pin ioGPIO1\[17\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[17\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[18\] a permanently enabled " "Info: Pin ioGPIO1\[18\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[18\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[19\] a permanently enabled " "Info: Pin ioGPIO1\[19\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[19] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[19\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[20\] a permanently enabled " "Info: Pin ioGPIO1\[20\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[20\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[21\] a permanently enabled " "Info: Pin ioGPIO1\[21\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[21] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[21\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[22\] a permanently enabled " "Info: Pin ioGPIO1\[22\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[22\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[23\] a permanently enabled " "Info: Pin ioGPIO1\[23\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[23] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[23\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[24\] a permanently enabled " "Info: Pin ioGPIO1\[24\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[24] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[24\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ioGPIO1\[25\] a permanently enabled " "Info: Pin ioGPIO1\[25\] has a permanently enabled output enable" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[25] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[25\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[25] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "95 " "Warning: Following 95 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[0\] GND " "Info: Pin ioGPIO0\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[1\] VCC " "Info: Pin ioGPIO0\[1\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[1\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[2\] GND " "Info: Pin ioGPIO0\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[3\] VCC " "Info: Pin ioGPIO0\[3\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[4\] GND " "Info: Pin ioGPIO0\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[5\] VCC " "Info: Pin ioGPIO0\[5\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[6\] GND " "Info: Pin ioGPIO0\[6\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[7\] VCC " "Info: Pin ioGPIO0\[7\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[7\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[8\] GND " "Info: Pin ioGPIO0\[8\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[8\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[9\] VCC " "Info: Pin ioGPIO0\[9\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[9\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[10\] GND " "Info: Pin ioGPIO0\[10\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[10\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[11\] VCC " "Info: Pin ioGPIO0\[11\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[11\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[12\] GND " "Info: Pin ioGPIO0\[12\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[12\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[13\] VCC " "Info: Pin ioGPIO0\[13\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[13\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[14\] GND " "Info: Pin ioGPIO0\[14\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[14\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[15\] VCC " "Info: Pin ioGPIO0\[15\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[15\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[16\] GND " "Info: Pin ioGPIO0\[16\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[16\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[17\] VCC " "Info: Pin ioGPIO0\[17\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[17\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[18\] GND " "Info: Pin ioGPIO0\[18\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[18\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[19\] VCC " "Info: Pin ioGPIO0\[19\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[19] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[19\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[20\] GND " "Info: Pin ioGPIO0\[20\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[20\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[21\] VCC " "Info: Pin ioGPIO0\[21\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[21] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[21\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO0\[22\] GND " "Info: Pin ioGPIO0\[22\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO0[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO0\[22\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[0\] GND " "Info: Pin ioGPIO1\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[2\] GND " "Info: Pin ioGPIO1\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[4\] GND " "Info: Pin ioGPIO1\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[6\] GND " "Info: Pin ioGPIO1\[6\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[8\] GND " "Info: Pin ioGPIO1\[8\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[8\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[10\] GND " "Info: Pin ioGPIO1\[10\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[10\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[12\] GND " "Info: Pin ioGPIO1\[12\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[12\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[14\] GND " "Info: Pin ioGPIO1\[14\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[14\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[16\] GND " "Info: Pin ioGPIO1\[16\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[16\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[18\] GND " "Info: Pin ioGPIO1\[18\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[18] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[18\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[18] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[20\] GND " "Info: Pin ioGPIO1\[20\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[20] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[20\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[20] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[22\] GND " "Info: Pin ioGPIO1\[22\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[22] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[22\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[22] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[23\] VCC " "Info: Pin ioGPIO1\[23\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[23] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[23\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[23] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ioGPIO1\[24\] GND " "Info: Pin ioGPIO1\[24\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioGPIO1[24] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioGPIO1\[24\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[24] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO1[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[3\] GND " "Info: Pin oLEDR\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[4\] GND " "Info: Pin oLEDR\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[5\] GND " "Info: Pin oLEDR\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[6\] GND " "Info: Pin oLEDR\[6\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[7\] GND " "Info: Pin oLEDR\[7\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[7\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[8\] GND " "Info: Pin oLEDR\[8\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[8\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[9\] GND " "Info: Pin oLEDR\[9\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[9\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[10\] GND " "Info: Pin oLEDR\[10\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[10\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[11\] GND " "Info: Pin oLEDR\[11\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[11\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[12\] GND " "Info: Pin oLEDR\[12\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[12\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[13\] GND " "Info: Pin oLEDR\[13\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[13\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[14\] GND " "Info: Pin oLEDR\[14\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[14\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[15\] GND " "Info: Pin oLEDR\[15\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[15\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[16\] GND " "Info: Pin oLEDR\[16\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[16\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDR\[17\] GND " "Info: Pin oLEDR\[17\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDR[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDR\[17\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 22 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDR[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[0\] GND " "Info: Pin oLEDG\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[1\] GND " "Info: Pin oLEDG\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[1\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[2\] GND " "Info: Pin oLEDG\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[3\] GND " "Info: Pin oLEDG\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[4\] GND " "Info: Pin oLEDG\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[5\] GND " "Info: Pin oLEDG\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[6\] GND " "Info: Pin oLEDG\[6\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[7\] GND " "Info: Pin oLEDG\[7\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[7\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oLEDG\[8\] GND " "Info: Pin oLEDG\[8\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oLEDG[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oLEDG\[8\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 23 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oLEDG[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[0\] GND " "Info: Pin oHex7\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[1\] GND " "Info: Pin oHex7\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[1\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[2\] GND " "Info: Pin oHex7\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[3\] GND " "Info: Pin oHex7\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[4\] GND " "Info: Pin oHex7\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[5\] GND " "Info: Pin oHex7\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex7\[6\] VCC " "Info: Pin oHex7\[6\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex7[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex7\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 26 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex7[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex6\[0\] GND " "Info: Pin oHex6\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex6[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex6\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex6\[1\] GND " "Info: Pin oHex6\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex6[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex6\[1\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex6\[2\] GND " "Info: Pin oHex6\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex6[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex6\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex6\[3\] GND " "Info: Pin oHex6\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex6[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex6\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex6\[4\] GND " "Info: Pin oHex6\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex6[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex6\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex6\[5\] GND " "Info: Pin oHex6\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex6[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex6\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex6\[6\] VCC " "Info: Pin oHex6\[6\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex6[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex6\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 27 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex6[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex5\[0\] GND " "Info: Pin oHex5\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex5[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex5\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex5\[1\] GND " "Info: Pin oHex5\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex5[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex5\[1\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex5\[2\] GND " "Info: Pin oHex5\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex5[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex5\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex5\[3\] GND " "Info: Pin oHex5\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex5[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex5\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex5\[4\] GND " "Info: Pin oHex5\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex5[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex5\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex5\[5\] GND " "Info: Pin oHex5\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex5[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex5\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex5\[6\] VCC " "Info: Pin oHex5\[6\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex5[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex5\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 28 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex5[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex4\[0\] GND " "Info: Pin oHex4\[0\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex4[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex4\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex4\[1\] GND " "Info: Pin oHex4\[1\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex4[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex4\[1\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex4\[2\] GND " "Info: Pin oHex4\[2\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex4[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex4\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex4\[3\] GND " "Info: Pin oHex4\[3\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex4[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex4\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex4\[4\] GND " "Info: Pin oHex4\[4\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex4[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex4\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex4\[5\] GND " "Info: Pin oHex4\[5\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex4[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex4\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oHex4\[6\] VCC " "Info: Pin oHex4\[6\] has VCC driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oHex4[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oHex4\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 29 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oHex4[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[16\] GND " "Info: Pin oSRAM_A\[16\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_A[16] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[16\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 42 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[16] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_A\[17\] GND " "Info: Pin oSRAM_A\[17\] has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_A[17] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_A\[17\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 42 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[17] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_A[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_CE_ GND " "Info: Pin oSRAM_CE_ has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_CE_ } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_CE_" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 44 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_CE_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_CE_ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_LB_ GND " "Info: Pin oSRAM_LB_ has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_LB_ } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_LB_" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 46 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_LB_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_LB_ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_UB_ GND " "Info: Pin oSRAM_UB_ has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_UB_ } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_UB_" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 47 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_UB_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_UB_ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "oSRAM_OE_ GND " "Info: Pin oSRAM_OE_ has GND driving its datain port" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { oSRAM_OE_ } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "oSRAM_OE_" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 49 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_OE_ } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { oSRAM_OE_ } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Info" "IFIOMGR_ALL_OUTPUT_ENABLE_GROUPS" "" "Info: Following groups of pins have the same output enable" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP" "FrameCtrl:FrameCtrl0\|oSRAM_WE_~22 (inverted) " "Info: Following pins have the same output enable: FrameCtrl:FrameCtrl0\|oSRAM_WE_~22 (inverted)" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[0\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[0\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[0] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[0\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[0] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[2\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[2\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[2] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[2\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[2] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[4\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[4\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[4] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[4\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[4] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[4] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[6\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[6\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[6] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[6\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[6] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[8\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[8\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[8] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[8\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[8] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[8] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[10\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[10\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[10] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[10\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[10] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[10] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[12\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[12\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[12] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[12\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[12] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[14\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[14\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[14] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[14\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[14] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[14] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[1\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[1\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[1] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[1\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[1] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[3\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[3\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[3] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[3\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[3] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[3] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[5\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[5\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[5] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[5\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[5] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[5] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[7\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[7\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[7] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[7\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[7] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[9\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[9\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[9] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[9\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[9] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[9] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[11\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[11\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[11] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[11\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[11] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[11] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[13\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[13\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[13] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[13\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[13] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[13] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bidirectional ioSRAM_IO\[15\] 3.3-V LVTTL " "Info: Type bidirectional pin ioSRAM_IO\[15\] uses the 3.3-V LVTTL I/O standard" {  } { { "c:/altera/72/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/72/quartus/bin/pin_planner.ppl" { ioSRAM_IO[15] } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ioSRAM_IO\[15\]" } } } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[15] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[15] } "NODE_NAME" } }  } 0 0 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "" 0}  } {  } 0 0 "Following pins have the same output enable: %1!s!" 0 0 "" 0}  } {  } 0 0 "Following groups of pins have the same output enable" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 236 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 236 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Allocated 207 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 22:33:38 2007 " "Info: Processing ended: Tue Nov 20 22:33:38 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 22:33:39 2007 " "Info: Processing started: Tue Nov 20 22:33:39 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MemAndComTest -c MemAndComTest " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MemAndComTest -c MemAndComTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Allocated 194 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 20 22:33:49 2007 " "Info: Processing ended: Tue Nov 20 22:33:49 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 20 22:33:50 2007 " "Info: Processing started: Tue Nov 20 22:33:50 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MemAndComTest -c MemAndComTest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemAndComTest -c MemAndComTest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK " "Info: Detected ripple clock \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK\" as buffer" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 59.665 ns " "Info: Slack time is 59.665 ns for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "352.73 MHz 2.835 ns " "Info: Fmax is 352.73 MHz (period= 2.835 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "62.286 ns + Largest register register " "Info: + Largest register to register requirement is 62.286 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "62.500 ns + " "Info: + Setup relationship between source and destination is 62.500 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 60.142 ns " "Info: + Latch edge is 60.142 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 6.346 ns + Shortest register " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 4.130 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X64_Y19_N1 4 " "Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.000 ns) 4.769 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G5 19 " "Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.346 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 6 REG LCFF_X64_Y16_N31 2 " "Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X64_Y16_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 33.27 % ) " "Info: Total cell delay = 2.111 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 66.73 % ) " "Info: Total interconnect delay = 4.235 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 6.346 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 4.130 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X64_Y19_N1 4 " "Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.000 ns) 4.769 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G5 19 " "Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.346 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\] 6 REG LCFF_X62_Y16_N7 4 " "Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X62_Y16_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 33.27 % ) " "Info: Total cell delay = 2.111 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 66.73 % ) " "Info: Total interconnect delay = 4.235 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.621 ns - Longest register register " "Info: - Longest register to register delay is 2.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\] 1 REG LCFF_X62_Y16_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y16_N7; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_DotCnt\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 97 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.410 ns) 0.762 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~129 2 COMB LCCOMB_X62_Y16_N26 4 " "Info: 2: + IC(0.352 ns) + CELL(0.410 ns) = 0.762 ns; Loc. = LCCOMB_X62_Y16_N26; Fanout = 4; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~129'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.762 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.393 ns) 1.596 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~131 3 COMB LCCOMB_X63_Y16_N14 8 " "Info: 3: + IC(0.441 ns) + CELL(0.393 ns) = 1.596 ns; Loc. = LCCOMB_X63_Y16_N14; Fanout = 8; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Equal0~131'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.834 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.660 ns) 2.621 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\] 4 REG LCFF_X64_Y16_N31 2 " "Info: 4: + IC(0.365 ns) + CELL(0.660 ns) = 2.621 ns; Loc. = LCFF_X64_Y16_N31; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.463 ns ( 55.82 % ) " "Info: Total cell delay = 1.463 ns ( 55.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.158 ns ( 44.18 % ) " "Info: Total interconnect delay = 1.158 ns ( 44.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.352ns 0.441ns 0.365ns } { 0.000ns 0.410ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.621 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_DotCnt[2] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~129 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Equal0~131 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[7] {} } { 0.000ns 0.352ns 0.441ns 0.365ns } { 0.000ns 0.410ns 0.393ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\] memory FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg -352 ps " "Info: Slack time is -352 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\]\" and destination memory \"FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "96.6 MHz 10.352 ns " "Info: Fmax is 96.6 MHz (period= 10.352 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "9.729 ns + Largest register memory " "Info: + Largest register to memory requirement is 9.729 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 7.642 ns " "Info: + Latch edge is 7.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.014 ns + Largest " "Info: + Largest clock skew is 0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.686 ns + Shortest memory " "Info: + Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination memory is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.661 ns) 2.686 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg 3 MEM M4K_X13_Y10 1 " "Info: 3: + IC(0.934 ns) + CELL(0.661 ns) = 2.686 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_sqa1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.61 % ) " "Info: Total cell delay = 0.661 ns ( 24.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.025 ns ( 75.39 % ) " "Info: Total interconnect delay = 2.025 ns ( 75.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 1.091ns 0.934ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.672 ns - Longest register " "Info: - Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.672 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\] 3 REG LCFF_X30_Y18_N1 8 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 8; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 1.091ns 0.934ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 135 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_sqa1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 266 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 1.091ns 0.934ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.081 ns - Longest register memory " "Info: - Longest register to memory delay is 10.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\] 1 REG LCFF_X30_Y18_N1 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y18_N1; Fanout = 8; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt100\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.414 ns) 0.930 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~133 2 COMB LCCOMB_X31_Y18_N4 2 " "Info: 2: + IC(0.516 ns) + CELL(0.414 ns) = 0.930 ns; Loc. = LCCOMB_X31_Y18_N4; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.001 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~135 3 COMB LCCOMB_X31_Y18_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.001 ns; Loc. = LCCOMB_X31_Y18_N6; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.072 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~137 4 COMB LCCOMB_X31_Y18_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.072 ns; Loc. = LCCOMB_X31_Y18_N8; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~137'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.143 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~139 5 COMB LCCOMB_X31_Y18_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.143 ns; Loc. = LCCOMB_X31_Y18_N10; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.553 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~140 6 COMB LCCOMB_X31_Y18_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.553 ns; Loc. = LCCOMB_X31_Y18_N12; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add0~140'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.393 ns) 2.383 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~129 7 COMB LCCOMB_X30_Y18_N16 2 " "Info: 7: + IC(0.437 ns) + CELL(0.393 ns) = 2.383 ns; Loc. = LCCOMB_X30_Y18_N16; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~129'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.454 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~131 8 COMB LCCOMB_X30_Y18_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.454 ns; Loc. = LCCOMB_X30_Y18_N18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~131'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.864 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~132 9 COMB LCCOMB_X30_Y18_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.864 ns; Loc. = LCCOMB_X30_Y18_N20; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add1~132'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.414 ns) 3.944 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~171 10 COMB LCCOMB_X29_Y18_N12 2 " "Info: 10: + IC(0.666 ns) + CELL(0.414 ns) = 3.944 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~171'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.080 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 4.103 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~173 11 COMB LCCOMB_X29_Y18_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 4.103 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~173'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.174 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~175 12 COMB LCCOMB_X29_Y18_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.174 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~175'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.245 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~177 13 COMB LCCOMB_X29_Y18_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.245 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~177'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.655 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~178 14 COMB LCCOMB_X29_Y18_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 4.655 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 2; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|Add2~178'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.150 ns) 5.784 ns FrameCtrl:FrameCtrl0\|FrameA_Adr\[14\]~2274 15 COMB LCCOMB_X33_Y19_N30 3 " "Info: 15: + IC(0.979 ns) + CELL(0.150 ns) = 5.784 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 3; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA_Adr\[14\]~2274'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.150 ns) 6.686 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3\|w_anode606w\[3\]~47 16 COMB LCCOMB_X29_Y19_N10 8 " "Info: 16: + IC(0.752 ns) + CELL(0.150 ns) = 6.686 ns; Loc. = LCCOMB_X29_Y19_N10; Fanout = 8; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3\|w_anode606w\[3\]~47'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.902 ns" { FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 } "NODE_NAME" } } { "db/decode_jpa.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/decode_jpa.tdf" 34 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.493 ns) + CELL(0.413 ns) 7.592 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3\|w_anode623w\[3\] 17 COMB LCCOMB_X30_Y19_N4 9 " "Info: 17: + IC(0.493 ns) + CELL(0.413 ns) = 7.592 ns; Loc. = LCCOMB_X30_Y19_N4; Fanout = 9; COMB Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|decode_jpa:decode3\|w_anode623w\[3\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] } "NODE_NAME" } } { "db/decode_jpa.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/decode_jpa.tdf" 35 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.180 ns) + CELL(0.309 ns) 10.081 ns FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg 18 MEM M4K_X13_Y10 1 " "Info: 18: + IC(2.180 ns) + CELL(0.309 ns) = 10.081 ns; Loc. = M4K_X13_Y10; Fanout = 1; MEM Node = 'FrameCtrl:FrameCtrl0\|FrameA:FrameA0\|altsyncram:altsyncram_component\|altsyncram_sqa1:auto_generated\|ram_block1a11~porta_we_reg'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_sqa1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_sqa1.tdf" 266 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.058 ns ( 40.25 % ) " "Info: Total cell delay = 4.058 ns ( 40.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.023 ns ( 59.75 % ) " "Info: Total interconnect delay = 6.023 ns ( 59.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.081 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.081 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 {} FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.000ns 0.000ns 0.666ns 0.000ns 0.000ns 0.000ns 0.000ns 0.979ns 0.752ns 0.493ns 2.180ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.413ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 1.091ns 0.934ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.081 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.081 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt100[0] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~133 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~135 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~137 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~139 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add0~140 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~129 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~131 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add1~132 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~171 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~173 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~175 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~177 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|Add2~178 {} FrameCtrl:FrameCtrl0|FrameA_Adr[14]~2274 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode606w[3]~47 {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|decode_jpa:decode3|w_anode623w[3] {} FrameCtrl:FrameCtrl0|FrameA:FrameA0|altsyncram:altsyncram_component|altsyncram_sqa1:auto_generated|ram_block1a11~porta_we_reg {} } { 0.000ns 0.516ns 0.000ns 0.000ns 0.000ns 0.000ns 0.437ns 0.000ns 0.000ns 0.666ns 0.000ns 0.000ns 0.000ns 0.000ns 0.979ns 0.752ns 0.493ns 2.180ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.410ns 0.414ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.150ns 0.413ns 0.309ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1' 1111 " "Warning: Can't achieve timing requirement Clock Setup: 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1' along 1111 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "iClk50 " "Info: No valid register-to-register data paths exist for clock \"iClk50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] register ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" between source register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\" and destination register \"ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 1 REG LCFF_X64_Y16_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~762 2 COMB LCCOMB_X64_Y16_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y16_N26; Fanout = 1; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt~762'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 3 REG LCFF_X64_Y16_N27 6 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 62.500 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" is 62.500 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 destination 6.346 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to destination register is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 4.130 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X64_Y19_N1 4 " "Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.000 ns) 4.769 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G5 19 " "Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.346 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y16_N27 6 " "Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 33.27 % ) " "Info: Total cell delay = 2.111 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 66.73 % ) " "Info: Total interconnect delay = 4.235 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 source 6.346 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0\" to source register is 6.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 1 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 1; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 895 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.787 ns) 2.913 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8 3 REG LCFF_X63_Y19_N15 2 " "Info: 3: + IC(1.035 ns) + CELL(0.787 ns) = 2.913 ns; Loc. = LCFF_X63_Y19_N15; Fanout = 2; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK8'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.822 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 4.130 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK 4 REG LCFF_X64_Y19_N1 4 " "Info: 4: + IC(0.430 ns) + CELL(0.787 ns) = 4.130 ns; Loc. = LCFF_X64_Y19_N1; Fanout = 4; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.639 ns) + CELL(0.000 ns) 4.769 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl 5 COMB CLKCTRL_G5 19 " "Info: 5: + IC(0.639 ns) + CELL(0.000 ns) = 4.769 ns; Loc. = CLKCTRL_G5; Fanout = 19; COMB Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_MCK~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.639 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 6.346 ns ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\] 6 REG LCFF_X64_Y16_N27 6 " "Info: 6: + IC(1.040 ns) + CELL(0.537 ns) = 6.346 ns; Loc. = LCFF_X64_Y16_N27; Fanout = 6; REG Node = 'ACX705AKM_Ctrl:ACX705AKM_Ctrl0\|_HsyncCnt\[6\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.111 ns ( 33.27 % ) " "Info: Total cell delay = 2.111 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.235 ns ( 66.73 % ) " "Info: Total interconnect delay = 4.235 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ACX705AKM_Ctrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ACX705AKM_Ctrl.v" 124 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt~762 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.346 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk0~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK8 {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_MCK~clkctrl {} ACX705AKM_Ctrl:ACX705AKM_Ctrl0|_HsyncCnt[6] {} } { 0.000ns 1.091ns 1.035ns 0.430ns 0.639ns 1.040ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 register ComCtrl:ComCtrl0\|_FullPersistent register ComCtrl:ComCtrl0\|_FullPersistent 391 ps " "Info: Minimum slack time is 391 ps for clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" between source register \"ComCtrl:ComCtrl0\|_FullPersistent\" and destination register \"ComCtrl:ComCtrl0\|_FullPersistent\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ComCtrl:ComCtrl0\|_FullPersistent 1 REG LCFF_X64_Y1_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns ComCtrl:ComCtrl0\|_FullPersistent~40 2 COMB LCCOMB_X64_Y1_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X64_Y1_N0; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|_FullPersistent~40'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~40 } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X64_Y1_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ComCtrl:ComCtrl0|_FullPersistent~40 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~40 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~40 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 10.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.677 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.677 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X64_Y1_N1 2 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.06 % ) " "Info: Total cell delay = 0.537 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.140 ns ( 79.94 % ) " "Info: Total interconnect delay = 2.140 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.677 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.677 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.537 ns) 2.677 ns ComCtrl:ComCtrl0\|_FullPersistent 3 REG LCFF_X64_Y1_N1 2 " "Info: 3: + IC(1.049 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X64_Y1_N1; Fanout = 2; REG Node = 'ComCtrl:ComCtrl0\|_FullPersistent'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.06 % ) " "Info: Total cell delay = 0.537 ns ( 20.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.140 ns ( 79.94 % ) " "Info: Total interconnect delay = 2.140 ns ( 79.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Source/ComCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/ComCtrl.v" 90 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent ComCtrl:ComCtrl0|_FullPersistent~40 ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { ComCtrl:ComCtrl0|_FullPersistent {} ComCtrl:ComCtrl0|_FullPersistent~40 {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|_FullPersistent } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.677 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|_FullPersistent {} } { 0.000ns 1.091ns 1.049ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q ioGPIO0\[19\] iClk50 6.231 ns register " "Info: tsu for register \"ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q\" (data pin = \"ioGPIO0\[19\]\", clock pin = \"iClk50\") is 6.231 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.540 ns + Longest pin register " "Info: + Longest pin to register delay is 6.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[19\] 1 PIN PIN_J24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J24; Fanout = 1; PIN Node = 'ioGPIO0\[19\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[19] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns ioGPIO0\[19\]~4 2 COMB IOC_X65_Y26_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X65_Y26_N1; Fanout = 2; COMB Node = 'ioGPIO0\[19\]~4'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.852 ns" { ioGPIO0[19] ioGPIO0[19]~4 } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.166 ns) + CELL(0.438 ns) 6.456 ns ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q~0 3 COMB LCCOMB_X55_Y28_N12 1 " "Info: 3: + IC(5.166 ns) + CELL(0.438 ns) = 6.456 ns; Loc. = LCCOMB_X55_Y28_N12; Fanout = 1; COMB Node = 'ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.604 ns" { ioGPIO0[19]~4 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 } "NODE_NAME" } } { "Source/Debounce.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.540 ns ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q 4 REG LCFF_X55_Y28_N13 83 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 6.540 ns; Loc. = LCFF_X55_Y28_N13; Fanout = 83; REG Node = 'ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "Source/Debounce.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.374 ns ( 21.01 % ) " "Info: Total cell delay = 1.374 ns ( 21.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.166 ns ( 78.99 % ) " "Info: Total interconnect delay = 5.166 ns ( 78.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q {} } { 0.000ns 0.000ns 5.166ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Source/Debounce.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Debounce.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_PLL_OFFSET" "iClk50 PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"iClk50\" and output clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 15 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.631 ns - Shortest register " "Info: - Shortest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination register is 2.631 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.631 ns ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q 3 REG LCFF_X55_Y28_N13 83 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.631 ns; Loc. = LCFF_X55_Y28_N13; Fanout = 83; REG Node = 'ComCtrl:ComCtrl0\|Debounce:Debounce0\|_Q'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "Source/Debounce.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Debounce.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.41 % ) " "Info: Total cell delay = 0.537 ns ( 20.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.094 ns ( 79.59 % ) " "Info: Total interconnect delay = 2.094 ns ( 79.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.540 ns" { ioGPIO0[19] ioGPIO0[19]~4 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.540 ns" { ioGPIO0[19] {} ioGPIO0[19]~4 {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q~0 {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q {} } { 0.000ns 0.000ns 5.166ns 0.000ns } { 0.000ns 0.852ns 0.438ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.631 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|Debounce:Debounce0|_Q } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.631 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|Debounce:Debounce0|_Q {} } { 0.000ns 1.091ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "iClk50 oSRAM_A\[12\] Line:Line0\|_AddrY\[0\] 13.971 ns register " "Info: tco from clock \"iClk50\" to destination pin \"oSRAM_A\[12\]\" through register \"Line:Line0\|_AddrY\[0\]\" is 13.971 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iClk50 PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"iClk50\" and output clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 15 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 source 2.657 ns + Longest register " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to source register is 2.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 2.657 ns Line:Line0\|_AddrY\[0\] 3 REG LCFF_X41_Y19_N23 5 " "Info: 3: + IC(1.029 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X41_Y19_N23; Fanout = 5; REG Node = 'Line:Line0\|_AddrY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0] } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.21 % ) " "Info: Total cell delay = 0.537 ns ( 20.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 79.79 % ) " "Info: Total interconnect delay = 2.120 ns ( 79.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} Line:Line0|_AddrY[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 90 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.422 ns + Longest register pin " "Info: + Longest register to pin delay is 13.422 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Line:Line0\|_AddrY\[0\] 1 REG LCFF_X41_Y19_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y19_N23; Fanout = 5; REG Node = 'Line:Line0\|_AddrY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Line:Line0|_AddrY[0] } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.393 ns) 0.713 ns Line:Line0\|Add4~133 2 COMB LCCOMB_X41_Y19_N0 2 " "Info: 2: + IC(0.320 ns) + CELL(0.393 ns) = 0.713 ns; Loc. = LCCOMB_X41_Y19_N0; Fanout = 2; COMB Node = 'Line:Line0\|Add4~133'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.713 ns" { Line:Line0|_AddrY[0] Line:Line0|Add4~133 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.784 ns Line:Line0\|Add4~135 3 COMB LCCOMB_X41_Y19_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.784 ns; Loc. = LCCOMB_X41_Y19_N2; Fanout = 2; COMB Node = 'Line:Line0\|Add4~135'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~133 Line:Line0|Add4~135 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.855 ns Line:Line0\|Add4~137 4 COMB LCCOMB_X41_Y19_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.855 ns; Loc. = LCCOMB_X41_Y19_N4; Fanout = 2; COMB Node = 'Line:Line0\|Add4~137'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~135 Line:Line0|Add4~137 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.926 ns Line:Line0\|Add4~139 5 COMB LCCOMB_X41_Y19_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 0.926 ns; Loc. = LCCOMB_X41_Y19_N6; Fanout = 2; COMB Node = 'Line:Line0\|Add4~139'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add4~137 Line:Line0|Add4~139 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.336 ns Line:Line0\|Add4~140 6 COMB LCCOMB_X41_Y19_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 1.336 ns; Loc. = LCCOMB_X41_Y19_N8; Fanout = 2; COMB Node = 'Line:Line0\|Add4~140'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Line:Line0|Add4~139 Line:Line0|Add4~140 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.393 ns) 2.162 ns Line:Line0\|Add5~129 7 COMB LCCOMB_X40_Y19_N8 2 " "Info: 7: + IC(0.433 ns) + CELL(0.393 ns) = 2.162 ns; Loc. = LCCOMB_X40_Y19_N8; Fanout = 2; COMB Node = 'Line:Line0\|Add5~129'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.826 ns" { Line:Line0|Add4~140 Line:Line0|Add5~129 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.572 ns Line:Line0\|Add5~130 8 COMB LCCOMB_X40_Y19_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 2.572 ns; Loc. = LCCOMB_X40_Y19_N10; Fanout = 2; COMB Node = 'Line:Line0\|Add5~130'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Line:Line0|Add5~129 Line:Line0|Add5~130 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.899 ns) + CELL(0.485 ns) 3.956 ns Line:Line0\|Add6~343 9 COMB LCCOMB_X33_Y19_N14 2 " "Info: 9: + IC(0.899 ns) + CELL(0.485 ns) = 3.956 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'Line:Line0\|Add6~343'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { Line:Line0|Add5~130 Line:Line0|Add6~343 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.027 ns Line:Line0\|Add6~345 10 COMB LCCOMB_X33_Y19_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.027 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'Line:Line0\|Add6~345'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add6~343 Line:Line0|Add6~345 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.098 ns Line:Line0\|Add6~347 11 COMB LCCOMB_X33_Y19_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.098 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'Line:Line0\|Add6~347'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Line:Line0|Add6~345 Line:Line0|Add6~347 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.508 ns Line:Line0\|Add6~348 12 COMB LCCOMB_X33_Y19_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 4.508 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'Line:Line0\|Add6~348'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Line:Line0|Add6~347 Line:Line0|Add6~348 } "NODE_NAME" } } { "Source/Line.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/Line.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.518 ns) + CELL(0.420 ns) 6.446 ns FrameCtrl:FrameCtrl0\|oSRAM_A\[12\]~2513 13 COMB LCCOMB_X27_Y19_N30 1 " "Info: 13: + IC(1.518 ns) + CELL(0.420 ns) = 6.446 ns; Loc. = LCCOMB_X27_Y19_N30; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oSRAM_A\[12\]~2513'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.938 ns" { Line:Line0|Add6~348 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.150 ns) 7.294 ns FrameCtrl:FrameCtrl0\|oSRAM_A\[12\]~2508 14 COMB LCCOMB_X30_Y19_N28 1 " "Info: 14: + IC(0.698 ns) + CELL(0.150 ns) = 7.294 ns; Loc. = LCCOMB_X30_Y19_N28; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oSRAM_A\[12\]~2508'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.848 ns" { FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.340 ns) + CELL(2.788 ns) 13.422 ns oSRAM_A\[12\] 15 PIN PIN_AC7 0 " "Info: 15: + IC(3.340 ns) + CELL(2.788 ns) = 13.422 ns; Loc. = PIN_AC7; Fanout = 0; PIN Node = 'oSRAM_A\[12\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.128 ns" { FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 oSRAM_A[12] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.214 ns ( 46.30 % ) " "Info: Total cell delay = 6.214 ns ( 46.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.208 ns ( 53.70 % ) " "Info: Total interconnect delay = 7.208 ns ( 53.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.422 ns" { Line:Line0|_AddrY[0] Line:Line0|Add4~133 Line:Line0|Add4~135 Line:Line0|Add4~137 Line:Line0|Add4~139 Line:Line0|Add4~140 Line:Line0|Add5~129 Line:Line0|Add5~130 Line:Line0|Add6~343 Line:Line0|Add6~345 Line:Line0|Add6~347 Line:Line0|Add6~348 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 oSRAM_A[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.422 ns" { Line:Line0|_AddrY[0] {} Line:Line0|Add4~133 {} Line:Line0|Add4~135 {} Line:Line0|Add4~137 {} Line:Line0|Add4~139 {} Line:Line0|Add4~140 {} Line:Line0|Add5~129 {} Line:Line0|Add5~130 {} Line:Line0|Add6~343 {} Line:Line0|Add6~345 {} Line:Line0|Add6~347 {} Line:Line0|Add6~348 {} FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 {} FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 {} oSRAM_A[12] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.433ns 0.000ns 0.899ns 0.000ns 0.000ns 0.000ns 1.518ns 0.698ns 3.340ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.420ns 0.150ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.657 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl Line:Line0|_AddrY[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.657 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} Line:Line0|_AddrY[0] {} } { 0.000ns 1.091ns 1.029ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.422 ns" { Line:Line0|_AddrY[0] Line:Line0|Add4~133 Line:Line0|Add4~135 Line:Line0|Add4~137 Line:Line0|Add4~139 Line:Line0|Add4~140 Line:Line0|Add5~129 Line:Line0|Add5~130 Line:Line0|Add6~343 Line:Line0|Add6~345 Line:Line0|Add6~347 Line:Line0|Add6~348 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 oSRAM_A[12] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.422 ns" { Line:Line0|_AddrY[0] {} Line:Line0|Add4~133 {} Line:Line0|Add4~135 {} Line:Line0|Add4~137 {} Line:Line0|Add4~139 {} Line:Line0|Add4~140 {} Line:Line0|Add5~129 {} Line:Line0|Add5~130 {} Line:Line0|Add6~343 {} Line:Line0|Add6~345 {} Line:Line0|Add6~347 {} Line:Line0|Add6~348 {} FrameCtrl:FrameCtrl0|oSRAM_A[12]~2513 {} FrameCtrl:FrameCtrl0|oSRAM_A[12]~2508 {} oSRAM_A[12] {} } { 0.000ns 0.320ns 0.000ns 0.000ns 0.000ns 0.000ns 0.433ns 0.000ns 0.899ns 0.000ns 0.000ns 0.000ns 1.518ns 0.698ns 3.340ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.410ns 0.485ns 0.071ns 0.071ns 0.410ns 0.420ns 0.150ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "ioSRAM_IO\[8\] ioGPIO1\[1\] 13.873 ns Longest " "Info: Longest tpd from source pin \"ioSRAM_IO\[8\]\" to destination pin \"ioGPIO1\[1\]\" is 13.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioSRAM_IO\[8\] 1 PIN PIN_AE7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AE7; Fanout = 1; PIN Node = 'ioSRAM_IO\[8\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioSRAM_IO[8] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns ioSRAM_IO\[8\]~7 2 COMB IOC_X16_Y0_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = IOC_X16_Y0_N1; Fanout = 1; COMB Node = 'ioSRAM_IO\[8\]~7'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.860 ns" { ioSRAM_IO[8] ioSRAM_IO[8]~7 } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.744 ns) + CELL(0.150 ns) 6.754 ns FrameCtrl:FrameCtrl0\|oQ0\[8\]~5394 3 COMB LCCOMB_X25_Y16_N8 1 " "Info: 3: + IC(5.744 ns) + CELL(0.150 ns) = 6.754 ns; Loc. = LCCOMB_X25_Y16_N8; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[8\]~5394'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.894 ns" { ioSRAM_IO[8]~7 FrameCtrl:FrameCtrl0|oQ0[8]~5394 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.438 ns) 8.189 ns FrameCtrl:FrameCtrl0\|oQ0\[8\]~5397 4 COMB LCCOMB_X28_Y20_N24 1 " "Info: 4: + IC(0.997 ns) + CELL(0.438 ns) = 8.189 ns; Loc. = LCCOMB_X28_Y20_N24; Fanout = 1; COMB Node = 'FrameCtrl:FrameCtrl0\|oQ0\[8\]~5397'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { FrameCtrl:FrameCtrl0|oQ0[8]~5394 FrameCtrl:FrameCtrl0|oQ0[8]~5397 } "NODE_NAME" } } { "Source/FrameCtrl.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/FrameCtrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.032 ns) + CELL(2.652 ns) 13.873 ns ioGPIO1\[1\] 5 PIN PIN_K26 0 " "Info: 5: + IC(3.032 ns) + CELL(2.652 ns) = 13.873 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'ioGPIO1\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { FrameCtrl:FrameCtrl0|oQ0[8]~5397 ioGPIO1[1] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 29.55 % ) " "Info: Total cell delay = 4.100 ns ( 29.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.773 ns ( 70.45 % ) " "Info: Total interconnect delay = 9.773 ns ( 70.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "13.873 ns" { ioSRAM_IO[8] ioSRAM_IO[8]~7 FrameCtrl:FrameCtrl0|oQ0[8]~5394 FrameCtrl:FrameCtrl0|oQ0[8]~5397 ioGPIO1[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "13.873 ns" { ioSRAM_IO[8] {} ioSRAM_IO[8]~7 {} FrameCtrl:FrameCtrl0|oQ0[8]~5394 {} FrameCtrl:FrameCtrl0|oQ0[8]~5397 {} ioGPIO1[1] {} } { 0.000ns 0.000ns 5.744ns 0.997ns 3.032ns } { 0.000ns 0.860ns 0.150ns 0.438ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0 ioGPIO0\[1\] iClk50 -5.523 ns memory " "Info: th for memory \"ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0\" (data pin = \"ioGPIO0\[1\]\", clock pin = \"iClk50\") is -5.523 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "iClk50 PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 -2.358 ns + " "Info: + Offset between input clock \"iClk50\" and output clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 15 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 destination 2.716 ns + Longest memory " "Info: + Longest clock path from clock \"PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1\" to destination memory is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 1677 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 1677; COMB Node = 'PLL_Sys:PLL_Sys0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/altpll.tdf" 892 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.952 ns) + CELL(0.673 ns) 2.716 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0 3 MEM M4K_X52_Y31 1 " "Info: 3: + IC(0.952 ns) + CELL(0.673 ns) = 2.716 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ejj1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_ejj1.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.673 ns ( 24.78 % ) " "Info: Total cell delay = 0.673 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.043 ns ( 75.22 % ) " "Info: Total interconnect delay = 2.043 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.952ns } { 0.000ns 0.000ns 0.673ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_ejj1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_ejj1.tdf" 43 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.115 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ioGPIO0\[1\] 1 PIN PIN_J22 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J22; Fanout = 1; PIN Node = 'ioGPIO0\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { ioGPIO0[1] } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns ioGPIO0\[1\]~22 2 COMB IOC_X65_Y31_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y31_N2; Fanout = 1; COMB Node = 'ioGPIO0\[1\]~22'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.832 ns" { ioGPIO0[1] ioGPIO0[1]~22 } "NODE_NAME" } } { "Source/MemAndComTest.v" "" { Text "C:/user/swankmania/MemAndComTest/Source/MemAndComTest.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.176 ns) + CELL(0.107 ns) 6.115 ns ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0 3 MEM M4K_X52_Y31 1 " "Info: 3: + IC(5.176 ns) + CELL(0.107 ns) = 6.115 ns; Loc. = M4K_X52_Y31; Fanout = 1; MEM Node = 'ComCtrl:ComCtrl0\|ComFIFO:ComFIFO0\|scfifo:scfifo_component\|scfifo_9h31:auto_generated\|a_dpfifo_cn31:dpfifo\|altsyncram_j2e1:FIFOram\|altsyncram_ejj1:altsyncram1\|ram_block2a0~portb_datain_reg0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.283 ns" { ioGPIO0[1]~22 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_ejj1.tdf" "" { Text "C:/user/swankmania/MemAndComTest/db/altsyncram_ejj1.tdf" 43 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.939 ns ( 15.36 % ) " "Info: Total cell delay = 0.939 ns ( 15.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.176 ns ( 84.64 % ) " "Info: Total interconnect delay = 5.176 ns ( 84.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.115 ns" { ioGPIO0[1] ioGPIO0[1]~22 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.115 ns" { ioGPIO0[1] {} ioGPIO0[1]~22 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 {} } { 0.000ns 0.000ns 5.176ns } { 0.000ns 0.832ns 0.107ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1 {} PLL_Sys:PLL_Sys0|altpll:altpll_component|_clk1~clkctrl {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 {} } { 0.000ns 1.091ns 0.952ns } { 0.000ns 0.000ns 0.673ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.115 ns" { ioGPIO0[1] ioGPIO0[1]~22 ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.115 ns" { ioGPIO0[1] {} ioGPIO0[1]~22 {} ComCtrl:ComCtrl0|ComFIFO:ComFIFO0|scfifo:scfifo_component|scfifo_9h31:auto_generated|a_dpfifo_cn31:dpfifo|altsyncram_j2e1:FIFOram|altsyncram_ejj1:altsyncram1|ram_block2a0~portb_datain_reg0 {} } { 0.000ns 0.000ns 5.176ns } { 0.000ns 0.832ns 0.107ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Error" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Error: promoted from Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Classic Timing Analyzer 1  3 s Quartus II " "Error: Quartus II Classic Timing Analyzer was unsuccessful. 1 error, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Allocated 126 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 20 22:33:52 2007 " "Error: Processing ended: Tue Nov 20 22:33:52 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1  471 s " "Error: Quartus II Full Compilation was unsuccessful. 1 error, 471 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
