#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27eeb80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x27eed10 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x27d7d50 .functor NOT 1, L_0x282f1c0, C4<0>, C4<0>, C4<0>;
L_0x282f010 .functor XOR 10, L_0x282ee40, L_0x282ef70, C4<0000000000>, C4<0000000000>;
L_0x282f120 .functor XOR 10, L_0x282f010, L_0x282f080, C4<0000000000>, C4<0000000000>;
v0x282b200_0 .net *"_ivl_10", 9 0, L_0x282f080;  1 drivers
v0x282b300_0 .net *"_ivl_12", 9 0, L_0x282f120;  1 drivers
v0x282b3e0_0 .net *"_ivl_2", 9 0, L_0x282eda0;  1 drivers
v0x282b4a0_0 .net *"_ivl_4", 9 0, L_0x282ee40;  1 drivers
v0x282b580_0 .net *"_ivl_6", 9 0, L_0x282ef70;  1 drivers
v0x282b6b0_0 .net *"_ivl_8", 9 0, L_0x282f010;  1 drivers
v0x282b790_0 .var "clk", 0 0;
v0x282b830_0 .net "in", 3 0, v0x2828900_0;  1 drivers
v0x282b8d0_0 .net "out_any_dut", 3 1, L_0x282da90;  1 drivers
v0x282b990_0 .net "out_any_ref", 3 1, L_0x27d8310;  1 drivers
v0x282ba60_0 .net "out_both_dut", 2 0, L_0x282cf50;  1 drivers
v0x282bb30_0 .net "out_both_ref", 2 0, L_0x27d8040;  1 drivers
v0x282bc00_0 .net "out_different_dut", 3 0, L_0x282e3a0;  1 drivers
v0x282bcd0_0 .net "out_different_ref", 3 0, L_0x27d8560;  1 drivers
v0x282bda0_0 .var/2u "stats1", 287 0;
v0x282be60_0 .var/2u "strobe", 0 0;
v0x282bf20_0 .net "tb_match", 0 0, L_0x282f1c0;  1 drivers
v0x282bff0_0 .net "tb_mismatch", 0 0, L_0x27d7d50;  1 drivers
v0x282c090_0 .net "wavedrom_enable", 0 0, v0x2828a60_0;  1 drivers
v0x282c160_0 .net "wavedrom_title", 511 0, v0x2828b00_0;  1 drivers
E_0x27e88f0/0 .event negedge, v0x2828840_0;
E_0x27e88f0/1 .event posedge, v0x2828840_0;
E_0x27e88f0 .event/or E_0x27e88f0/0, E_0x27e88f0/1;
L_0x282eda0 .concat [ 4 3 3 0], L_0x27d8560, L_0x27d8310, L_0x27d8040;
L_0x282ee40 .concat [ 4 3 3 0], L_0x27d8560, L_0x27d8310, L_0x27d8040;
L_0x282ef70 .concat [ 4 3 3 0], L_0x282e3a0, L_0x282da90, L_0x282cf50;
L_0x282f080 .concat [ 4 3 3 0], L_0x27d8560, L_0x27d8310, L_0x27d8040;
L_0x282f1c0 .cmp/eeq 10, L_0x282eda0, L_0x282f120;
S_0x27eeea0 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x27eed10;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x27d8040 .functor AND 3, L_0x282c260, L_0x282c300, C4<111>, C4<111>;
L_0x27d8310 .functor OR 3, L_0x282c490, L_0x282c530, C4<000>, C4<000>;
L_0x27d8560 .functor XOR 4, v0x2828900_0, L_0x282c980, C4<0000>, C4<0000>;
v0x27d7540_0 .net *"_ivl_1", 2 0, L_0x282c260;  1 drivers
v0x27d7880_0 .net *"_ivl_13", 0 0, L_0x282c6f0;  1 drivers
v0x27d7b50_0 .net *"_ivl_15", 2 0, L_0x282c8a0;  1 drivers
v0x27d7e60_0 .net *"_ivl_16", 3 0, L_0x282c980;  1 drivers
v0x27d8150_0 .net *"_ivl_3", 2 0, L_0x282c300;  1 drivers
v0x27d8420_0 .net *"_ivl_7", 2 0, L_0x282c490;  1 drivers
v0x27d8630_0 .net *"_ivl_9", 2 0, L_0x282c530;  1 drivers
v0x2827c10_0 .net "in", 3 0, v0x2828900_0;  alias, 1 drivers
v0x2827cf0_0 .net "out_any", 3 1, L_0x27d8310;  alias, 1 drivers
v0x2827e60_0 .net "out_both", 2 0, L_0x27d8040;  alias, 1 drivers
v0x2827f40_0 .net "out_different", 3 0, L_0x27d8560;  alias, 1 drivers
L_0x282c260 .part v0x2828900_0, 0, 3;
L_0x282c300 .part v0x2828900_0, 1, 3;
L_0x282c490 .part v0x2828900_0, 0, 3;
L_0x282c530 .part v0x2828900_0, 1, 3;
L_0x282c6f0 .part v0x2828900_0, 0, 1;
L_0x282c8a0 .part v0x2828900_0, 1, 3;
L_0x282c980 .concat [ 3 1 0 0], L_0x282c8a0, L_0x282c6f0;
S_0x28280a0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x27eed10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x2828840_0 .net "clk", 0 0, v0x282b790_0;  1 drivers
v0x2828900_0 .var "in", 3 0;
v0x28289c0_0 .net "tb_match", 0 0, L_0x282f1c0;  alias, 1 drivers
v0x2828a60_0 .var "wavedrom_enable", 0 0;
v0x2828b00_0 .var "wavedrom_title", 511 0;
E_0x27e8480 .event posedge, v0x2828840_0;
E_0x27e8d70 .event negedge, v0x2828840_0;
S_0x2828340 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x28280a0;
 .timescale -12 -12;
v0x2828540_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2828640 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x28280a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2828cd0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x27eed10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x27efae0 .functor AND 1, L_0x282cb60, L_0x282cc00, C4<1>, C4<1>;
L_0x28007a0 .functor AND 1, L_0x282cd40, L_0x282cde0, C4<1>, C4<1>;
L_0x2800810 .functor AND 1, L_0x282d0e0, L_0x282d1c0, C4<1>, C4<1>;
L_0x282d6f0 .functor OR 1, L_0x282d560, L_0x282d650, C4<0>, C4<0>;
L_0x282d9d0 .functor OR 1, L_0x282d830, L_0x282d930, C4<0>, C4<0>;
L_0x282dc20 .functor OR 1, L_0x282dc90, L_0x282dd30, C4<0>, C4<0>;
L_0x282e150 .functor XOR 1, L_0x282df80, L_0x282e020, C4<0>, C4<0>;
L_0x282e440 .functor XOR 1, L_0x282e260, L_0x282e300, C4<0>, C4<0>;
L_0x282e790 .functor XOR 1, L_0x282e5a0, L_0x282e640, C4<0>, C4<0>;
L_0x282ebe0 .functor XOR 1, L_0x282e9e0, L_0x282eb40, C4<0>, C4<0>;
v0x2828f40_0 .net *"_ivl_11", 0 0, L_0x282cd40;  1 drivers
v0x2829020_0 .net *"_ivl_13", 0 0, L_0x282cde0;  1 drivers
v0x2829100_0 .net *"_ivl_14", 0 0, L_0x28007a0;  1 drivers
v0x28291f0_0 .net *"_ivl_20", 0 0, L_0x282d0e0;  1 drivers
v0x28292d0_0 .net *"_ivl_22", 0 0, L_0x282d1c0;  1 drivers
v0x2829400_0 .net *"_ivl_23", 0 0, L_0x2800810;  1 drivers
v0x28294e0_0 .net *"_ivl_28", 0 0, L_0x282d560;  1 drivers
v0x28295c0_0 .net *"_ivl_3", 0 0, L_0x282cb60;  1 drivers
v0x28296a0_0 .net *"_ivl_30", 0 0, L_0x282d650;  1 drivers
v0x2829810_0 .net *"_ivl_31", 0 0, L_0x282d6f0;  1 drivers
v0x28298f0_0 .net *"_ivl_36", 0 0, L_0x282d830;  1 drivers
v0x28299d0_0 .net *"_ivl_38", 0 0, L_0x282d930;  1 drivers
v0x2829ab0_0 .net *"_ivl_39", 0 0, L_0x282d9d0;  1 drivers
v0x2829b90_0 .net *"_ivl_45", 0 0, L_0x282dc90;  1 drivers
v0x2829c70_0 .net *"_ivl_47", 0 0, L_0x282dd30;  1 drivers
v0x2829d50_0 .net *"_ivl_48", 0 0, L_0x282dc20;  1 drivers
v0x2829e30_0 .net *"_ivl_5", 0 0, L_0x282cc00;  1 drivers
v0x2829f10_0 .net *"_ivl_53", 0 0, L_0x282df80;  1 drivers
v0x2829ff0_0 .net *"_ivl_55", 0 0, L_0x282e020;  1 drivers
v0x282a0d0_0 .net *"_ivl_56", 0 0, L_0x282e150;  1 drivers
v0x282a190_0 .net *"_ivl_6", 0 0, L_0x27efae0;  1 drivers
v0x282a270_0 .net *"_ivl_61", 0 0, L_0x282e260;  1 drivers
v0x282a350_0 .net *"_ivl_63", 0 0, L_0x282e300;  1 drivers
v0x282a430_0 .net *"_ivl_64", 0 0, L_0x282e440;  1 drivers
v0x282a4f0_0 .net *"_ivl_69", 0 0, L_0x282e5a0;  1 drivers
v0x282a5d0_0 .net *"_ivl_71", 0 0, L_0x282e640;  1 drivers
v0x282a6b0_0 .net *"_ivl_72", 0 0, L_0x282e790;  1 drivers
v0x282a770_0 .net *"_ivl_78", 0 0, L_0x282e9e0;  1 drivers
v0x282a850_0 .net *"_ivl_80", 0 0, L_0x282eb40;  1 drivers
v0x282a930_0 .net *"_ivl_81", 0 0, L_0x282ebe0;  1 drivers
v0x282a9f0_0 .net "in", 3 0, v0x2828900_0;  alias, 1 drivers
v0x282aab0_0 .net "out_any", 3 1, L_0x282da90;  alias, 1 drivers
v0x282ab90_0 .net "out_both", 2 0, L_0x282cf50;  alias, 1 drivers
v0x282ae80_0 .net "out_different", 3 0, L_0x282e3a0;  alias, 1 drivers
L_0x282cb60 .part v0x2828900_0, 0, 1;
L_0x282cc00 .part v0x2828900_0, 3, 1;
L_0x282cd40 .part v0x2828900_0, 1, 1;
L_0x282cde0 .part v0x2828900_0, 0, 1;
L_0x282cf50 .concat8 [ 1 1 1 0], L_0x27efae0, L_0x28007a0, L_0x2800810;
L_0x282d0e0 .part v0x2828900_0, 2, 1;
L_0x282d1c0 .part v0x2828900_0, 1, 1;
L_0x282d560 .part v0x2828900_0, 1, 1;
L_0x282d650 .part v0x2828900_0, 0, 1;
L_0x282d830 .part v0x2828900_0, 2, 1;
L_0x282d930 .part v0x2828900_0, 1, 1;
L_0x282da90 .concat8 [ 1 1 1 0], L_0x282d6f0, L_0x282d9d0, L_0x282dc20;
L_0x282dc90 .part v0x2828900_0, 3, 1;
L_0x282dd30 .part v0x2828900_0, 2, 1;
L_0x282df80 .part v0x2828900_0, 0, 1;
L_0x282e020 .part v0x2828900_0, 3, 1;
L_0x282e260 .part v0x2828900_0, 1, 1;
L_0x282e300 .part v0x2828900_0, 0, 1;
L_0x282e5a0 .part v0x2828900_0, 2, 1;
L_0x282e640 .part v0x2828900_0, 1, 1;
L_0x282e3a0 .concat8 [ 1 1 1 1], L_0x282e150, L_0x282e440, L_0x282e790, L_0x282ebe0;
L_0x282e9e0 .part v0x2828900_0, 3, 1;
L_0x282eb40 .part v0x2828900_0, 2, 1;
S_0x282afe0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x27eed10;
 .timescale -12 -12;
E_0x27d0a20 .event anyedge, v0x282be60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x282be60_0;
    %nor/r;
    %assign/vec4 v0x282be60_0, 0;
    %wait E_0x27d0a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28280a0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x2828900_0, 0;
    %wait E_0x27e8d70;
    %wait E_0x27e8480;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x2828900_0, 0;
    %wait E_0x27e8480;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x2828900_0, 0;
    %wait E_0x27e8480;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x2828900_0, 0;
    %wait E_0x27e8480;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x2828900_0, 0;
    %wait E_0x27e8480;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x2828900_0, 0;
    %wait E_0x27e8d70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2828640;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x2828900_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27e8d70;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x2828900_0, 0;
    %wait E_0x27e8480;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x2828900_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x27eed10;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x282b790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x282be60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x27eed10;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x282b790_0;
    %inv;
    %store/vec4 v0x282b790_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x27eed10;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2828840_0, v0x282bff0_0, v0x282b830_0, v0x282bb30_0, v0x282ba60_0, v0x282b990_0, v0x282b8d0_0, v0x282bcd0_0, v0x282bc00_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x27eed10;
T_7 ;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x27eed10;
T_8 ;
    %wait E_0x27e88f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x282bda0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282bda0_0, 4, 32;
    %load/vec4 v0x282bf20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282bda0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x282bda0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282bda0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x282bb30_0;
    %load/vec4 v0x282bb30_0;
    %load/vec4 v0x282ba60_0;
    %xor;
    %load/vec4 v0x282bb30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282bda0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282bda0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x282b990_0;
    %load/vec4 v0x282b990_0;
    %load/vec4 v0x282b8d0_0;
    %xor;
    %load/vec4 v0x282b990_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282bda0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282bda0_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x282bcd0_0;
    %load/vec4 v0x282bcd0_0;
    %load/vec4 v0x282bc00_0;
    %xor;
    %load/vec4 v0x282bcd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282bda0_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x282bda0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x282bda0_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/gatesv/iter3/response2/top_module.sv";
