# mips_processor_32bit
Designed, implemented and validated a five-stage pipelined datapath for the MIPS 32-bit ISA on the Xilinx Artix-7 FPGA
Implemented a video processing algorithm in MIPS ISA and executed on the FPGA based emulation of the pipelined datapath.
