Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Thu Jul 19 20:40:41 2018
| Host             : Anish-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file ad9361_tx_top_power_routed.rpt -pb ad9361_tx_top_power_summary_routed.pb -rpx ad9361_tx_top_power_routed.rpx
| Design           : ad9361_tx_top
| Device           : xc7k325tffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.338 |
| Dynamic (W)              | 0.177 |
| Device Static (W)        | 0.162 |
| Effective TJA (C/W)      | 1.8   |
| Max Ambient (C)          | 84.4  |
| Junction Temperature (C) | 25.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.002 |        5 |       --- |             --- |
| Slice Logic             |     0.002 |     1506 |       --- |             --- |
|   LUT as Logic          |     0.001 |      851 |    203800 |            0.42 |
|   Register              |    <0.001 |      321 |    407600 |            0.08 |
|   CARRY4                |    <0.001 |       20 |     50950 |            0.04 |
|   LUT as Shift Register |    <0.001 |        2 |     64000 |           <0.01 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   F7/F8 Muxes           |    <0.001 |      210 |    203800 |            0.10 |
|   Others                |     0.000 |       25 |       --- |             --- |
| Signals                 |     0.003 |      949 |       --- |             --- |
| Block RAM               |    <0.001 |      0.5 |       445 |            0.11 |
| MMCM                    |     0.113 |        1 |        10 |           10.00 |
| I/O                     |     0.057 |       41 |       500 |            8.20 |
| Static Power            |     0.162 |          |           |                 |
| Total                   |     0.338 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.078 |       0.009 |      0.069 |
| Vccaux    |       1.800 |     0.094 |       0.066 |      0.028 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.020 |       0.019 |      0.001 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+------------------------------------+-----------------+
| Clock              | Domain                             | Constraint (ns) |
+--------------------+------------------------------------+-----------------+
| clk_out1_clk_wiz_0 | clk_wiz_i0/inst/clk_out1_clk_wiz_0 |            50.0 |
| clkfbout_clk_wiz_0 | clk_wiz_i0/inst/clkfbout_clk_wiz_0 |             5.0 |
| sys_clk_p_200M     | sys_clk_p_200M                     |             5.0 |
+--------------------+------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| ad9361_tx_top                                                |     0.177 |
|   ad9361_unit_i0                                             |     0.005 |
|     ad9361_txdata_uut                                        |     0.001 |
|     bb_iq_generator                                          |     0.003 |
|       U0                                                     |     0.003 |
|         i_synth                                              |     0.003 |
|           i_dds                                              |     0.003 |
|             I_PHASEGEN.i_conventional_accum.i_accum          |    <0.001 |
|               i_fabric.i_common.i_phase_acc                  |    <0.001 |
|               i_fabric.i_one_channel.i_accum                 |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                         |     0.003 |
|               i_rtl.i_quarter_table.i_addr_reg_c             |    <0.001 |
|               i_rtl.i_quarter_table.i_rom_reg_a              |    <0.001 |
|               i_rtl.i_quarter_table.i_rom_reg_b              |    <0.001 |
|               i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a |    <0.001 |
|               i_rtl.i_quarter_table.i_trivial_map.i_op_reg_b |    <0.001 |
|     uut_ad9361_init                                          |    <0.001 |
|       uut_ad9361_spi_ctrl                                    |    <0.001 |
|         uut_ad9361_spi_drv                                   |    <0.001 |
|   clk_wiz_i0                                                 |     0.121 |
|     inst                                                     |     0.121 |
+--------------------------------------------------------------+-----------+


