
---------- Begin Simulation Statistics ----------
final_tick                                99532388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 146035                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689064                       # Number of bytes of host memory used
host_op_rate                                   146040                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   684.77                       # Real time elapsed on the host
host_tick_rate                              145351908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003651                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.099532                       # Number of seconds simulated
sim_ticks                                 99532388000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.492624                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596905                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599949                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            600016                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                166                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             416                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              250                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602220                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     613                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003651                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.990648                       # CPI: cycles per instruction
system.cpu.discardedOps                          2715                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412152                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901158                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094551                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        85513590                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.502349                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        199064776                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006972     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900875     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095695     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003651                       # Class of committed instruction
system.cpu.tickCycles                       113551186                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       363950                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        736208                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           43                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       372227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       744695                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            116                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                286                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       363790                       # Transaction distribution
system.membus.trans_dist::CleanEvict              160                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371972                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371972                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1108466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1108466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188428288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188428288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372258                       # Request fanout histogram
system.membus.respLayer1.occupancy         6448352000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6668500500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       735656                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          287                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             349                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           371973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          371973                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           402                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           94                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1091                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1116073                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1117164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       176384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190446848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190623232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          364066                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93130240                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           736535                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000219                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014875                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 736375     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    159      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             736535                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1860959500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1674302498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1809499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  172                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   36                       # number of demand (read+write) hits
system.l2.demand_hits::total                      208                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 172                       # number of overall hits
system.l2.overall_hits::.cpu.data                  36                       # number of overall hits
system.l2.overall_hits::total                     208                       # number of overall hits
system.l2.demand_misses::.cpu.inst                230                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             372031                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372261                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               230                       # number of overall misses
system.l2.overall_misses::.cpu.data            372031                       # number of overall misses
system.l2.overall_misses::total                372261                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     21306500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  39167228000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      39188534500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     21306500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  39167228000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     39188534500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           372067                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               372469                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          372067                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              372469                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.572139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999903                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999442                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.572139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999903                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999442                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 92636.956522                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105279.474022                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105271.662892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 92636.956522                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105279.474022                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105271.662892                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              363790                       # number of writebacks
system.l2.writebacks::total                    363790                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        372029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372258                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       372029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     18935000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  35446773500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35465708500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     18935000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  35446773500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35465708500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.569652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999434                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.569652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999434                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82685.589520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 95279.597827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95271.850437                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82685.589520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 95279.597827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95271.850437                       # average overall mshr miss latency
system.l2.replacements                         364066                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       371866                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           371866                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       371866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       371866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          257                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              257                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          257                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          257                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          371972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371972                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  39160911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   39160911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        371973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            371973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105279.190369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105279.190369                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  35441191000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35441191000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 95279.190369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95279.190369                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                172                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     21306500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     21306500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.572139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.572139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 92636.956522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92636.956522                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     18935000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     18935000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.569652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.569652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82685.589520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82685.589520                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                35                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              59                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      6317000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      6317000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           94                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            94                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.627660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.627660                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 107067.796610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107067.796610                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      5582500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      5582500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.606383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.606383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 97938.596491                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 97938.596491                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8107.061618                       # Cycle average of tags in use
system.l2.tags.total_refs                      744649                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372258                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.000357                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         4.584860                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8102.476758                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000560                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989632                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6329474                       # Number of tag accesses
system.l2.tags.data_accesses                  6329474                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95239424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95298048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93130240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93130240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          372029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              372258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       363790                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             363790                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            588994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         956868673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             957457667                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       588994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           588994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      935677741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            935677741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      935677741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           588994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        956868673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1893135408                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000530558250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        72761                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        72761                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2250269                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1382454                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     363790                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1489032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455160                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90892                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  41541459500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7445160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             69460809500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     27898.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46648.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1338815                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1309603                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1489032                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455160                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  72736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  72737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  72755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  72752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       295750                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    637.113454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   513.447644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.527136                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3432      1.16%      1.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3426      1.16%      2.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       125322     42.37%     44.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2278      0.77%     45.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15958      5.40%     50.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2277      0.77%     51.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8234      2.78%     54.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3418      1.16%     55.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       131405     44.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       295750                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        72761                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.464590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.003496                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    117.158575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        72759    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72761                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72761                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.998859                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.998708                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.074229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               16      0.02%      0.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.00%      0.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12      0.02%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.01%      0.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            72720     99.94%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72761                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95298048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93128768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95298048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93130240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       957.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       935.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    957.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    935.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   99532272000                       # Total gap between requests
system.mem_ctrls.avgGap                     135225.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95239424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93128768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 588994.207594014471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 956868672.737963438034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 935662952.244248390198                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488116                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455160                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     31226000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  69429583500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2360617753250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34089.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46656.03                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1622239.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1055613300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            561067980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5315472960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796928820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7856943120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23420766480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18497686560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        60504479220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        607.887346                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47041479500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3323580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49167328500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1056048840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            561303270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5316215520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3798886320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7856943120.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23430934710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18489123840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        60509455620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.937344                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47019270000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3323580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49189538000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     99532388000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2982814                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2982814                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2982814                       # number of overall hits
system.cpu.icache.overall_hits::total         2982814                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          402                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          402                       # number of overall misses
system.cpu.icache.overall_misses::total           402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24443500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24443500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24443500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24443500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2983216                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2983216                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2983216                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2983216                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000135                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000135                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000135                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000135                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60804.726368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60804.726368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60804.726368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60804.726368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          287                       # number of writebacks
system.cpu.icache.writebacks::total               287                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          402                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24041500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24041500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24041500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24041500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000135                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000135                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59804.726368                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59804.726368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59804.726368                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59804.726368                       # average overall mshr miss latency
system.cpu.icache.replacements                    287                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2982814                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2982814                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          402                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24443500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24443500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2983216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2983216                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60804.726368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60804.726368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24041500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24041500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000135                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59804.726368                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59804.726368                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           114.985392                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2983216                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7420.935323                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   114.985392                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.898323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.898323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5966834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5966834                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     48062543                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         48062543                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     48062586                       # number of overall hits
system.cpu.dcache.overall_hits::total        48062586                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       744032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         744032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       744041                       # number of overall misses
system.cpu.dcache.overall_misses::total        744041                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  79332236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  79332236000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  79332236000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  79332236000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806575                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806627                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806627                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015245                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015245                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015245                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015245                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106624.763451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106624.763451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106623.473706                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106623.473706                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       371866                       # number of writebacks
system.cpu.dcache.writebacks::total            371866                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       371969                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       371969                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       371969                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       371969                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       372063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       372063                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       372067                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       372067                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39725313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39725313000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39725734500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39725734500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007623                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106770.393724                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106770.393724                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106770.378722                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106770.378722                       # average overall mshr miss latency
system.cpu.dcache.replacements                 371939                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710898                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74416.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74416.666667                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      6429500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      6429500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 71438.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71438.888889                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12351645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12351645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       743936                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       743936                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  79325092000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  79325092000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095581                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056808                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 106628.919692                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 106628.919692                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       371963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       371963                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       371973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       371973                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  39718883500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  39718883500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028404                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 106778.942289                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 106778.942289                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            43                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173077                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       421500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       421500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       105375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       105375                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.964983                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48434681                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            372067                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.177309                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.964983                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999726                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          97985377                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         97985377                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  99532388000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
