$date
	Fri Apr 24 23:18:40 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_bench $end
$var wire 5 ! out [4:0] $end
$var reg 1 " clk $end
$var reg 2 # ctrl [1:0] $end
$var reg 1 $ reset $end
$scope module count $end
$var wire 1 " clk $end
$var wire 2 % ctrl [1:0] $end
$var wire 1 $ reset $end
$var wire 5 & out [4:0] $end
$var reg 5 ' tmp [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
0$
b0 #
0"
b0 !
$end
#50
1$
#100
b10000 !
b10000 &
b11111 '
1"
#200
0"
#300
b10001 !
b10001 &
b11110 '
1"
#400
0"
#500
b10011 !
b10011 &
b11101 '
1"
#600
0"
#700
b10010 !
b10010 &
b11100 '
1"
#800
0"
#900
b10110 !
b10110 &
b11011 '
1"
#1000
0"
#1100
b10111 !
b10111 &
b11010 '
1"
#1200
0"
#1300
b10101 !
b10101 &
b11001 '
1"
#1400
0"
#1500
b10100 !
b10100 &
b11000 '
1"
#1550
b1 #
b1 %
#1600
0"
#1700
b10101 !
b10101 &
b11001 '
1"
#1800
0"
#1900
b10111 !
b10111 &
b11010 '
1"
#2000
0"
#2100
b10110 !
b10110 &
b11011 '
1"
#2200
0"
#2300
b10010 !
b10010 &
b11100 '
1"
#2400
0"
#2500
b10011 !
b10011 &
b11101 '
1"
#2600
0"
#2700
b10001 !
b10001 &
b11110 '
1"
#2800
0"
#2900
b10000 !
b10000 &
b11111 '
1"
#3000
0"
#3050
b11 #
b11 %
#3100
b10001 !
b10001 &
b11110 '
1"
#3200
0"
#3300
b10011 !
b10011 &
b11101 '
1"
#3400
0"
#3500
b10010 !
b10010 &
b11100 '
1"
#3600
0"
#3700
b10110 !
b10110 &
b11011 '
1"
#3800
0"
#3900
b10111 !
b10111 &
b11010 '
1"
#4000
0"
#4100
b10101 !
b10101 &
b11001 '
1"
#4200
0"
#4300
b10100 !
b10100 &
b11000 '
1"
#4400
0"
#4500
b11100 !
b11100 &
b10111 '
1"
#4550
