/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  reg [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [52:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = !(celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_6z[3]);
  assign celloutsig_0_4z = !(in_data[1] ? celloutsig_0_0z[2] : celloutsig_0_2z);
  assign celloutsig_0_5z = ~celloutsig_0_3z;
  assign celloutsig_0_3z = ~((in_data[25] | celloutsig_0_1z[3]) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_0_27z = ~((celloutsig_0_22z[0] | celloutsig_0_17z) & (celloutsig_0_8z[0] | celloutsig_0_2z));
  assign celloutsig_1_19z = celloutsig_1_2z | celloutsig_1_3z;
  assign celloutsig_0_13z = celloutsig_0_0z[1] | celloutsig_0_4z;
  assign celloutsig_0_16z = celloutsig_0_9z | celloutsig_0_5z;
  assign celloutsig_1_9z = celloutsig_1_3z ^ celloutsig_1_5z;
  assign celloutsig_1_18z = celloutsig_1_16z[0] ^ celloutsig_1_11z;
  assign celloutsig_0_0z = in_data[36:33] & in_data[67:64];
  assign celloutsig_1_1z = in_data[190:172] >= { in_data[134:121], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[152:150] >= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >= { in_data[177:176], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } >= { in_data[67:55], celloutsig_0_3z };
  assign celloutsig_0_31z = { celloutsig_0_7z[2:1], celloutsig_0_27z, celloutsig_0_5z } <= celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[165:153] <= in_data[115:103];
  assign celloutsig_1_11z = { celloutsig_1_10z[50:37], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z } <= { celloutsig_1_6z[7:1], celloutsig_1_6z };
  assign celloutsig_1_5z = { in_data[175:172], celloutsig_1_1z } && { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_4z = celloutsig_1_2z & ~(in_data[149]);
  assign celloutsig_1_7z = celloutsig_1_0z & ~(celloutsig_1_5z);
  assign celloutsig_1_6z = { in_data[155], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } | { in_data[129:125], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_22z = { celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_3z } | celloutsig_0_1z[3:1];
  assign celloutsig_1_10z = { in_data[190:140], celloutsig_1_4z, celloutsig_1_0z } >> { in_data[146:102], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_10z[4:2], celloutsig_1_0z } >> { celloutsig_1_10z[40:38], celloutsig_1_9z };
  assign celloutsig_1_16z = { in_data[181:179], celloutsig_1_5z } >> celloutsig_1_12z;
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_3z } >> { celloutsig_0_0z[2:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_1z = { in_data[39], celloutsig_0_0z } >> in_data[12:8];
  always_latch
    if (celloutsig_1_18z) celloutsig_0_8z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = { celloutsig_0_7z[4:0], celloutsig_0_3z };
  assign celloutsig_0_9z = ~((celloutsig_0_6z & celloutsig_0_1z[0]) | (celloutsig_0_6z & celloutsig_0_2z));
  assign celloutsig_0_10z = ~((celloutsig_0_0z[3] & celloutsig_0_6z) | (celloutsig_0_9z & celloutsig_0_2z));
  assign celloutsig_0_17z = ~((celloutsig_0_13z & celloutsig_0_10z) | (celloutsig_0_3z & celloutsig_0_3z));
  assign celloutsig_0_2z = ~((in_data[77] & in_data[1]) | (celloutsig_0_1z[3] & celloutsig_0_0z[0]));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, 1'h1 };
endmodule
