$comment
	File created using the following command:
		vcd file Parallel_Encoder.msim.vcd -direction
$end
$date
	Wed Dec  8 18:43:06 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module encoder_vhd_vec_tst $end
$var wire 1 ! c [14] $end
$var wire 1 " c [13] $end
$var wire 1 # c [12] $end
$var wire 1 $ c [11] $end
$var wire 1 % c [10] $end
$var wire 1 & c [9] $end
$var wire 1 ' c [8] $end
$var wire 1 ( c [7] $end
$var wire 1 ) c [6] $end
$var wire 1 * c [5] $end
$var wire 1 + c [4] $end
$var wire 1 , c [3] $end
$var wire 1 - c [2] $end
$var wire 1 . c [1] $end
$var wire 1 / c [0] $end
$var wire 1 0 d [10] $end
$var wire 1 1 d [9] $end
$var wire 1 2 d [8] $end
$var wire 1 3 d [7] $end
$var wire 1 4 d [6] $end
$var wire 1 5 d [5] $end
$var wire 1 6 d [4] $end
$var wire 1 7 d [3] $end
$var wire 1 8 d [2] $end
$var wire 1 9 d [1] $end
$var wire 1 : d [0] $end

$scope module i1 $end
$var wire 1 ; gnd $end
$var wire 1 < vcc $end
$var wire 1 = unknown $end
$var wire 1 > devoe $end
$var wire 1 ? devclrn $end
$var wire 1 @ devpor $end
$var wire 1 A ww_devoe $end
$var wire 1 B ww_devclrn $end
$var wire 1 C ww_devpor $end
$var wire 1 D ww_d [10] $end
$var wire 1 E ww_d [9] $end
$var wire 1 F ww_d [8] $end
$var wire 1 G ww_d [7] $end
$var wire 1 H ww_d [6] $end
$var wire 1 I ww_d [5] $end
$var wire 1 J ww_d [4] $end
$var wire 1 K ww_d [3] $end
$var wire 1 L ww_d [2] $end
$var wire 1 M ww_d [1] $end
$var wire 1 N ww_d [0] $end
$var wire 1 O ww_c [14] $end
$var wire 1 P ww_c [13] $end
$var wire 1 Q ww_c [12] $end
$var wire 1 R ww_c [11] $end
$var wire 1 S ww_c [10] $end
$var wire 1 T ww_c [9] $end
$var wire 1 U ww_c [8] $end
$var wire 1 V ww_c [7] $end
$var wire 1 W ww_c [6] $end
$var wire 1 X ww_c [5] $end
$var wire 1 Y ww_c [4] $end
$var wire 1 Z ww_c [3] $end
$var wire 1 [ ww_c [2] $end
$var wire 1 \ ww_c [1] $end
$var wire 1 ] ww_c [0] $end
$var wire 1 ^ \~ALTERA_DATA0~~padout\ $end
$var wire 1 _ \~ALTERA_ASDO~~padout\ $end
$var wire 1 ` \~ALTERA_NCSO~~padout\ $end
$var wire 1 a \~ALTERA_DATA0~~ibuf_o\ $end
$var wire 1 b \~ALTERA_ASDO~~ibuf_o\ $end
$var wire 1 c \~ALTERA_NCSO~~ibuf_o\ $end
$var wire 1 d \c[0]~output_o\ $end
$var wire 1 e \c[1]~output_o\ $end
$var wire 1 f \c[2]~output_o\ $end
$var wire 1 g \c[3]~output_o\ $end
$var wire 1 h \c[4]~output_o\ $end
$var wire 1 i \c[5]~output_o\ $end
$var wire 1 j \c[6]~output_o\ $end
$var wire 1 k \c[7]~output_o\ $end
$var wire 1 l \c[8]~output_o\ $end
$var wire 1 m \c[9]~output_o\ $end
$var wire 1 n \c[10]~output_o\ $end
$var wire 1 o \c[11]~output_o\ $end
$var wire 1 p \c[12]~output_o\ $end
$var wire 1 q \c[13]~output_o\ $end
$var wire 1 r \c[14]~output_o\ $end
$var wire 1 s \d[8]~input_o\ $end
$var wire 1 t \d[3]~input_o\ $end
$var wire 1 u \d[6]~input_o\ $end
$var wire 1 v \d[5]~input_o\ $end
$var wire 1 w \d[2]~input_o\ $end
$var wire 1 x \d[0]~input_o\ $end
$var wire 1 y \d[1]~input_o\ $end
$var wire 1 z \xorB|final|y~0_combout\ $end
$var wire 1 { \par4|final|y~combout\ $end
$var wire 1 | \d[4]~input_o\ $end
$var wire 1 } \d[7]~input_o\ $end
$var wire 1 ~ \d[9]~input_o\ $end
$var wire 1 !! \par3|final|y~combout\ $end
$var wire 1 "! \d[10]~input_o\ $end
$var wire 1 #! \xorA|final|y~0_combout\ $end
$var wire 1 $! \par2|final|y~combout\ $end
$var wire 1 %! \par1|final|y~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0;
1<
x=
1>
1?
1@
1A
1B
1C
x^
x_
x`
xa
xb
xc
1d
1e
0f
0g
1h
1i
1j
1k
1l
1m
0n
0o
0p
0q
0r
0s
1t
0u
1v
1w
1x
1y
0z
1{
1|
0}
0~
1!!
0"!
1#!
0$!
0%!
00
01
02
03
04
15
16
17
18
19
1:
0D
0E
0F
0G
0H
1I
1J
1K
1L
1M
1N
0O
0P
0Q
0R
0S
1T
1U
1V
1W
1X
1Y
0Z
0[
1\
1]
0!
0"
0#
0$
0%
1&
1'
1(
1)
1*
1+
0,
0-
1.
1/
$end
#1000000
