#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Nov  7 00:17:06 2024
# Process ID: 43780
# Current directory: C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.runs/synth_1
# Command line: vivado.exe -log addsub_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source addsub_display.tcl
# Log file: C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.runs/synth_1/addsub_display.vds
# Journal file: C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.runs/synth_1\vivado.jou
# Running On        :saelens
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-1255U
# CPU Frequency     :2611 MHz
# CPU Physical cores:10
# CPU Logical cores :12
# Host memory       :16850 MB
# Swap memory       :12000 MB
# Total Virtual     :28850 MB
# Available Virtual :4432 MB
#-----------------------------------------------------------
source addsub_display.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 486.125 ; gain = 199.453
Command: synth_design -top addsub_display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 46392
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1336.176 ; gain = 447.035
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'addsub_display' [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/chapter4/addsub_display.vhd:16]
INFO: [Synth 8-638] synthesizing module 'addsub' [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/chapter4/addsub.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addsub' (0#1) [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/chapter4/addsub.vhd:15]
INFO: [Synth 8-638] synthesizing module 'display_encoder' [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/Practicum 1/display_encoder.vhd:12]
INFO: [Synth 8-638] synthesizing module 'bintobcd' [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/Practicum 1/bintobcd.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'bintobcd' (0#1) [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/Practicum 1/bintobcd.vhd:17]
INFO: [Synth 8-638] synthesizing module 'bcdtoseg' [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/Practicum 1/bcdtoseg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'bcdtoseg' (0#1) [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/Practicum 1/bcdtoseg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'display_encoder' (0#1) [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/Practicum 1/display_encoder.vhd:12]
INFO: [Synth 8-638] synthesizing module 'multiple_display_driver' [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/chapter4/multiple_display_driver.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/chapter4/multiple_display_driver.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'multiple_display_driver' (0#1) [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/chapter4/multiple_display_driver.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'addsub_display' (0#1) [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/sources_1/imports/chapter4/addsub_display.vhd:16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.039 ; gain = 555.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.039 ; gain = 555.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1445.039 ; gain = 555.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/constrs_1/imports/digitale-elektronica/multi_segment.xdc]
Finished Parsing XDC File [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/constrs_1/imports/digitale-elektronica/multi_segment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.srcs/constrs_1/imports/digitale-elektronica/multi_segment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/addsub_display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/addsub_display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1463.762 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1463.762 ; gain = 574.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1463.762 ; gain = 574.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1463.762 ; gain = 574.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1463.762 ; gain = 574.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Muxes : 
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1463.762 ; gain = 574.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1463.762 ; gain = 574.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1463.762 ; gain = 574.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1463.762 ; gain = 574.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.340 ; gain = 579.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.340 ; gain = 579.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.340 ; gain = 579.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.340 ; gain = 579.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.340 ; gain = 579.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.340 ; gain = 579.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT2   |    23|
|4     |LUT3   |     3|
|5     |LUT4   |     6|
|6     |LUT5   |     3|
|7     |LUT6   |    21|
|8     |FDCE   |    16|
|9     |IBUF   |    11|
|10    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1468.340 ; gain = 579.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1468.340 ; gain = 560.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1468.340 ; gain = 579.199
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1474.461 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1478.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 4888b319
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1478.117 ; gain = 991.992
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1478.117 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/arthu/Documents/digitale-elektronica/digielek-git/digielek/Demos/demo3/demo3.runs/synth_1/addsub_display.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file addsub_display_utilization_synth.rpt -pb addsub_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov  7 00:17:40 2024...
