DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "NSK600_lib"
unitName "typedef_p"
)
]
instances [
(Instance
name "i8_1_ofdm"
duLibraryName "NSK600_lib"
duName "serial_port"
elements [
]
mwi 0
uid 1649,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb1"
number "1"
)
(EmbeddedInstance
name "eb2"
number "2"
)
]
libraryRefs [
"ieee"
"NSK600_lib"
]
)
version "26.1"
appVersion "2005.3 (Build 74)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\ofdm_dsp_if\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\ofdm_dsp_if\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Author"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\ofdm_dsp_if"
)
(vvPair
variable "d_logical"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\ofdm_dsp_if"
)
(vvPair
variable "date"
value "2007-05-09"
)
(vvPair
variable "day"
value "Mi"
)
(vvPair
variable "day_long"
value "Mittwoch"
)
(vvPair
variable "dd"
value "09"
)
(vvPair
variable "entity_name"
value "ofdm_dsp_if"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "CH-L-0012267"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "NSK600_lib"
)
(vvPair
variable "library_downstream_Concatenation"
value "$HDS_PROJECT_DIR/NSK600_lib/concat"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/NSK600_lib/work/"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/NSK600_lib/implementation/"
)
(vvPair
variable "library_downstream_Synplify"
value "$HDS_PROJECT_DIR/NSK600_lib/synplify"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "ofdm_dsp_if"
)
(vvPair
variable "month"
value "Mai"
)
(vvPair
variable "month_long"
value "Mai"
)
(vvPair
variable "p"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\ofdm_dsp_if\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Project_ETL600\\IC_Design\\NSK600_lib\\hds\\ofdm_dsp_if\\struct.bd"
)
(vvPair
variable "project_name"
value "O4CV"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_ADMS"
value "<TBD>"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\Modeltech_6.1e\\win32pe"
)
(vvPair
variable "task_NC"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "C:/Programme/Precision Synthesis 2006a.112/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "time"
value "12:10:35"
)
(vvPair
variable "unit"
value "ofdm_dsp_if"
)
(vvPair
variable "user"
value "CHMAGLO1"
)
(vvPair
variable "version"
value "2005.3 (Build 74)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2007"
)
(vvPair
variable "yy"
value "07"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 169,0
optionalChildren [
*1 (PortIoOut
uid 9,0
shape (CompositeShape
uid 10,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 11,0
sl 0
ro 90
xt "-2000,15625,-500,16375"
)
(Line
uid 12,0
sl 0
ro 90
xt "-500,16000,0,16000"
pts [
"0,16000"
"-500,16000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 13,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 14,0
va (VaSet
)
xt "-6000,15500,-3000,16500"
st "rx_ofdm"
ju 2
blo "-3000,16300"
tm "WireNameMgr"
)
)
)
*2 (Net
uid 21,0
decl (Decl
n "rx_ofdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
suid 1,0
)
declText (MLText
uid 22,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,31400,34500,32200"
st "rx_ofdm      : std_logic_vector(2 DOWNTO 0)
"
)
)
*3 (Net
uid 35,0
decl (Decl
n "sport0_d"
t "std_logic"
o 13
suid 2,0
)
declText (MLText
uid 36,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,34600,24500,35400"
st "sport0_d     : std_logic
"
)
)
*4 (PortIoOut
uid 51,0
shape (CompositeShape
uid 52,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 53,0
sl 0
ro 270
xt "60500,27625,62000,28375"
)
(Line
uid 54,0
sl 0
ro 270
xt "60000,28000,60500,28000"
pts [
"60000,28000"
"60500,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 55,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 56,0
va (VaSet
)
xt "63000,27500,67600,28500"
st "sport0_sclk"
blo "63000,28300"
tm "WireNameMgr"
)
)
)
*5 (Net
uid 63,0
decl (Decl
n "sport0_sclk"
t "std_logic"
o 10
suid 3,0
)
declText (MLText
uid 64,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,32200,24500,33000"
st "sport0_sclk  : std_logic
"
)
)
*6 (PortIoIn
uid 93,0
shape (CompositeShape
uid 94,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 95,0
sl 0
ro 270
xt "-2000,16625,-500,17375"
)
(Line
uid 96,0
sl 0
ro 270
xt "-500,17000,0,17000"
pts [
"-500,17000"
"0,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 97,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 98,0
va (VaSet
)
xt "-5900,16500,-3000,17500"
st "tx_ofdm"
ju 2
blo "-3000,17300"
tm "WireNameMgr"
)
)
)
*7 (Net
uid 105,0
decl (Decl
n "tx_ofdm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 4,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,29800,34500,30600"
st "tx_ofdm      : std_logic_vector(3 DOWNTO 0)
"
)
)
*8 (PortIoIn
uid 107,0
shape (CompositeShape
uid 108,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 109,0
sl 0
ro 270
xt "-2000,21625,-500,22375"
)
(Line
uid 110,0
sl 0
ro 270
xt "-500,22000,0,22000"
pts [
"-500,22000"
"0,22000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 111,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
)
xt "-4300,21500,-3000,22500"
st "clk"
ju 2
blo "-3000,22300"
tm "WireNameMgr"
)
)
)
*9 (GlobalConnector
uid 113,0
shape (Circle
uid 114,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "3000,21000,5000,23000"
radius 1000
)
name (Text
uid 115,0
va (VaSet
font "Arial,8,1"
)
xt "3500,21500,4500,22500"
st "G"
blo "3500,22300"
)
)
*10 (Net
uid 120,0
decl (Decl
n "clk"
t "std_logic"
o 1
suid 5,0
)
declText (MLText
uid 121,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,25000,24500,25800"
st "clk          : std_logic
"
)
)
*11 (PortIoIn
uid 122,0
shape (CompositeShape
uid 123,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 124,0
sl 0
ro 270
xt "-2000,23625,-500,24375"
)
(Line
uid 125,0
sl 0
ro 270
xt "-500,24000,0,24000"
pts [
"-500,24000"
"0,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 126,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 127,0
va (VaSet
)
xt "-5900,23500,-3000,24500"
st "reset_n"
ju 2
blo "-3000,24300"
tm "WireNameMgr"
)
)
)
*12 (GlobalConnector
uid 128,0
shape (Circle
uid 129,0
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "3000,23000,5000,25000"
radius 1000
)
name (Text
uid 130,0
va (VaSet
font "Arial,8,1"
)
xt "3500,23500,4500,24500"
st "G"
blo "3500,24300"
)
)
*13 (Net
uid 135,0
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 6,0
)
declText (MLText
uid 136,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,27400,24500,28200"
st "reset_n      : std_logic
"
)
)
*14 (PortIoOut
uid 249,0
shape (CompositeShape
uid 250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 251,0
sl 0
ro 270
xt "60500,28625,62000,29375"
)
(Line
uid 252,0
sl 0
ro 270
xt "60000,29000,60500,29000"
pts [
"60000,29000"
"60500,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 253,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
)
xt "63000,28500,67600,29500"
st "sport2_sclk"
blo "63000,29300"
tm "WireNameMgr"
)
)
)
*15 (Net
uid 279,0
decl (Decl
n "sport2_sclk"
t "std_logic"
o 11
suid 7,0
)
declText (MLText
uid 280,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,33000,24500,33800"
st "sport2_sclk  : std_logic
"
)
)
*16 (Net
uid 281,0
decl (Decl
n "sport2_d"
t "std_logic"
o 5
suid 8,0
)
declText (MLText
uid 282,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,28200,24500,29000"
st "sport2_d     : std_logic
"
)
)
*17 (PortIoIn
uid 289,0
shape (CompositeShape
uid 290,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 291,0
sl 0
ro 90
xt "60500,16625,62000,17375"
)
(Line
uid 292,0
sl 0
ro 90
xt "60000,17000,60500,17000"
pts [
"60500,17000"
"60000,17000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 293,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 294,0
va (VaSet
)
xt "63000,16500,66300,17500"
st "sport2_d"
blo "63000,17300"
tm "WireNameMgr"
)
)
)
*18 (PortIoOut
uid 311,0
shape (CompositeShape
uid 312,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 313,0
sl 0
ro 270
xt "60500,13625,62000,14375"
)
(Line
uid 314,0
sl 0
ro 270
xt "60000,14000,60500,14000"
pts [
"60000,14000"
"60500,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 315,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316,0
va (VaSet
)
xt "63000,13500,64600,14500"
st "con"
blo "63000,14300"
tm "WireNameMgr"
)
)
)
*19 (Net
uid 323,0
decl (Decl
n "con"
t "std_logic"
o 8
suid 9,0
)
declText (MLText
uid 324,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,30600,24500,31400"
st "con          : std_logic
"
)
)
*20 (PortIoIn
uid 325,0
shape (CompositeShape
uid 326,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 327,0
sl 0
ro 90
xt "60500,24625,62000,25375"
)
(Line
uid 328,0
sl 0
ro 90
xt "60000,25000,60500,25000"
pts [
"60500,25000"
"60000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 329,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 330,0
va (VaSet
)
xt "63000,24500,64400,25500"
st "ind"
blo "63000,25300"
tm "WireNameMgr"
)
)
)
*21 (Net
uid 337,0
decl (Decl
n "ind"
t "std_logic"
o 3
suid 10,0
)
declText (MLText
uid 338,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,26600,24500,27400"
st "ind          : std_logic
"
)
)
*22 (HdlText
uid 448,0
optionalChildren [
*23 (EmbeddedText
uid 461,0
commentText (CommentText
uid 462,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 463,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "46000,31000,60000,34000"
)
oxt "0,0,18000,5000"
text (MLText
uid 464,0
va (VaSet
)
xt "46200,31200,57400,33200"
st "
sport0_sclk <= s;
sport2_sclk <= s;                     
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 14000
)
)
)
]
shape (Rectangle
uid 449,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "46000,26000,52000,31000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 450,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*24 (Text
uid 451,0
va (VaSet
font "Arial,8,1"
)
xt "48150,27000,49850,28000"
st "eb1"
blo "48150,27800"
tm "HdlTextNameMgr"
)
*25 (Text
uid 452,0
va (VaSet
font "Arial,8,1"
)
xt "48150,28000,48950,29000"
st "1"
blo "48150,28800"
tm "HdlTextNumberMgr"
)
]
)
)
*26 (Net
uid 453,0
decl (Decl
n "s"
t "std_logic"
o 17
suid 11,0
)
declText (MLText
uid 454,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,38800,28000,39600"
st "SIGNAL s            : std_logic
"
)
)
*27 (PortIoIn
uid 496,0
shape (CompositeShape
uid 497,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 498,0
sl 0
ro 270
xt "-2000,13625,-500,14375"
)
(Line
uid 499,0
sl 0
ro 270
xt "-500,14000,0,14000"
pts [
"-500,14000"
"0,14000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 500,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 501,0
va (VaSet
)
xt "-8100,13500,-3000,14500"
st "control_ofdm"
ju 2
blo "-3000,14300"
tm "WireNameMgr"
)
)
)
*28 (PortIoOut
uid 502,0
shape (CompositeShape
uid 503,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 504,0
sl 0
ro 90
xt "-2000,14625,-500,15375"
)
(Line
uid 505,0
sl 0
ro 90
xt "-500,15000,0,15000"
pts [
"0,15000"
"-500,15000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 506,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 507,0
va (VaSet
)
xt "-7800,14500,-3000,15500"
st "status_ofdm"
ju 2
blo "-3000,15300"
tm "WireNameMgr"
)
)
)
*29 (Net
uid 524,0
decl (Decl
n "control_ofdm"
t "t_control_v24_x"
o 2
suid 12,0
)
declText (MLText
uid 525,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,25800,27500,26600"
st "control_ofdm : t_control_v24_x
"
)
)
*30 (Net
uid 526,0
decl (Decl
n "status_ofdm"
t "t_status_ofdm"
o 12
suid 13,0
)
declText (MLText
uid 527,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,33800,26500,34600"
st "status_ofdm  : t_status_ofdm
"
)
)
*31 (Net
uid 655,0
decl (Decl
n "enp_122m"
t "std_logic"
o 14
suid 14,0
i "'0'"
)
declText (MLText
uid 656,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,36400,31500,37200"
st "SIGNAL enp_122m     : std_logic := '0'
"
)
)
*32 (HdlText
uid 725,0
optionalChildren [
*33 (EmbeddedText
uid 738,0
commentText (CommentText
uid 739,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 740,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "46000,20000,62000,23000"
)
oxt "0,0,18000,5000"
text (MLText
uid 741,0
va (VaSet
)
xt "46200,20200,60800,22200"
st "
r <= sport0_d when tpads_in(3)='1' else
       sport2_d;
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 3000
visibleWidth 16000
)
)
)
]
shape (Rectangle
uid 726,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "46000,15000,52000,20000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 727,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*34 (Text
uid 728,0
va (VaSet
font "Arial,8,1"
)
xt "48150,16000,49850,17000"
st "eb2"
blo "48150,16800"
tm "HdlTextNameMgr"
)
*35 (Text
uid 729,0
va (VaSet
font "Arial,8,1"
)
xt "48150,17000,48950,18000"
st "2"
blo "48150,17800"
tm "HdlTextNumberMgr"
)
]
)
)
*36 (Net
uid 752,0
decl (Decl
n "r"
t "std_logic"
o 15
suid 16,0
)
declText (MLText
uid 753,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,37200,28000,38000"
st "SIGNAL r            : std_logic
"
)
)
*37 (PortIoInOut
uid 754,0
shape (CompositeShape
uid 755,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 756,0
sl 0
xt "60500,11625,62000,12375"
)
(Line
uid 757,0
sl 0
xt "60000,12000,60500,12000"
pts [
"60000,12000"
"60500,12000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 758,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 759,0
va (VaSet
)
xt "63000,11500,66300,12500"
st "sport0_d"
blo "63000,12300"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 1220,0
decl (Decl
n "rts"
t "std_logic"
o 16
suid 17,0
i "'0'"
)
declText (MLText
uid 1221,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,38000,31500,38800"
st "SIGNAL rts          : std_logic := '0'
"
)
)
*39 (SaComponent
uid 1649,0
optionalChildren [
*40 (CptPort
uid 1593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1594,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,13625,4000,14375"
)
tg (CPTG
uid 1595,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1596,0
va (VaSet
)
xt "5000,13500,9600,14500"
st "control_v24"
blo "5000,14300"
)
)
thePort (LogicalPort
decl (Decl
n "control_v24"
t "t_control_v24_x"
o 2
suid 1,0
)
)
)
*41 (CptPort
uid 1597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1598,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,12625,20750,13375"
)
tg (CPTG
uid 1599,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1600,0
va (VaSet
)
xt "17600,12500,19000,13500"
st "cts"
ju 2
blo "19000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cts"
t "std_logic"
o 8
suid 2,0
)
)
)
*42 (CptPort
uid 1601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,13625,20750,14375"
)
tg (CPTG
uid 1603,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1604,0
va (VaSet
)
xt "17400,13500,19000,14500"
st "dcd"
ju 2
blo "19000,14300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dcd"
t "std_logic"
o 9
suid 3,0
)
)
)
*43 (CptPort
uid 1605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1606,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,11625,4000,12375"
)
tg (CPTG
uid 1607,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1608,0
va (VaSet
)
xt "5000,11500,8800,12500"
st "enp_122m"
blo "5000,12300"
)
)
thePort (LogicalPort
decl (Decl
n "enp_122m"
t "std_logic"
o 3
suid 4,0
)
)
)
*44 (CptPort
uid 1609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1610,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,16625,20750,17375"
)
tg (CPTG
uid 1611,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1612,0
va (VaSet
)
xt "17700,16500,19000,17500"
st "rts"
ju 2
blo "19000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "rts"
t "std_logic"
o 5
suid 5,0
)
)
)
*45 (CptPort
uid 1613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1614,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,16625,4000,17375"
)
tg (CPTG
uid 1615,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1616,0
va (VaSet
)
xt "5000,16500,7500,17500"
st "rx_v24"
blo "5000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_v24"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 6
suid 6,0
)
)
)
*46 (CptPort
uid 1617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1618,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,14625,20750,15375"
)
tg (CPTG
uid 1619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1620,0
va (VaSet
)
xt "17600,14500,19000,15500"
st "rxc"
ju 2
blo "19000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxc"
t "std_logic"
o 12
suid 7,0
)
)
)
*47 (CptPort
uid 1621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1622,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,11625,20750,12375"
)
tg (CPTG
uid 1623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1624,0
va (VaSet
)
xt "17600,11500,19000,12500"
st "rxd"
ju 2
blo "19000,12300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxd"
t "std_logic"
o 13
suid 8,0
)
)
)
*48 (CptPort
uid 1625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1626,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,14625,4000,15375"
)
tg (CPTG
uid 1627,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1628,0
va (VaSet
)
xt "5000,14500,9300,15500"
st "status_v24"
blo "5000,15300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "status_v24"
t "t_status_v24_x"
o 14
suid 9,0
)
)
)
*49 (CptPort
uid 1629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1630,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,15625,4000,16375"
)
tg (CPTG
uid 1631,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1632,0
va (VaSet
)
xt "5000,15500,7400,16500"
st "tx_v24"
blo "5000,16300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_v24"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 10,0
)
)
)
*50 (CptPort
uid 1633,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1634,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,15625,20750,16375"
)
tg (CPTG
uid 1635,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1636,0
va (VaSet
)
xt "17700,15500,19000,16500"
st "txd"
ju 2
blo "19000,16300"
)
)
thePort (LogicalPort
decl (Decl
n "txd"
t "std_logic"
o 7
suid 11,0
)
)
)
*51 (CptPort
uid 1637,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1638,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9625,10250,10375,11000"
)
tg (CPTG
uid 1639,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1640,0
ro 270
va (VaSet
)
xt "9500,12000,10500,13300"
st "clk"
ju 2
blo "10300,12000"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 12,0
)
)
)
*52 (CptPort
uid 1641,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1642,0
ro 180
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "10625,10250,11375,11000"
)
tg (CPTG
uid 1643,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1644,0
ro 270
va (VaSet
)
xt "10500,12000,11500,14900"
st "reset_n"
ju 2
blo "11300,12000"
)
)
thePort (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 13,0
)
)
)
*53 (CptPort
uid 1645,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1646,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "3250,12625,4000,13375"
)
tg (CPTG
uid 1647,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1648,0
va (VaSet
)
xt "5000,12500,9600,13500"
st "enp_over16"
blo "5000,13300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_over16"
t "std_logic"
o 10
suid 2014,0
)
)
)
*54 (CptPort
uid 1730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,17625,20750,18375"
)
tg (CPTG
uid 1732,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1733,0
va (VaSet
)
xt "14100,17500,19000,18500"
st "enp_rx_char"
ju 2
blo "19000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "enp_rx_char"
t "std_logic"
o 11
suid 2016,0
)
)
)
]
shape (Rectangle
uid 1650,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "4000,11000,20000,19000"
)
oxt "15000,6000,31000,13000"
ttg (MlTextGroup
uid 1651,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*55 (Text
uid 1652,0
va (VaSet
font "Arial,8,1"
)
xt "11500,14500,16500,15500"
st "NSK600_lib"
blo "11500,15300"
tm "BdLibraryNameMgr"
)
*56 (Text
uid 1653,0
va (VaSet
font "Arial,8,1"
)
xt "11500,15500,16200,16500"
st "serial_port"
blo "11500,16300"
tm "CptNameMgr"
)
*57 (Text
uid 1654,0
va (VaSet
font "Arial,8,1"
)
xt "11500,16500,15700,17500"
st "i8_1_ofdm"
blo "11500,17300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1655,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1656,0
text (MLText
uid 1657,0
va (VaSet
font "Courier New,8,0"
)
xt "-4500,-3700,-4500,-3700"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*58 (PortIoIn
uid 1820,0
shape (CompositeShape
uid 1821,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1822,0
sl 0
ro 90
xt "60500,18625,62000,19375"
)
(Line
uid 1823,0
sl 0
ro 90
xt "60000,19000,60500,19000"
pts [
"60500,19000"
"60000,19000"
]
)
]
)
sf 1
tg (WTG
uid 1824,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1825,0
va (VaSet
)
xt "63000,18500,68800,19500"
st "tpads_in : (3:0)"
blo "63000,19300"
tm "WireNameMgr"
)
)
)
*59 (Net
uid 1874,0
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 19,0
)
declText (MLText
uid 1875,0
va (VaSet
font "Courier New,8,0"
)
xt "11000,29000,34500,29800"
st "tpads_in     : std_logic_vector(3 DOWNTO 0)
"
)
)
*60 (Wire
uid 15,0
shape (OrthoPolyLine
uid 16,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,16000,3250,16000"
pts [
"0,16000"
"3250,16000"
]
)
start &1
end &49
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 19,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 20,0
va (VaSet
isHidden 1
)
xt "38000,15000,43600,16000"
st "rx_ofdm : (2:0)"
blo "38000,15800"
tm "WireNameMgr"
)
)
on &2
)
*61 (Wire
uid 29,0
optionalChildren [
*62 (BdJunction
uid 736,0
ps "OnConnectorStrategy"
shape (Circle
uid 737,0
va (VaSet
vasetType 1
)
xt "56600,11600,57400,12400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 30,0
va (VaSet
vasetType 3
)
xt "20750,12000,60000,12000"
pts [
"60000,12000"
"20750,12000"
]
)
start &37
end &47
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 33,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 34,0
va (VaSet
isHidden 1
)
xt "43000,4000,46300,5000"
st "sport0_d"
blo "43000,4800"
tm "WireNameMgr"
)
)
on &3
)
*63 (Wire
uid 57,0
shape (OrthoPolyLine
uid 58,0
va (VaSet
vasetType 3
)
xt "52000,28000,60000,28000"
pts [
"60000,28000"
"52000,28000"
]
)
start &4
end &22
sat 32
eat 2
st 0
sf 1
si 0
tg (WTG
uid 61,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 62,0
va (VaSet
isHidden 1
)
xt "61000,27000,65600,28000"
st "sport0_sclk"
blo "61000,27800"
tm "WireNameMgr"
)
)
on &5
)
*64 (Wire
uid 71,0
shape (OrthoPolyLine
uid 72,0
va (VaSet
vasetType 3
)
xt "52000,17000,60000,17000"
pts [
"60000,17000"
"52000,17000"
]
)
start &17
end &32
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 75,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 76,0
va (VaSet
isHidden 1
)
xt "61000,16000,64300,17000"
st "sport2_d"
blo "61000,16800"
tm "WireNameMgr"
)
)
on &16
)
*65 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "0,17000,3250,17000"
pts [
"0,17000"
"3250,17000"
]
)
start &6
end &45
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
isHidden 1
)
xt "2000,16000,7500,17000"
st "tx_ofdm : (3:0)"
blo "2000,16800"
tm "WireNameMgr"
)
)
on &7
)
*66 (Wire
uid 116,0
shape (OrthoPolyLine
uid 117,0
va (VaSet
vasetType 3
)
xt "0,22000,3000,22000"
pts [
"0,22000"
"3000,22000"
]
)
start &8
end &9
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 119,0
va (VaSet
isHidden 1
)
xt "2000,21000,3300,22000"
st "clk"
blo "2000,21800"
tm "WireNameMgr"
)
)
on &10
)
*67 (Wire
uid 131,0
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
)
xt "0,24000,3000,24000"
pts [
"0,24000"
"3000,24000"
]
)
start &11
end &12
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 133,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 134,0
va (VaSet
isHidden 1
)
xt "1000,25000,3900,26000"
st "reset_n"
blo "1000,25800"
tm "WireNameMgr"
)
)
on &13
)
*68 (Wire
uid 255,0
shape (OrthoPolyLine
uid 256,0
va (VaSet
vasetType 3
)
xt "52000,29000,60000,29000"
pts [
"52000,29000"
"60000,29000"
]
)
start &22
end &14
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 259,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
isHidden 1
)
xt "54000,28000,58600,29000"
st "sport2_sclk"
blo "54000,28800"
tm "WireNameMgr"
)
)
on &15
)
*69 (Wire
uid 317,0
shape (OrthoPolyLine
uid 318,0
va (VaSet
vasetType 3
)
xt "20750,14000,60000,14000"
pts [
"20750,14000"
"60000,14000"
]
)
start &42
end &18
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 321,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 322,0
va (VaSet
isHidden 1
)
xt "23000,13000,24600,14000"
st "con"
blo "23000,13800"
tm "WireNameMgr"
)
)
on &19
)
*70 (Wire
uid 331,0
shape (OrthoPolyLine
uid 332,0
va (VaSet
vasetType 3
)
xt "52000,25000,60000,25000"
pts [
"60000,25000"
"52000,25000"
]
)
start &20
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 335,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 336,0
va (VaSet
isHidden 1
)
xt "65000,24000,66400,25000"
st "ind"
blo "65000,24800"
tm "WireNameMgr"
)
)
on &21
)
*71 (Wire
uid 434,0
shape (OrthoPolyLine
uid 435,0
va (VaSet
vasetType 3
)
xt "10000,10000,10000,10250"
pts [
"10000,10250"
"10000,10000"
]
)
start &51
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 438,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 439,0
ro 270
va (VaSet
isHidden 1
)
xt "18000,12650,19000,13950"
st "clk"
blo "18800,13950"
tm "WireNameMgr"
)
)
on &10
)
*72 (Wire
uid 442,0
shape (OrthoPolyLine
uid 443,0
va (VaSet
vasetType 3
)
xt "11000,10000,11000,10250"
pts [
"11000,10250"
"11000,10000"
]
)
start &52
sat 32
eat 16
stc 0
st 0
si 0
tg (WTG
uid 446,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 447,0
ro 270
va (VaSet
isHidden 1
)
xt "27000,4650,28000,7550"
st "reset_n"
blo "27800,7550"
tm "WireNameMgr"
)
)
on &13
)
*73 (Wire
uid 455,0
shape (OrthoPolyLine
uid 456,0
va (VaSet
vasetType 3
)
xt "20750,15000,46000,29000"
pts [
"20750,15000"
"40000,15000"
"40000,29000"
"46000,29000"
]
)
start &46
end &22
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 459,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 460,0
va (VaSet
)
xt "21000,14000,21800,15000"
st "s"
blo "21000,14800"
tm "WireNameMgr"
)
)
on &26
)
*74 (Wire
uid 510,0
shape (OrthoPolyLine
uid 511,0
va (VaSet
vasetType 3
)
xt "0,14000,3250,14000"
pts [
"0,14000"
"3250,14000"
]
)
start &27
end &40
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 514,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 515,0
va (VaSet
isHidden 1
)
xt "2000,13000,7100,14000"
st "control_ofdm"
blo "2000,13800"
tm "WireNameMgr"
)
)
on &29
)
*75 (Wire
uid 518,0
shape (OrthoPolyLine
uid 519,0
va (VaSet
vasetType 3
)
xt "0,15000,3250,15000"
pts [
"3250,15000"
"0,15000"
]
)
start &48
end &28
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 522,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 523,0
va (VaSet
isHidden 1
)
xt "-2000,14000,2800,15000"
st "status_ofdm"
blo "-2000,14800"
tm "WireNameMgr"
)
)
on &30
)
*76 (Wire
uid 657,0
shape (OrthoPolyLine
uid 658,0
va (VaSet
vasetType 3
)
xt "3000,12000,3250,12000"
pts [
"3000,12000"
"3250,12000"
]
)
end &43
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 661,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 662,0
va (VaSet
isHidden 1
)
xt "4000,11000,7800,12000"
st "enp_122m"
blo "4000,11800"
tm "WireNameMgr"
)
)
on &31
)
*77 (Wire
uid 730,0
shape (OrthoPolyLine
uid 731,0
va (VaSet
vasetType 3
)
xt "52000,12000,57000,16000"
pts [
"57000,12000"
"57000,16000"
"52000,16000"
]
)
start &62
end &32
sat 32
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 734,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 735,0
va (VaSet
)
xt "53000,15000,56300,16000"
st "sport0_d"
blo "53000,15800"
tm "WireNameMgr"
)
)
on &3
)
*78 (Wire
uid 744,0
shape (OrthoPolyLine
uid 745,0
va (VaSet
vasetType 3
)
xt "20750,16000,46000,16000"
pts [
"46000,16000"
"20750,16000"
]
)
start &32
end &50
sat 2
eat 32
stc 0
st 0
si 0
tg (WTG
uid 748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 749,0
va (VaSet
)
xt "42000,15000,42700,16000"
st "r"
blo "42000,15800"
tm "WireNameMgr"
)
)
on &36
)
*79 (Wire
uid 1222,0
shape (OrthoPolyLine
uid 1223,0
va (VaSet
vasetType 3
)
xt "20750,17000,24000,17000"
pts [
"24000,17000"
"20750,17000"
]
)
end &44
sat 16
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1226,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1227,0
va (VaSet
)
xt "22000,16000,23300,17000"
st "rts"
blo "22000,16800"
tm "WireNameMgr"
)
)
on &38
)
*80 (Wire
uid 1776,0
shape (OrthoPolyLine
uid 1777,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "52000,19000,60000,19000"
pts [
"52000,19000"
"60000,19000"
]
)
start &32
end &58
es 0
sat 1
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1781,0
va (VaSet
isHidden 1
)
xt "54000,18000,59800,19000"
st "tpads_in : (3:0)"
blo "54000,18800"
tm "WireNameMgr"
)
)
on &59
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *81 (PackageList
uid 170,0
stg "VerticalLayoutStrategy"
textVec [
*82 (Text
uid 171,0
va (VaSet
font "arial,8,1"
)
xt "-3000,2000,2400,3000"
st "Package List"
blo "-3000,2800"
)
*83 (MLText
uid 172,0
va (VaSet
)
xt "-3000,3000,9400,10000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;
USE ieee.std_logic_unsigned.all;
LIBRARY NSK600_lib;
USE NSK600_lib.typedef_p.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 173,0
stg "VerticalLayoutStrategy"
textVec [
*84 (Text
uid 174,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*85 (Text
uid 175,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*86 (MLText
uid 176,0
va (VaSet
isHidden 1
)
xt "20000,2000,27100,3000"
st "`timescale 1ns/1ps"
tm "BdCompilerDirectivesTextMgr"
)
*87 (Text
uid 177,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,3000,30100,4000"
st "Post-module directives:"
blo "20000,3800"
)
*88 (MLText
uid 178,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*89 (Text
uid 179,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,29900,5000"
st "End-module directives:"
blo "20000,4800"
)
*90 (MLText
uid 180,0
va (VaSet
isHidden 1
)
xt "20000,5000,20000,5000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1401,1050"
viewArea "21480,-4728,103319,50849"
cachedDiagramExtent "-8100,0,68800,39600"
pageSetupInfo (PageSetupInfo
ptrCmd "\\\\CH-F-BAPRN00001\\P1197,winspool,"
fileName "CH-P-BAP1197"
toPrinter 1
xMargin 49
yMargin 49
paperWidth 1523
paperHeight 1077
windowsPaperWidth 1523
windowsPaperHeight 1077
paperType "A3"
windowsPaperName "A3"
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
)
hasePageBreakOrigin 1
pageBreakOrigin "-80000,0"
active 1
lastUid 1877,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*91 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*92 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*93 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,3200,6500"
st "I0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
gi *94 (BdGenericInterface
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "8000,0,8000,0"
)
header "Generic Declarations"
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*96 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*97 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,1550,6500"
st "I0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*99 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*100 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,1900,6500"
st "I0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*101 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*102 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*103 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,1500,6500"
st "I0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*104 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*105 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*106 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1050,6500"
st "I0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*107 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*108 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineStyle 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*110 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*111 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*112 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "9000,23000,14400,24000"
st "Declarations"
blo "9000,23800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "9000,24000,11700,25000"
st "Ports:"
blo "9000,24800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "9000,23000,12800,24000"
st "Pre User:"
blo "9000,23800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "9000,23000,9000,23000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "9000,35400,16100,36400"
st "Diagram Signals:"
blo "9000,36200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "9000,23000,13700,24000"
st "Post User:"
blo "9000,23800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "9000,23000,9000,23000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 19,0
usingSuid 1
emptyRow *113 (LEmptyRow
)
uid 1468,0
optionalChildren [
*114 (RefLabelRowHdr
)
*115 (TitleRowHdr
)
*116 (FilterRowHdr
)
*117 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*118 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*119 (GroupColHdr
tm "GroupColHdrMgr"
)
*120 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*121 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*122 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*123 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*124 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*125 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*126 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "rx_ofdm"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 9
suid 1,0
)
)
uid 1433,0
)
*127 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "sport0_d"
t "std_logic"
o 13
suid 2,0
)
)
uid 1435,0
)
*128 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sport0_sclk"
t "std_logic"
o 10
suid 3,0
)
)
uid 1437,0
)
*129 (LeafLogPort
port (LogicalPort
decl (Decl
n "tx_ofdm"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 7
suid 4,0
)
)
uid 1439,0
)
*130 (LeafLogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 5,0
)
)
uid 1441,0
)
*131 (LeafLogPort
port (LogicalPort
decl (Decl
n "reset_n"
t "std_logic"
o 4
suid 6,0
)
)
uid 1443,0
)
*132 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sport2_sclk"
t "std_logic"
o 11
suid 7,0
)
)
uid 1445,0
)
*133 (LeafLogPort
port (LogicalPort
decl (Decl
n "sport2_d"
t "std_logic"
o 5
suid 8,0
)
)
uid 1447,0
)
*134 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "con"
t "std_logic"
o 8
suid 9,0
)
)
uid 1449,0
)
*135 (LeafLogPort
port (LogicalPort
decl (Decl
n "ind"
t "std_logic"
o 3
suid 10,0
)
)
uid 1451,0
)
*136 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "s"
t "std_logic"
o 17
suid 11,0
)
)
uid 1453,0
)
*137 (LeafLogPort
port (LogicalPort
decl (Decl
n "control_ofdm"
t "t_control_v24_x"
o 2
suid 12,0
)
)
uid 1455,0
)
*138 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "status_ofdm"
t "t_status_ofdm"
o 12
suid 13,0
)
)
uid 1457,0
)
*139 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "enp_122m"
t "std_logic"
o 14
suid 14,0
i "'0'"
)
)
uid 1459,0
)
*140 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "r"
t "std_logic"
o 15
suid 16,0
)
)
uid 1463,0
)
*141 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rts"
t "std_logic"
o 16
suid 17,0
i "'0'"
)
)
uid 1465,0
)
*142 (LeafLogPort
port (LogicalPort
decl (Decl
n "tpads_in"
t "std_logic_vector"
b "(3 DOWNTO 0)"
o 18
suid 19,0
)
)
uid 1876,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1481,0
optionalChildren [
*143 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *144 (MRCItem
litem &113
pos 17
dimension 20
)
uid 1483,0
optionalChildren [
*145 (MRCItem
litem &114
pos 0
dimension 20
uid 1484,0
)
*146 (MRCItem
litem &115
pos 1
dimension 23
uid 1485,0
)
*147 (MRCItem
litem &116
pos 2
hidden 1
dimension 20
uid 1486,0
)
*148 (MRCItem
litem &126
pos 3
dimension 20
uid 1434,0
)
*149 (MRCItem
litem &127
pos 4
dimension 20
uid 1436,0
)
*150 (MRCItem
litem &128
pos 5
dimension 20
uid 1438,0
)
*151 (MRCItem
litem &129
pos 9
dimension 20
uid 1440,0
)
*152 (MRCItem
litem &130
pos 10
dimension 20
uid 1442,0
)
*153 (MRCItem
litem &131
pos 11
dimension 20
uid 1444,0
)
*154 (MRCItem
litem &132
pos 7
dimension 20
uid 1446,0
)
*155 (MRCItem
litem &133
pos 6
dimension 20
uid 1448,0
)
*156 (MRCItem
litem &134
pos 0
dimension 20
uid 1450,0
)
*157 (MRCItem
litem &135
pos 2
dimension 20
uid 1452,0
)
*158 (MRCItem
litem &136
pos 12
dimension 20
uid 1454,0
)
*159 (MRCItem
litem &137
pos 1
dimension 20
uid 1456,0
)
*160 (MRCItem
litem &138
pos 8
dimension 20
uid 1458,0
)
*161 (MRCItem
litem &139
pos 13
dimension 20
uid 1460,0
)
*162 (MRCItem
litem &140
pos 14
dimension 20
uid 1464,0
)
*163 (MRCItem
litem &141
pos 15
dimension 20
uid 1466,0
)
*164 (MRCItem
litem &142
pos 16
dimension 20
uid 1877,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 1487,0
optionalChildren [
*165 (MRCItem
litem &117
pos 0
dimension 20
uid 1488,0
)
*166 (MRCItem
litem &119
pos 1
dimension 50
uid 1489,0
)
*167 (MRCItem
litem &120
pos 2
dimension 100
uid 1490,0
)
*168 (MRCItem
litem &121
pos 3
dimension 50
uid 1491,0
)
*169 (MRCItem
litem &122
pos 4
dimension 100
uid 1492,0
)
*170 (MRCItem
litem &123
pos 5
dimension 100
uid 1493,0
)
*171 (MRCItem
litem &124
pos 6
dimension 50
uid 1494,0
)
*172 (MRCItem
litem &125
pos 7
dimension 80
uid 1495,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1482,0
vaOverrides [
]
)
]
)
uid 1467,0
)
)
