
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_table>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	a0 0b 00 20 3d 14 00 00 af 3b 00 00 11 14 00 00     ... =....;......
  10:	11 14 00 00 11 14 00 00 11 14 00 00 00 00 00 00     ................
	...
  2c:	25 11 00 00 11 14 00 00 00 00 00 00 d1 10 00 00     %...............
  3c:	11 14 00 00                                         ....

00000040 <_irq_vector_table>:
  40:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  50:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  60:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  70:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  80:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  90:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  a0:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  b0:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  c0:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  d0:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  e0:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................
  f0:	d5 11 00 00 d5 11 00 00 d5 11 00 00 d5 11 00 00     ................

Disassembly of section text:

00000100 <__aeabi_uldivmod>:
     100:	b953      	cbnz	r3, 118 <__aeabi_uldivmod+0x18>
     102:	b94a      	cbnz	r2, 118 <__aeabi_uldivmod+0x18>
     104:	2900      	cmp	r1, #0
     106:	bf08      	it	eq
     108:	2800      	cmpeq	r0, #0
     10a:	bf1c      	itt	ne
     10c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
     110:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
     114:	f000 b80c 	b.w	130 <__aeabi_idiv0>
     118:	f1ad 0c08 	sub.w	ip, sp, #8
     11c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     120:	f000 f808 	bl	134 <__udivmoddi4>
     124:	f8dd e004 	ldr.w	lr, [sp, #4]
     128:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     12c:	b004      	add	sp, #16
     12e:	4770      	bx	lr

00000130 <__aeabi_idiv0>:
     130:	4770      	bx	lr
     132:	bf00      	nop

00000134 <__udivmoddi4>:
     134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     138:	4607      	mov	r7, r0
     13a:	468c      	mov	ip, r1
     13c:	4608      	mov	r0, r1
     13e:	9e09      	ldr	r6, [sp, #36]	; 0x24
     140:	4615      	mov	r5, r2
     142:	463c      	mov	r4, r7
     144:	4619      	mov	r1, r3
     146:	2b00      	cmp	r3, #0
     148:	f040 80c6 	bne.w	2d8 <CONFIG_IDLE_STACK_SIZE+0x198>
     14c:	4282      	cmp	r2, r0
     14e:	fab2 f782 	clz	r7, r2
     152:	d946      	bls.n	1e2 <CONFIG_IDLE_STACK_SIZE+0xa2>
     154:	b14f      	cbz	r7, 16a <CONFIG_IDLE_STACK_SIZE+0x2a>
     156:	f1c7 0e20 	rsb	lr, r7, #32
     15a:	fa24 fe0e 	lsr.w	lr, r4, lr
     15e:	fa00 f307 	lsl.w	r3, r0, r7
     162:	40bd      	lsls	r5, r7
     164:	ea4e 0c03 	orr.w	ip, lr, r3
     168:	40bc      	lsls	r4, r7
     16a:	ea4f 4815 	mov.w	r8, r5, lsr #16
     16e:	fa1f fe85 	uxth.w	lr, r5
     172:	fbbc f9f8 	udiv	r9, ip, r8
     176:	0c22      	lsrs	r2, r4, #16
     178:	fb08 c319 	mls	r3, r8, r9, ip
     17c:	fb09 fa0e 	mul.w	sl, r9, lr
     180:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
     184:	459a      	cmp	sl, r3
     186:	d928      	bls.n	1da <CONFIG_IDLE_STACK_SIZE+0x9a>
     188:	18eb      	adds	r3, r5, r3
     18a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
     18e:	d204      	bcs.n	19a <CONFIG_IDLE_STACK_SIZE+0x5a>
     190:	459a      	cmp	sl, r3
     192:	d902      	bls.n	19a <CONFIG_IDLE_STACK_SIZE+0x5a>
     194:	f1a9 0002 	sub.w	r0, r9, #2
     198:	442b      	add	r3, r5
     19a:	eba3 030a 	sub.w	r3, r3, sl
     19e:	b2a4      	uxth	r4, r4
     1a0:	fbb3 f2f8 	udiv	r2, r3, r8
     1a4:	fb08 3312 	mls	r3, r8, r2, r3
     1a8:	fb02 fe0e 	mul.w	lr, r2, lr
     1ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     1b0:	45a6      	cmp	lr, r4
     1b2:	d914      	bls.n	1de <CONFIG_IDLE_STACK_SIZE+0x9e>
     1b4:	192c      	adds	r4, r5, r4
     1b6:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
     1ba:	d203      	bcs.n	1c4 <CONFIG_IDLE_STACK_SIZE+0x84>
     1bc:	45a6      	cmp	lr, r4
     1be:	d901      	bls.n	1c4 <CONFIG_IDLE_STACK_SIZE+0x84>
     1c0:	1e93      	subs	r3, r2, #2
     1c2:	442c      	add	r4, r5
     1c4:	eba4 040e 	sub.w	r4, r4, lr
     1c8:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     1cc:	b11e      	cbz	r6, 1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
     1ce:	40fc      	lsrs	r4, r7
     1d0:	2300      	movs	r3, #0
     1d2:	6034      	str	r4, [r6, #0]
     1d4:	6073      	str	r3, [r6, #4]
     1d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
     1da:	4648      	mov	r0, r9
     1dc:	e7dd      	b.n	19a <CONFIG_IDLE_STACK_SIZE+0x5a>
     1de:	4613      	mov	r3, r2
     1e0:	e7f0      	b.n	1c4 <CONFIG_IDLE_STACK_SIZE+0x84>
     1e2:	b902      	cbnz	r2, 1e6 <CONFIG_IDLE_STACK_SIZE+0xa6>
     1e4:	deff      	udf	#255	; 0xff
     1e6:	bb87      	cbnz	r7, 24a <CONFIG_IDLE_STACK_SIZE+0x10a>
     1e8:	1a83      	subs	r3, r0, r2
     1ea:	2101      	movs	r1, #1
     1ec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     1f0:	b2aa      	uxth	r2, r5
     1f2:	fbb3 fcfe 	udiv	ip, r3, lr
     1f6:	0c20      	lsrs	r0, r4, #16
     1f8:	fb0e 331c 	mls	r3, lr, ip, r3
     1fc:	fb0c f802 	mul.w	r8, ip, r2
     200:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
     204:	4598      	cmp	r8, r3
     206:	d963      	bls.n	2d0 <CONFIG_IDLE_STACK_SIZE+0x190>
     208:	18eb      	adds	r3, r5, r3
     20a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
     20e:	d204      	bcs.n	21a <CONFIG_IDLE_STACK_SIZE+0xda>
     210:	4598      	cmp	r8, r3
     212:	d902      	bls.n	21a <CONFIG_IDLE_STACK_SIZE+0xda>
     214:	f1ac 0002 	sub.w	r0, ip, #2
     218:	442b      	add	r3, r5
     21a:	eba3 0308 	sub.w	r3, r3, r8
     21e:	b2a4      	uxth	r4, r4
     220:	fbb3 fcfe 	udiv	ip, r3, lr
     224:	fb0e 331c 	mls	r3, lr, ip, r3
     228:	fb0c f202 	mul.w	r2, ip, r2
     22c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     230:	42a2      	cmp	r2, r4
     232:	d94f      	bls.n	2d4 <CONFIG_IDLE_STACK_SIZE+0x194>
     234:	192c      	adds	r4, r5, r4
     236:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
     23a:	d204      	bcs.n	246 <CONFIG_IDLE_STACK_SIZE+0x106>
     23c:	42a2      	cmp	r2, r4
     23e:	d902      	bls.n	246 <CONFIG_IDLE_STACK_SIZE+0x106>
     240:	f1ac 0302 	sub.w	r3, ip, #2
     244:	442c      	add	r4, r5
     246:	1aa4      	subs	r4, r4, r2
     248:	e7be      	b.n	1c8 <CONFIG_IDLE_STACK_SIZE+0x88>
     24a:	f1c7 0c20 	rsb	ip, r7, #32
     24e:	fa20 f80c 	lsr.w	r8, r0, ip
     252:	fa00 f307 	lsl.w	r3, r0, r7
     256:	fa24 fc0c 	lsr.w	ip, r4, ip
     25a:	40bd      	lsls	r5, r7
     25c:	ea4c 0203 	orr.w	r2, ip, r3
     260:	ea4f 4e15 	mov.w	lr, r5, lsr #16
     264:	b2ab      	uxth	r3, r5
     266:	fbb8 fcfe 	udiv	ip, r8, lr
     26a:	0c11      	lsrs	r1, r2, #16
     26c:	fb0e 801c 	mls	r0, lr, ip, r8
     270:	fb0c f903 	mul.w	r9, ip, r3
     274:	ea41 4000 	orr.w	r0, r1, r0, lsl #16
     278:	4581      	cmp	r9, r0
     27a:	fa04 f407 	lsl.w	r4, r4, r7
     27e:	d923      	bls.n	2c8 <CONFIG_IDLE_STACK_SIZE+0x188>
     280:	1828      	adds	r0, r5, r0
     282:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
     286:	d204      	bcs.n	292 <CONFIG_IDLE_STACK_SIZE+0x152>
     288:	4581      	cmp	r9, r0
     28a:	d902      	bls.n	292 <CONFIG_IDLE_STACK_SIZE+0x152>
     28c:	f1ac 0102 	sub.w	r1, ip, #2
     290:	4428      	add	r0, r5
     292:	eba0 0009 	sub.w	r0, r0, r9
     296:	b292      	uxth	r2, r2
     298:	fbb0 fcfe 	udiv	ip, r0, lr
     29c:	fb0e 001c 	mls	r0, lr, ip, r0
     2a0:	fb0c f803 	mul.w	r8, ip, r3
     2a4:	ea42 4300 	orr.w	r3, r2, r0, lsl #16
     2a8:	4598      	cmp	r8, r3
     2aa:	d90f      	bls.n	2cc <CONFIG_IDLE_STACK_SIZE+0x18c>
     2ac:	18eb      	adds	r3, r5, r3
     2ae:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
     2b2:	d204      	bcs.n	2be <CONFIG_IDLE_STACK_SIZE+0x17e>
     2b4:	4598      	cmp	r8, r3
     2b6:	d902      	bls.n	2be <CONFIG_IDLE_STACK_SIZE+0x17e>
     2b8:	f1ac 0202 	sub.w	r2, ip, #2
     2bc:	442b      	add	r3, r5
     2be:	eba3 0308 	sub.w	r3, r3, r8
     2c2:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
     2c6:	e791      	b.n	1ec <CONFIG_IDLE_STACK_SIZE+0xac>
     2c8:	4661      	mov	r1, ip
     2ca:	e7e2      	b.n	292 <CONFIG_IDLE_STACK_SIZE+0x152>
     2cc:	4662      	mov	r2, ip
     2ce:	e7f6      	b.n	2be <CONFIG_IDLE_STACK_SIZE+0x17e>
     2d0:	4660      	mov	r0, ip
     2d2:	e7a2      	b.n	21a <CONFIG_IDLE_STACK_SIZE+0xda>
     2d4:	4663      	mov	r3, ip
     2d6:	e7b6      	b.n	246 <CONFIG_IDLE_STACK_SIZE+0x106>
     2d8:	4283      	cmp	r3, r0
     2da:	d905      	bls.n	2e8 <CONFIG_IDLE_STACK_SIZE+0x1a8>
     2dc:	b10e      	cbz	r6, 2e2 <CONFIG_IDLE_STACK_SIZE+0x1a2>
     2de:	e9c6 7000 	strd	r7, r0, [r6]
     2e2:	2100      	movs	r1, #0
     2e4:	4608      	mov	r0, r1
     2e6:	e776      	b.n	1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
     2e8:	fab3 f183 	clz	r1, r3
     2ec:	b981      	cbnz	r1, 310 <CONFIG_IDLE_STACK_SIZE+0x1d0>
     2ee:	4283      	cmp	r3, r0
     2f0:	d301      	bcc.n	2f6 <CONFIG_IDLE_STACK_SIZE+0x1b6>
     2f2:	42ba      	cmp	r2, r7
     2f4:	d80a      	bhi.n	30c <CONFIG_IDLE_STACK_SIZE+0x1cc>
     2f6:	1abc      	subs	r4, r7, r2
     2f8:	eb60 0303 	sbc.w	r3, r0, r3
     2fc:	2001      	movs	r0, #1
     2fe:	469c      	mov	ip, r3
     300:	2e00      	cmp	r6, #0
     302:	d068      	beq.n	3d6 <CONFIG_IDLE_STACK_SIZE+0x296>
     304:	e9c6 4c00 	strd	r4, ip, [r6]
     308:	2100      	movs	r1, #0
     30a:	e764      	b.n	1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
     30c:	4608      	mov	r0, r1
     30e:	e7f7      	b.n	300 <CONFIG_IDLE_STACK_SIZE+0x1c0>
     310:	f1c1 0c20 	rsb	ip, r1, #32
     314:	408b      	lsls	r3, r1
     316:	fa22 f40c 	lsr.w	r4, r2, ip
     31a:	431c      	orrs	r4, r3
     31c:	fa02 f501 	lsl.w	r5, r2, r1
     320:	fa00 f301 	lsl.w	r3, r0, r1
     324:	fa27 f20c 	lsr.w	r2, r7, ip
     328:	fa20 fb0c 	lsr.w	fp, r0, ip
     32c:	ea4f 4914 	mov.w	r9, r4, lsr #16
     330:	4313      	orrs	r3, r2
     332:	fbbb f8f9 	udiv	r8, fp, r9
     336:	fa1f fe84 	uxth.w	lr, r4
     33a:	fb09 bb18 	mls	fp, r9, r8, fp
     33e:	0c1a      	lsrs	r2, r3, #16
     340:	fb08 fa0e 	mul.w	sl, r8, lr
     344:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
     348:	4592      	cmp	sl, r2
     34a:	fa07 f701 	lsl.w	r7, r7, r1
     34e:	d93e      	bls.n	3ce <CONFIG_IDLE_STACK_SIZE+0x28e>
     350:	18a2      	adds	r2, r4, r2
     352:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
     356:	d204      	bcs.n	362 <CONFIG_IDLE_STACK_SIZE+0x222>
     358:	4592      	cmp	sl, r2
     35a:	d902      	bls.n	362 <CONFIG_IDLE_STACK_SIZE+0x222>
     35c:	f1a8 0002 	sub.w	r0, r8, #2
     360:	4422      	add	r2, r4
     362:	eba2 020a 	sub.w	r2, r2, sl
     366:	b29b      	uxth	r3, r3
     368:	fbb2 f8f9 	udiv	r8, r2, r9
     36c:	fb09 2218 	mls	r2, r9, r8, r2
     370:	fb08 fe0e 	mul.w	lr, r8, lr
     374:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
     378:	4596      	cmp	lr, r2
     37a:	d92a      	bls.n	3d2 <CONFIG_IDLE_STACK_SIZE+0x292>
     37c:	18a2      	adds	r2, r4, r2
     37e:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
     382:	d204      	bcs.n	38e <CONFIG_IDLE_STACK_SIZE+0x24e>
     384:	4596      	cmp	lr, r2
     386:	d902      	bls.n	38e <CONFIG_IDLE_STACK_SIZE+0x24e>
     388:	f1a8 0302 	sub.w	r3, r8, #2
     38c:	4422      	add	r2, r4
     38e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
     392:	fba0 9305 	umull	r9, r3, r0, r5
     396:	eba2 020e 	sub.w	r2, r2, lr
     39a:	429a      	cmp	r2, r3
     39c:	46ce      	mov	lr, r9
     39e:	4698      	mov	r8, r3
     3a0:	d302      	bcc.n	3a8 <CONFIG_IDLE_STACK_SIZE+0x268>
     3a2:	d106      	bne.n	3b2 <CONFIG_IDLE_STACK_SIZE+0x272>
     3a4:	454f      	cmp	r7, r9
     3a6:	d204      	bcs.n	3b2 <CONFIG_IDLE_STACK_SIZE+0x272>
     3a8:	ebb9 0e05 	subs.w	lr, r9, r5
     3ac:	eb63 0804 	sbc.w	r8, r3, r4
     3b0:	3801      	subs	r0, #1
     3b2:	b186      	cbz	r6, 3d6 <CONFIG_IDLE_STACK_SIZE+0x296>
     3b4:	ebb7 030e 	subs.w	r3, r7, lr
     3b8:	eb62 0708 	sbc.w	r7, r2, r8
     3bc:	fa07 fc0c 	lsl.w	ip, r7, ip
     3c0:	40cb      	lsrs	r3, r1
     3c2:	ea4c 0303 	orr.w	r3, ip, r3
     3c6:	40cf      	lsrs	r7, r1
     3c8:	e9c6 3700 	strd	r3, r7, [r6]
     3cc:	e79c      	b.n	308 <CONFIG_IDLE_STACK_SIZE+0x1c8>
     3ce:	4640      	mov	r0, r8
     3d0:	e7c7      	b.n	362 <CONFIG_IDLE_STACK_SIZE+0x222>
     3d2:	4643      	mov	r3, r8
     3d4:	e7db      	b.n	38e <CONFIG_IDLE_STACK_SIZE+0x24e>
     3d6:	4631      	mov	r1, r6
     3d8:	e6fd      	b.n	1d6 <CONFIG_IDLE_STACK_SIZE+0x96>
	...

000003dc <main>:
#define SLEEP_TIME_MS   1000

/* The devicetree node identifier for the "led0" alias. */

void main(void)
{
     3dc:	b570      	push	{r4, r5, r6, lr}
    //    uart_tx(dev, "a", strlen("a"), 1000);
       
        const struct device *dev;
        dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
        //dev = device_get_binding(DT_UART_CONSOLE_ON_DEV_NAME);
        printk("Hello, world %d\n", counter);
     3de:	4e09      	ldr	r6, [pc, #36]	; (404 <CONFIG_FLASH_SIZE+0x4>)
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
     3e0:	4d09      	ldr	r5, [pc, #36]	; (408 <CONFIG_FLASH_SIZE+0x8>)
    int counter = 0;
     3e2:	2400      	movs	r4, #0
        printk("Hello, world %d\n", counter);
     3e4:	4621      	mov	r1, r4
     3e6:	4630      	mov	r0, r6
     3e8:	f003 fab3 	bl	3952 <printk>
        counter++;
     3ec:	3401      	adds	r4, #1
     3ee:	68ab      	ldr	r3, [r5, #8]
     3f0:	4805      	ldr	r0, [pc, #20]	; (408 <CONFIG_FLASH_SIZE+0x8>)
     3f2:	685b      	ldr	r3, [r3, #4]
     3f4:	2141      	movs	r1, #65	; 0x41
     3f6:	4798      	blx	r3
		/* coverity[OVERRUN] */
		return (int32_t) arch_syscall_invoke2(parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SLEEP);
	}
#endif
	compiler_barrier();
	return z_impl_k_sleep(timeout);
     3f8:	2100      	movs	r1, #0
     3fa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
     3fe:	f003 f8b5 	bl	356c <z_impl_k_sleep>
     402:	e7ef      	b.n	3e4 <main+0x8>
     404:	00004660 	.word	0x00004660
     408:	00004398 	.word	0x00004398

0000040c <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
     40c:	680b      	ldr	r3, [r1, #0]
     40e:	3301      	adds	r3, #1
     410:	600b      	str	r3, [r1, #0]
	return _char_out(c);
     412:	4b01      	ldr	r3, [pc, #4]	; (418 <char_out+0xc>)
     414:	681b      	ldr	r3, [r3, #0]
     416:	4718      	bx	r3
     418:	20000000 	.word	0x20000000

0000041c <__printk_hook_install>:
	_char_out = fn;
     41c:	4b01      	ldr	r3, [pc, #4]	; (424 <__printk_hook_install+0x8>)
     41e:	6018      	str	r0, [r3, #0]
}
     420:	4770      	bx	lr
     422:	bf00      	nop
     424:	20000000 	.word	0x20000000

00000428 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
     428:	b507      	push	{r0, r1, r2, lr}
     42a:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
     42c:	2100      	movs	r1, #0
{
     42e:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
     430:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
     432:	4803      	ldr	r0, [pc, #12]	; (440 <vprintk+0x18>)
     434:	a901      	add	r1, sp, #4
     436:	f000 f8e5 	bl	604 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
     43a:	b003      	add	sp, #12
     43c:	f85d fb04 	ldr.w	pc, [sp], #4
     440:	0000040d 	.word	0x0000040d

00000444 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
     444:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     448:	f8b0 9018 	ldrh.w	r9, [r0, #24]
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
     44c:	f019 0808 	ands.w	r8, r9, #8
{
     450:	4604      	mov	r4, r0
     452:	4693      	mov	fp, r2
	if (processing) {
     454:	d00d      	beq.n	472 <process_event+0x2e>
		if (evt == EVT_COMPLETE) {
     456:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
     458:	bf0c      	ite	eq
     45a:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
     45e:	f049 0920 	orrne.w	r9, r9, #32
     462:	f8a0 9018 	strh.w	r9, [r0, #24]
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
     466:	f38b 8811 	msr	BASEPRI, fp
     46a:	f3bf 8f6f 	isb	sy
		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
}
     46e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     472:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
     476:	2902      	cmp	r1, #2
     478:	d107      	bne.n	48a <process_event+0x46>
			evt = process_recheck(mgr);
     47a:	4620      	mov	r0, r4
     47c:	f003 fa76 	bl	396c <process_recheck>
		if (evt == EVT_NOP) {
     480:	2800      	cmp	r0, #0
     482:	d0f0      	beq.n	466 <process_event+0x22>
		if (evt == EVT_COMPLETE) {
     484:	2801      	cmp	r0, #1
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     486:	8b23      	ldrh	r3, [r4, #24]
		if (evt == EVT_COMPLETE) {
     488:	d14e      	bne.n	528 <process_event+0xe4>
			res = mgr->last_res;
     48a:	6967      	ldr	r7, [r4, #20]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     48c:	8b21      	ldrh	r1, [r4, #24]
	if (res < 0) {
     48e:	2f00      	cmp	r7, #0
     490:	da15      	bge.n	4be <process_event+0x7a>
		*clients = mgr->clients;
     492:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     494:	f021 0107 	bic.w	r1, r1, #7
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
	list->tail = NULL;
     498:	e9c4 8800 	strd	r8, r8, [r4]
     49c:	f041 0101 	orr.w	r1, r1, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
     4a0:	8321      	strh	r1, [r4, #24]
		onoff_transition_fn transit = NULL;
     4a2:	2600      	movs	r6, #0
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
     4a4:	8b21      	ldrh	r1, [r4, #24]
     4a6:	f001 0a07 	and.w	sl, r1, #7
				   && !sys_slist_is_empty(&mgr->monitors);
     4aa:	45ca      	cmp	sl, r9
     4ac:	d002      	beq.n	4b4 <process_event+0x70>
		if (do_monitors
     4ae:	68a3      	ldr	r3, [r4, #8]
     4b0:	2b00      	cmp	r3, #0
     4b2:	d15a      	bne.n	56a <process_event+0x126>
		    || !sys_slist_is_empty(&clients)
     4b4:	b90d      	cbnz	r5, 4ba <process_event+0x76>
		    || (transit != NULL)) {
     4b6:	2e00      	cmp	r6, #0
     4b8:	d071      	beq.n	59e <process_event+0x15a>
     4ba:	2300      	movs	r3, #0
     4bc:	e056      	b.n	56c <process_event+0x128>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
     4be:	f001 0307 	and.w	r3, r1, #7
		   || (state == ONOFF_STATE_RESETTING)) {
     4c2:	1f5a      	subs	r2, r3, #5
	} else if ((state == ONOFF_STATE_TO_ON)
     4c4:	2a01      	cmp	r2, #1
     4c6:	d81e      	bhi.n	506 <process_event+0xc2>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4c8:	f021 0107 	bic.w	r1, r1, #7
		if (state == ONOFF_STATE_TO_ON) {
     4cc:	2b06      	cmp	r3, #6
		*clients = mgr->clients;
     4ce:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4d0:	b289      	uxth	r1, r1
     4d2:	e9c4 8800 	strd	r8, r8, [r4]
		if (state == ONOFF_STATE_TO_ON) {
     4d6:	d10a      	bne.n	4ee <process_event+0xaa>
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     4d8:	b13d      	cbz	r5, 4ea <process_event+0xa6>
     4da:	8b63      	ldrh	r3, [r4, #26]
     4dc:	462a      	mov	r2, r5

#define SYS_SLIST_STATIC_INIT(ptr_to_list) {NULL, NULL}

static inline sys_snode_t *z_snode_next_peek(sys_snode_t *node)
{
	return node->next;
     4de:	6812      	ldr	r2, [r2, #0]
				mgr->refs += 1U;
     4e0:	3301      	adds	r3, #1
     4e2:	b29b      	uxth	r3, r3
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
     4e4:	2a00      	cmp	r2, #0
     4e6:	d1fa      	bne.n	4de <process_event+0x9a>
     4e8:	8363      	strh	r3, [r4, #26]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     4ea:	f041 0102 	orr.w	r1, r1, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
     4ee:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     4f0:	4620      	mov	r0, r4
     4f2:	f003 fa3b 	bl	396c <process_recheck>
     4f6:	4606      	mov	r6, r0
     4f8:	2800      	cmp	r0, #0
     4fa:	d0d3      	beq.n	4a4 <process_event+0x60>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     4fc:	8b23      	ldrh	r3, [r4, #24]
     4fe:	f043 0320 	orr.w	r3, r3, #32
     502:	8323      	strh	r3, [r4, #24]
     504:	e7cd      	b.n	4a2 <process_event+0x5e>
	} else if (state == ONOFF_STATE_TO_OFF) {
     506:	2b04      	cmp	r3, #4
     508:	d10c      	bne.n	524 <process_event+0xe0>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     50a:	f021 0107 	bic.w	r1, r1, #7
     50e:	b289      	uxth	r1, r1
	mgr->flags = (state & ONOFF_STATE_MASK)
     510:	8321      	strh	r1, [r4, #24]
		if (process_recheck(mgr) != EVT_NOP) {
     512:	4620      	mov	r0, r4
     514:	f003 fa2a 	bl	396c <process_recheck>
     518:	4605      	mov	r5, r0
     51a:	2800      	cmp	r0, #0
     51c:	d0c1      	beq.n	4a2 <process_event+0x5e>
			mgr->flags |= ONOFF_FLAG_RECHECK;
     51e:	f041 0120 	orr.w	r1, r1, #32
     522:	8321      	strh	r1, [r4, #24]
     524:	2500      	movs	r5, #0
     526:	e7bc      	b.n	4a2 <process_event+0x5e>
		} else if (evt == EVT_START) {
     528:	2803      	cmp	r0, #3
     52a:	d109      	bne.n	540 <process_event+0xfc>
			transit = mgr->transitions->start;
     52c:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     52e:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->start;
     532:	6816      	ldr	r6, [r2, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     534:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
     538:	8323      	strh	r3, [r4, #24]
}
     53a:	2500      	movs	r5, #0
		res = 0;
     53c:	462f      	mov	r7, r5
     53e:	e7b1      	b.n	4a4 <process_event+0x60>
		} else if (evt == EVT_STOP) {
     540:	2804      	cmp	r0, #4
     542:	d106      	bne.n	552 <process_event+0x10e>
			transit = mgr->transitions->stop;
     544:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     546:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->stop;
     54a:	6856      	ldr	r6, [r2, #4]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     54c:	f043 0304 	orr.w	r3, r3, #4
     550:	e7f2      	b.n	538 <process_event+0xf4>
		} else if (evt == EVT_RESET) {
     552:	2805      	cmp	r0, #5
     554:	d106      	bne.n	564 <process_event+0x120>
			transit = mgr->transitions->reset;
     556:	6922      	ldr	r2, [r4, #16]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     558:	f023 0307 	bic.w	r3, r3, #7
			transit = mgr->transitions->reset;
     55c:	6896      	ldr	r6, [r2, #8]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
     55e:	f043 0305 	orr.w	r3, r3, #5
     562:	e7e9      	b.n	538 <process_event+0xf4>
     564:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
     566:	462e      	mov	r6, r5
     568:	e7e8      	b.n	53c <process_event+0xf8>
				   && !sys_slist_is_empty(&mgr->monitors);
     56a:	2301      	movs	r3, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
     56c:	f041 0108 	orr.w	r1, r1, #8
			mgr->flags = flags;
     570:	8321      	strh	r1, [r4, #24]
     572:	f38b 8811 	msr	BASEPRI, fp
     576:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
     57a:	b9fb      	cbnz	r3, 5bc <process_event+0x178>
	while (!sys_slist_is_empty(list)) {
     57c:	bb85      	cbnz	r5, 5e0 <process_event+0x19c>
			if (transit != NULL) {
     57e:	b116      	cbz	r6, 586 <process_event+0x142>
				transit(mgr, transition_complete);
     580:	491f      	ldr	r1, [pc, #124]	; (600 <process_event+0x1bc>)
     582:	4620      	mov	r0, r4
     584:	47b0      	blx	r6
	__asm__ volatile(
     586:	f04f 0320 	mov.w	r3, #32
     58a:	f3ef 8b11 	mrs	fp, BASEPRI
     58e:	f383 8812 	msr	BASEPRI_MAX, r3
     592:	f3bf 8f6f 	isb	sy
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
     596:	8b23      	ldrh	r3, [r4, #24]
     598:	f023 0308 	bic.w	r3, r3, #8
     59c:	8323      	strh	r3, [r4, #24]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
     59e:	8b23      	ldrh	r3, [r4, #24]
     5a0:	06da      	lsls	r2, r3, #27
     5a2:	d525      	bpl.n	5f0 <process_event+0x1ac>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
     5a4:	f023 0310 	bic.w	r3, r3, #16
     5a8:	8323      	strh	r3, [r4, #24]
			evt = EVT_COMPLETE;
     5aa:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
     5ac:	f8b4 9018 	ldrh.w	r9, [r4, #24]
     5b0:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
     5b4:	2900      	cmp	r1, #0
     5b6:	f47f af5e 	bne.w	476 <process_event+0x32>
out:
     5ba:	e754      	b.n	466 <process_event+0x22>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
     5bc:	68a1      	ldr	r1, [r4, #8]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     5be:	2900      	cmp	r1, #0
     5c0:	d0dc      	beq.n	57c <process_event+0x138>
	return node->next;
     5c2:	f8d1 9000 	ldr.w	r9, [r1]
		mon->callback(mgr, mon, state, res);
     5c6:	f8d1 b004 	ldr.w	fp, [r1, #4]
     5ca:	463b      	mov	r3, r7
     5cc:	4652      	mov	r2, sl
     5ce:	4620      	mov	r0, r4
     5d0:	47d8      	blx	fp
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
     5d2:	f1b9 0f00 	cmp.w	r9, #0
     5d6:	d0d1      	beq.n	57c <process_event+0x138>
     5d8:	4649      	mov	r1, r9
     5da:	f8d9 9000 	ldr.w	r9, [r9]
     5de:	e7f2      	b.n	5c6 <process_event+0x182>
     5e0:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
     5e2:	463b      	mov	r3, r7
     5e4:	4652      	mov	r2, sl
     5e6:	4620      	mov	r0, r4
     5e8:	682d      	ldr	r5, [r5, #0]
     5ea:	f003 f9db 	bl	39a4 <notify_one>
     5ee:	e7c5      	b.n	57c <process_event+0x138>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
     5f0:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
     5f4:	bf1e      	ittt	ne
     5f6:	f023 0320 	bicne.w	r3, r3, #32
     5fa:	8323      	strhne	r3, [r4, #24]
			evt = EVT_RECHECK;
     5fc:	2102      	movne	r1, #2
     5fe:	e7d5      	b.n	5ac <process_event+0x168>
     600:	000039d1 	.word	0x000039d1

00000604 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
     604:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     608:	b091      	sub	sp, #68	; 0x44
     60a:	468b      	mov	fp, r1
     60c:	9002      	str	r0, [sp, #8]
     60e:	4692      	mov	sl, r2
     610:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
     612:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
     614:	f89a 0000 	ldrb.w	r0, [sl]
     618:	b908      	cbnz	r0, 61e <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
     61a:	4628      	mov	r0, r5
     61c:	e35f      	b.n	cde <CONFIG_ISR_STACK_SIZE+0x4de>
		if (*fp != '%') {
     61e:	2825      	cmp	r0, #37	; 0x25
			OUTC(*fp++);
     620:	f10a 0701 	add.w	r7, sl, #1
		if (*fp != '%') {
     624:	d007      	beq.n	636 <cbvprintf+0x32>
			OUTC('%');
     626:	9b02      	ldr	r3, [sp, #8]
     628:	4659      	mov	r1, fp
     62a:	4798      	blx	r3
     62c:	2800      	cmp	r0, #0
     62e:	f2c0 8356 	blt.w	cde <CONFIG_ISR_STACK_SIZE+0x4de>
     632:	3501      	adds	r5, #1
			break;
     634:	e212      	b.n	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
		} state = {
     636:	2218      	movs	r2, #24
     638:	2100      	movs	r1, #0
     63a:	a80a      	add	r0, sp, #40	; 0x28
     63c:	f003 fae3 	bl	3c06 <memset>
	if (*sp == '%') {
     640:	f89a 3001 	ldrb.w	r3, [sl, #1]
     644:	2b25      	cmp	r3, #37	; 0x25
     646:	d078      	beq.n	73a <cbvprintf+0x136>
     648:	2200      	movs	r2, #0
     64a:	4610      	mov	r0, r2
     64c:	4696      	mov	lr, r2
     64e:	4694      	mov	ip, r2
     650:	4616      	mov	r6, r2
     652:	4639      	mov	r1, r7
		switch (*sp) {
     654:	f817 3b01 	ldrb.w	r3, [r7], #1
     658:	2b2b      	cmp	r3, #43	; 0x2b
     65a:	f000 809d 	beq.w	798 <cbvprintf+0x194>
     65e:	f200 8094 	bhi.w	78a <cbvprintf+0x186>
     662:	2b20      	cmp	r3, #32
     664:	f000 809b 	beq.w	79e <cbvprintf+0x19a>
     668:	2b23      	cmp	r3, #35	; 0x23
     66a:	f000 809b 	beq.w	7a4 <cbvprintf+0x1a0>
     66e:	b12e      	cbz	r6, 67c <cbvprintf+0x78>
     670:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     674:	f046 0604 	orr.w	r6, r6, #4
     678:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     67c:	f1bc 0f00 	cmp.w	ip, #0
     680:	d005      	beq.n	68e <cbvprintf+0x8a>
     682:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     686:	f046 0608 	orr.w	r6, r6, #8
     68a:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     68e:	f1be 0f00 	cmp.w	lr, #0
     692:	d005      	beq.n	6a0 <cbvprintf+0x9c>
     694:	f89d 6030 	ldrb.w	r6, [sp, #48]	; 0x30
     698:	f046 0610 	orr.w	r6, r6, #16
     69c:	f88d 6030 	strb.w	r6, [sp, #48]	; 0x30
     6a0:	b128      	cbz	r0, 6ae <cbvprintf+0xaa>
     6a2:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
     6a6:	f040 0020 	orr.w	r0, r0, #32
     6aa:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
     6ae:	b12a      	cbz	r2, 6bc <cbvprintf+0xb8>
     6b0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     6b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     6b8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
     6bc:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     6c0:	f002 0044 	and.w	r0, r2, #68	; 0x44
     6c4:	2844      	cmp	r0, #68	; 0x44
     6c6:	d103      	bne.n	6d0 <cbvprintf+0xcc>
		conv->flag_zero = false;
     6c8:	f36f 1286 	bfc	r2, #6, #1
     6cc:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
     6d0:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     6d4:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
     6d6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     6da:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
     6de:	d17b      	bne.n	7d8 <cbvprintf+0x1d4>
		conv->width_star = true;
     6e0:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     6e4:	f042 0201 	orr.w	r2, r2, #1
			++sp;
     6e8:	1c4b      	adds	r3, r1, #1
		conv->width_star = true;
     6ea:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
     6ee:	781a      	ldrb	r2, [r3, #0]
     6f0:	2a2e      	cmp	r2, #46	; 0x2e
     6f2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     6f6:	bf0c      	ite	eq
     6f8:	2101      	moveq	r1, #1
     6fa:	2100      	movne	r1, #0
     6fc:	f361 0241 	bfi	r2, r1, #1, #1
     700:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
     704:	d174      	bne.n	7f0 <cbvprintf+0x1ec>
	if (*sp == '*') {
     706:	785a      	ldrb	r2, [r3, #1]
     708:	2a2a      	cmp	r2, #42	; 0x2a
     70a:	d06a      	beq.n	7e2 <cbvprintf+0x1de>
	++sp;
     70c:	3301      	adds	r3, #1
	size_t val = 0;
     70e:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
     710:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
     712:	4618      	mov	r0, r3
     714:	f810 2b01 	ldrb.w	r2, [r0], #1
     718:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     71c:	2f09      	cmp	r7, #9
     71e:	f240 808e 	bls.w	83e <CONFIG_ISR_STACK_SIZE+0x3e>
	conv->unsupported |= ((conv->prec_value < 0)
     722:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
     726:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
     728:	f3c2 0040 	ubfx	r0, r2, #1, #1
     72c:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
     730:	f361 0241 	bfi	r2, r1, #1, #1
     734:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     738:	e05a      	b.n	7f0 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
     73a:	f10a 0702 	add.w	r7, sl, #2
     73e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
     742:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     746:	07d9      	lsls	r1, r3, #31
     748:	f140 8149 	bpl.w	9de <CONFIG_ISR_STACK_SIZE+0x1de>
			width = va_arg(ap, int);
     74c:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
     750:	f1b9 0f00 	cmp.w	r9, #0
     754:	da07      	bge.n	766 <cbvprintf+0x162>
				conv->flag_dash = true;
     756:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     75a:	f042 0204 	orr.w	r2, r2, #4
     75e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
     762:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
     766:	075a      	lsls	r2, r3, #29
     768:	f140 8142 	bpl.w	9f0 <CONFIG_ISR_STACK_SIZE+0x1f0>
			int arg = va_arg(ap, int);
     76c:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
     770:	f1b8 0f00 	cmp.w	r8, #0
     774:	f280 8141 	bge.w	9fa <CONFIG_ISR_STACK_SIZE+0x1fa>
				conv->prec_present = false;
     778:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     77c:	f36f 0341 	bfc	r3, #1, #1
     780:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
     784:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
     788:	e137      	b.n	9fa <CONFIG_ISR_STACK_SIZE+0x1fa>
		switch (*sp) {
     78a:	2b2d      	cmp	r3, #45	; 0x2d
     78c:	d00c      	beq.n	7a8 <cbvprintf+0x1a4>
     78e:	2b30      	cmp	r3, #48	; 0x30
     790:	f47f af6d 	bne.w	66e <cbvprintf+0x6a>
			conv->flag_zero = true;
     794:	2201      	movs	r2, #1
	} while (loop);
     796:	e75c      	b.n	652 <cbvprintf+0x4e>
			conv->flag_plus = true;
     798:	f04f 0c01 	mov.w	ip, #1
     79c:	e759      	b.n	652 <cbvprintf+0x4e>
			conv->flag_space = true;
     79e:	f04f 0e01 	mov.w	lr, #1
     7a2:	e756      	b.n	652 <cbvprintf+0x4e>
			conv->flag_hash = true;
     7a4:	2001      	movs	r0, #1
     7a6:	e754      	b.n	652 <cbvprintf+0x4e>
		switch (*sp) {
     7a8:	2601      	movs	r6, #1
     7aa:	e752      	b.n	652 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
     7ac:	fb0c 0202 	mla	r2, ip, r2, r0
     7b0:	3a30      	subs	r2, #48	; 0x30
     7b2:	4633      	mov	r3, r6
     7b4:	461e      	mov	r6, r3
     7b6:	f816 0b01 	ldrb.w	r0, [r6], #1
     7ba:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
     7be:	2f09      	cmp	r7, #9
     7c0:	d9f4      	bls.n	7ac <cbvprintf+0x1a8>
	if (sp != wp) {
     7c2:	4299      	cmp	r1, r3
     7c4:	d093      	beq.n	6ee <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
     7c6:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
     7ca:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
     7cc:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
     7ce:	f362 0141 	bfi	r1, r2, #1, #1
     7d2:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
     7d6:	e78a      	b.n	6ee <cbvprintf+0xea>
     7d8:	460b      	mov	r3, r1
	size_t val = 0;
     7da:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
     7dc:	f04f 0c0a 	mov.w	ip, #10
     7e0:	e7e8      	b.n	7b4 <cbvprintf+0x1b0>
		conv->prec_star = true;
     7e2:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     7e6:	f042 0204 	orr.w	r2, r2, #4
     7ea:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
     7ee:	3302      	adds	r3, #2
	switch (*sp) {
     7f0:	461f      	mov	r7, r3
     7f2:	f817 2b01 	ldrb.w	r2, [r7], #1
     7f6:	2a6c      	cmp	r2, #108	; 0x6c
     7f8:	d041      	beq.n	87e <CONFIG_ISR_STACK_SIZE+0x7e>
     7fa:	d825      	bhi.n	848 <CONFIG_ISR_STACK_SIZE+0x48>
     7fc:	2a68      	cmp	r2, #104	; 0x68
     7fe:	d02b      	beq.n	858 <CONFIG_ISR_STACK_SIZE+0x58>
     800:	2a6a      	cmp	r2, #106	; 0x6a
     802:	d046      	beq.n	892 <CONFIG_ISR_STACK_SIZE+0x92>
     804:	2a4c      	cmp	r2, #76	; 0x4c
     806:	d04c      	beq.n	8a2 <CONFIG_ISR_STACK_SIZE+0xa2>
     808:	461f      	mov	r7, r3
	conv->specifier = *sp++;
     80a:	f817 2b01 	ldrb.w	r2, [r7], #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     80e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
	conv->specifier = *sp++;
     812:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
     816:	2a78      	cmp	r2, #120	; 0x78
     818:	f200 80d9 	bhi.w	9ce <CONFIG_ISR_STACK_SIZE+0x1ce>
     81c:	2a57      	cmp	r2, #87	; 0x57
     81e:	d84d      	bhi.n	8bc <CONFIG_ISR_STACK_SIZE+0xbc>
     820:	2a41      	cmp	r2, #65	; 0x41
     822:	d003      	beq.n	82c <CONFIG_ISR_STACK_SIZE+0x2c>
     824:	3a45      	subs	r2, #69	; 0x45
     826:	2a02      	cmp	r2, #2
     828:	f200 80d1 	bhi.w	9ce <CONFIG_ISR_STACK_SIZE+0x1ce>
		conv->specifier_cat = SPECIFIER_FP;
     82c:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     830:	2204      	movs	r2, #4
     832:	f362 0302 	bfi	r3, r2, #0, #3
     836:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
     83a:	2301      	movs	r3, #1
			break;
     83c:	e09e      	b.n	97c <CONFIG_ISR_STACK_SIZE+0x17c>
		val = 10U * val + *sp++ - '0';
     83e:	fb06 2101 	mla	r1, r6, r1, r2
     842:	3930      	subs	r1, #48	; 0x30
     844:	4603      	mov	r3, r0
     846:	e764      	b.n	712 <cbvprintf+0x10e>
	switch (*sp) {
     848:	2a74      	cmp	r2, #116	; 0x74
     84a:	d026      	beq.n	89a <CONFIG_ISR_STACK_SIZE+0x9a>
     84c:	2a7a      	cmp	r2, #122	; 0x7a
     84e:	d1db      	bne.n	808 <CONFIG_ISR_STACK_SIZE+0x8>
		conv->length_mod = LENGTH_Z;
     850:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     854:	2206      	movs	r2, #6
     856:	e00d      	b.n	874 <CONFIG_ISR_STACK_SIZE+0x74>
		if (*++sp == 'h') {
     858:	785a      	ldrb	r2, [r3, #1]
     85a:	2a68      	cmp	r2, #104	; 0x68
     85c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     860:	d106      	bne.n	870 <CONFIG_ISR_STACK_SIZE+0x70>
			conv->length_mod = LENGTH_HH;
     862:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
     864:	f361 02c6 	bfi	r2, r1, #3, #4
     868:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
     86c:	1c9f      	adds	r7, r3, #2
     86e:	e7cc      	b.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
			conv->length_mod = LENGTH_H;
     870:	4613      	mov	r3, r2
     872:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
     874:	f362 03c6 	bfi	r3, r2, #3, #4
     878:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
     87c:	e7c5      	b.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
		if (*++sp == 'l') {
     87e:	785a      	ldrb	r2, [r3, #1]
     880:	2a6c      	cmp	r2, #108	; 0x6c
     882:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
     886:	d101      	bne.n	88c <CONFIG_ISR_STACK_SIZE+0x8c>
			conv->length_mod = LENGTH_LL;
     888:	2104      	movs	r1, #4
     88a:	e7eb      	b.n	864 <CONFIG_ISR_STACK_SIZE+0x64>
			conv->length_mod = LENGTH_L;
     88c:	4613      	mov	r3, r2
     88e:	2203      	movs	r2, #3
     890:	e7f0      	b.n	874 <CONFIG_ISR_STACK_SIZE+0x74>
		conv->length_mod = LENGTH_J;
     892:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     896:	2205      	movs	r2, #5
     898:	e7ec      	b.n	874 <CONFIG_ISR_STACK_SIZE+0x74>
		conv->length_mod = LENGTH_T;
     89a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
     89e:	2207      	movs	r2, #7
     8a0:	e7e8      	b.n	874 <CONFIG_ISR_STACK_SIZE+0x74>
		conv->unsupported = true;
     8a2:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
     8a6:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
     8aa:	f023 0302 	bic.w	r3, r3, #2
     8ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
     8b2:	f043 0302 	orr.w	r3, r3, #2
     8b6:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
     8ba:	e7a6      	b.n	80a <CONFIG_ISR_STACK_SIZE+0xa>
	switch (conv->specifier) {
     8bc:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
     8c0:	2920      	cmp	r1, #32
     8c2:	f200 8084 	bhi.w	9ce <CONFIG_ISR_STACK_SIZE+0x1ce>
     8c6:	a001      	add	r0, pc, #4	; (adr r0, 8cc <CONFIG_ISR_STACK_SIZE+0xcc>)
     8c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
     8cc:	00000991 	.word	0x00000991
     8d0:	000009cf 	.word	0x000009cf
     8d4:	000009cf 	.word	0x000009cf
     8d8:	000009cf 	.word	0x000009cf
     8dc:	000009cf 	.word	0x000009cf
     8e0:	000009cf 	.word	0x000009cf
     8e4:	000009cf 	.word	0x000009cf
     8e8:	000009cf 	.word	0x000009cf
     8ec:	000009cf 	.word	0x000009cf
     8f0:	0000082d 	.word	0x0000082d
     8f4:	000009cf 	.word	0x000009cf
     8f8:	00000991 	.word	0x00000991
     8fc:	00000951 	.word	0x00000951
     900:	0000082d 	.word	0x0000082d
     904:	0000082d 	.word	0x0000082d
     908:	0000082d 	.word	0x0000082d
     90c:	000009cf 	.word	0x000009cf
     910:	00000951 	.word	0x00000951
     914:	000009cf 	.word	0x000009cf
     918:	000009cf 	.word	0x000009cf
     91c:	000009cf 	.word	0x000009cf
     920:	000009cf 	.word	0x000009cf
     924:	00000999 	.word	0x00000999
     928:	00000991 	.word	0x00000991
     92c:	000009b5 	.word	0x000009b5
     930:	000009cf 	.word	0x000009cf
     934:	000009cf 	.word	0x000009cf
     938:	000009b5 	.word	0x000009b5
     93c:	000009cf 	.word	0x000009cf
     940:	00000991 	.word	0x00000991
     944:	000009cf 	.word	0x000009cf
     948:	000009cf 	.word	0x000009cf
     94c:	00000991 	.word	0x00000991
		conv->specifier_cat = SPECIFIER_SINT;
     950:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     954:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
     956:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
     95a:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     95e:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
     960:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
     964:	bf02      	ittt	eq
     966:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
     96a:	f041 0101 	orreq.w	r1, r1, #1
     96e:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
     972:	2a63      	cmp	r2, #99	; 0x63
     974:	d131      	bne.n	9da <CONFIG_ISR_STACK_SIZE+0x1da>
			unsupported = (conv->length_mod != LENGTH_NONE);
     976:	3b00      	subs	r3, #0
     978:	bf18      	it	ne
     97a:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
     97c:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
     980:	f3c2 0140 	ubfx	r1, r2, #1, #1
     984:	430b      	orrs	r3, r1
     986:	f363 0241 	bfi	r2, r3, #1, #1
     98a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
     98e:	e6d8      	b.n	742 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
     990:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
     994:	2002      	movs	r0, #2
     996:	e7de      	b.n	956 <CONFIG_ISR_STACK_SIZE+0x156>
		conv->specifier_cat = SPECIFIER_PTR;
     998:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     99c:	f003 0378 	and.w	r3, r3, #120	; 0x78
     9a0:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
     9a4:	2103      	movs	r1, #3
     9a6:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
     9aa:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
     9ac:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
     9b0:	4143      	adcs	r3, r0
     9b2:	e7e3      	b.n	97c <CONFIG_ISR_STACK_SIZE+0x17c>
		conv->specifier_cat = SPECIFIER_PTR;
     9b4:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     9b8:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
     9ba:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
     9be:	f361 0202 	bfi	r2, r1, #0, #3
     9c2:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
     9c6:	bf14      	ite	ne
     9c8:	2301      	movne	r3, #1
     9ca:	2300      	moveq	r3, #0
     9cc:	e7d6      	b.n	97c <CONFIG_ISR_STACK_SIZE+0x17c>
		conv->invalid = true;
     9ce:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     9d2:	f043 0301 	orr.w	r3, r3, #1
     9d6:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
     9da:	2300      	movs	r3, #0
     9dc:	e7ce      	b.n	97c <CONFIG_ISR_STACK_SIZE+0x17c>
		} else if (conv->width_present) {
     9de:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
     9e2:	2a00      	cmp	r2, #0
			width = conv->width_value;
     9e4:	bfb4      	ite	lt
     9e6:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
     9ea:	f04f 39ff 	movge.w	r9, #4294967295	; 0xffffffff
     9ee:	e6ba      	b.n	766 <cbvprintf+0x162>
		} else if (conv->prec_present) {
     9f0:	079b      	lsls	r3, r3, #30
     9f2:	f57f aec7 	bpl.w	784 <cbvprintf+0x180>
			precision = conv->prec_value;
     9f6:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
     9fa:	f89d 1031 	ldrb.w	r1, [sp, #49]	; 0x31
		conv->pad0_value = 0;
     9fe:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
     a00:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
     a04:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
     a08:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
     a0c:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
     a0e:	f3c1 01c3 	ubfx	r1, r1, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
     a12:	d138      	bne.n	a86 <CONFIG_ISR_STACK_SIZE+0x286>
			switch (length_mod) {
     a14:	1ecb      	subs	r3, r1, #3
     a16:	2b04      	cmp	r3, #4
     a18:	d822      	bhi.n	a60 <CONFIG_ISR_STACK_SIZE+0x260>
     a1a:	e8df f003 	tbb	[pc, r3]
     a1e:	0903      	.short	0x0903
     a20:	2109      	.short	0x2109
     a22:	21          	.byte	0x21
     a23:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
     a24:	f854 3b04 	ldr.w	r3, [r4], #4
				value->sint = (short)value->sint;
     a28:	17da      	asrs	r2, r3, #31
     a2a:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
     a2e:	e006      	b.n	a3e <CONFIG_ISR_STACK_SIZE+0x23e>
					(sint_value_type)va_arg(ap, intmax_t);
     a30:	3407      	adds	r4, #7
     a32:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
     a36:	e8f4 2302 	ldrd	r2, r3, [r4], #8
     a3a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
     a3e:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
     a42:	f013 0603 	ands.w	r6, r3, #3
     a46:	d056      	beq.n	af6 <CONFIG_ISR_STACK_SIZE+0x2f6>
			OUTS(sp, fp);
     a48:	9802      	ldr	r0, [sp, #8]
     a4a:	463b      	mov	r3, r7
     a4c:	4652      	mov	r2, sl
     a4e:	4659      	mov	r1, fp
     a50:	f003 f887 	bl	3b62 <outs>
     a54:	2800      	cmp	r0, #0
     a56:	f2c0 8142 	blt.w	cde <CONFIG_ISR_STACK_SIZE+0x4de>
     a5a:	4405      	add	r5, r0
			continue;
     a5c:	46ba      	mov	sl, r7
     a5e:	e5d9      	b.n	614 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a60:	f854 3b04 	ldr.w	r3, [r4], #4
			if (length_mod == LENGTH_HH) {
     a64:	2901      	cmp	r1, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
     a66:	ea4f 72e3 	mov.w	r2, r3, asr #31
     a6a:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     a6e:	d105      	bne.n	a7c <CONFIG_ISR_STACK_SIZE+0x27c>
				value->uint = (unsigned char)value->uint;
     a70:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
     a74:	930a      	str	r3, [sp, #40]	; 0x28
     a76:	2300      	movs	r3, #0
     a78:	930b      	str	r3, [sp, #44]	; 0x2c
     a7a:	e7e0      	b.n	a3e <CONFIG_ISR_STACK_SIZE+0x23e>
			} else if (length_mod == LENGTH_H) {
     a7c:	2902      	cmp	r1, #2
     a7e:	d1de      	bne.n	a3e <CONFIG_ISR_STACK_SIZE+0x23e>
				value->sint = (short)value->sint;
     a80:	f9bd 3028 	ldrsh.w	r3, [sp, #40]	; 0x28
     a84:	e7d0      	b.n	a28 <CONFIG_ISR_STACK_SIZE+0x228>
		} else if (specifier_cat == SPECIFIER_UINT) {
     a86:	2b02      	cmp	r3, #2
     a88:	d123      	bne.n	ad2 <CONFIG_ISR_STACK_SIZE+0x2d2>
			switch (length_mod) {
     a8a:	1ecb      	subs	r3, r1, #3
     a8c:	2b04      	cmp	r3, #4
     a8e:	d813      	bhi.n	ab8 <CONFIG_ISR_STACK_SIZE+0x2b8>
     a90:	e8df f003 	tbb	[pc, r3]
     a94:	120a0a03 	.word	0x120a0a03
     a98:	12          	.byte	0x12
     a99:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
     a9a:	6822      	ldr	r2, [r4, #0]
     a9c:	920a      	str	r2, [sp, #40]	; 0x28
     a9e:	2300      	movs	r3, #0
				value->sint = va_arg(ap, int);
     aa0:	1d20      	adds	r0, r4, #4
					value->uint = (wchar_t)va_arg(ap,
     aa2:	930b      	str	r3, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
     aa4:	4604      	mov	r4, r0
     aa6:	e7ca      	b.n	a3e <CONFIG_ISR_STACK_SIZE+0x23e>
					(uint_value_type)va_arg(ap,
     aa8:	1de0      	adds	r0, r4, #7
     aaa:	f020 0007 	bic.w	r0, r0, #7
				value->uint =
     aae:	e8f0 2302 	ldrd	r2, r3, [r0], #8
     ab2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				break;
     ab6:	e7f5      	b.n	aa4 <CONFIG_ISR_STACK_SIZE+0x2a4>
					(uint_value_type)va_arg(ap, size_t);
     ab8:	f854 3b04 	ldr.w	r3, [r4], #4
     abc:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
     abe:	2901      	cmp	r1, #1
					(uint_value_type)va_arg(ap, size_t);
     ac0:	f04f 0300 	mov.w	r3, #0
     ac4:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
     ac6:	d0d3      	beq.n	a70 <CONFIG_ISR_STACK_SIZE+0x270>
			} else if (length_mod == LENGTH_H) {
     ac8:	2902      	cmp	r1, #2
     aca:	d1b8      	bne.n	a3e <CONFIG_ISR_STACK_SIZE+0x23e>
				value->uint = (unsigned short)value->uint;
     acc:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
     ad0:	e7d0      	b.n	a74 <CONFIG_ISR_STACK_SIZE+0x274>
		} else if (specifier_cat == SPECIFIER_FP) {
     ad2:	2b04      	cmp	r3, #4
     ad4:	d109      	bne.n	aea <CONFIG_ISR_STACK_SIZE+0x2ea>
					(sint_value_type)va_arg(ap, long long);
     ad6:	1de3      	adds	r3, r4, #7
     ad8:	f023 0307 	bic.w	r3, r3, #7
     adc:	f103 0408 	add.w	r4, r3, #8
				value->ldbl = va_arg(ap, long double);
     ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
     ae4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
     ae8:	e7a9      	b.n	a3e <CONFIG_ISR_STACK_SIZE+0x23e>
		} else if (specifier_cat == SPECIFIER_PTR) {
     aea:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
     aec:	bf04      	itt	eq
     aee:	f854 3b04 	ldreq.w	r3, [r4], #4
     af2:	930a      	streq	r3, [sp, #40]	; 0x28
     af4:	e7a3      	b.n	a3e <CONFIG_ISR_STACK_SIZE+0x23e>
		switch (conv->specifier) {
     af6:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     afa:	2878      	cmp	r0, #120	; 0x78
     afc:	d8ae      	bhi.n	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
     afe:	2862      	cmp	r0, #98	; 0x62
     b00:	d822      	bhi.n	b48 <CONFIG_ISR_STACK_SIZE+0x348>
     b02:	2825      	cmp	r0, #37	; 0x25
     b04:	f43f ad8f 	beq.w	626 <cbvprintf+0x22>
     b08:	2858      	cmp	r0, #88	; 0x58
     b0a:	d1a7      	bne.n	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
			bps = encode_uint(value->uint, conv, buf, bpe);
     b0c:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     b10:	9300      	str	r3, [sp, #0]
     b12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
     b16:	ab04      	add	r3, sp, #16
     b18:	aa0c      	add	r2, sp, #48	; 0x30
     b1a:	f002 ffdc 	bl	3ad6 <encode_uint>
     b1e:	4682      	mov	sl, r0
			if (precision >= 0) {
     b20:	f1b8 0f00 	cmp.w	r8, #0
     b24:	f10d 0026 	add.w	r0, sp, #38	; 0x26
     b28:	db0c      	blt.n	b44 <CONFIG_ISR_STACK_SIZE+0x344>
				conv->flag_zero = false;
     b2a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
     b2e:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
     b32:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
     b36:	4598      	cmp	r8, r3
				conv->flag_zero = false;
     b38:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
     b3c:	d902      	bls.n	b44 <CONFIG_ISR_STACK_SIZE+0x344>
					conv->pad0_value = precision - (int)len;
     b3e:	eba8 0303 	sub.w	r3, r8, r3
     b42:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
     b44:	4680      	mov	r8, r0
     b46:	e03d      	b.n	bc4 <CONFIG_ISR_STACK_SIZE+0x3c4>
		switch (conv->specifier) {
     b48:	3863      	subs	r0, #99	; 0x63
     b4a:	2815      	cmp	r0, #21
     b4c:	d886      	bhi.n	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
     b4e:	a201      	add	r2, pc, #4	; (adr r2, b54 <CONFIG_ISR_STACK_SIZE+0x354>)
     b50:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
     b54:	00000bd5 	.word	0x00000bd5
     b58:	00000c39 	.word	0x00000c39
     b5c:	00000a5d 	.word	0x00000a5d
     b60:	00000a5d 	.word	0x00000a5d
     b64:	00000a5d 	.word	0x00000a5d
     b68:	00000a5d 	.word	0x00000a5d
     b6c:	00000c39 	.word	0x00000c39
     b70:	00000a5d 	.word	0x00000a5d
     b74:	00000a5d 	.word	0x00000a5d
     b78:	00000a5d 	.word	0x00000a5d
     b7c:	00000a5d 	.word	0x00000a5d
     b80:	00000c93 	.word	0x00000c93
     b84:	00000c61 	.word	0x00000c61
     b88:	00000c65 	.word	0x00000c65
     b8c:	00000a5d 	.word	0x00000a5d
     b90:	00000a5d 	.word	0x00000a5d
     b94:	00000bad 	.word	0x00000bad
     b98:	00000a5d 	.word	0x00000a5d
     b9c:	00000c61 	.word	0x00000c61
     ba0:	00000a5d 	.word	0x00000a5d
     ba4:	00000a5d 	.word	0x00000a5d
     ba8:	00000c61 	.word	0x00000c61
			if (precision >= 0) {
     bac:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
     bb0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
     bb4:	db0a      	blt.n	bcc <CONFIG_ISR_STACK_SIZE+0x3cc>
				len = strnlen(bps, precision);
     bb6:	4641      	mov	r1, r8
     bb8:	4650      	mov	r0, sl
     bba:	f003 f810 	bl	3bde <strnlen>
			bpe = bps + len;
     bbe:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
     bc2:	2600      	movs	r6, #0
		if (bps == NULL) {
     bc4:	f1ba 0f00 	cmp.w	sl, #0
     bc8:	d10c      	bne.n	be4 <CONFIG_ISR_STACK_SIZE+0x3e4>
     bca:	e747      	b.n	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
				len = strlen(bps);
     bcc:	4650      	mov	r0, sl
     bce:	f002 ffff 	bl	3bd0 <strlen>
     bd2:	e7f4      	b.n	bbe <CONFIG_ISR_STACK_SIZE+0x3be>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
     bd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     bd6:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
     bda:	2600      	movs	r6, #0
			bps = buf;
     bdc:	f10d 0a10 	add.w	sl, sp, #16
			bpe = buf + 1;
     be0:	f10d 0811 	add.w	r8, sp, #17
		size_t nj_len = (bpe - bps);
     be4:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
     be8:	b106      	cbz	r6, bec <CONFIG_ISR_STACK_SIZE+0x3ec>
			nj_len += 1U;
     bea:	3301      	adds	r3, #1
		if (conv->altform_0c) {
     bec:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
     bf0:	06d0      	lsls	r0, r2, #27
     bf2:	d568      	bpl.n	cc6 <CONFIG_ISR_STACK_SIZE+0x4c6>
			nj_len += 2U;
     bf4:	3302      	adds	r3, #2
		if (conv->pad_fp) {
     bf6:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
     bf8:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
     bfa:	bf48      	it	mi
     bfc:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
     bfe:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
     c00:	bf48      	it	mi
     c02:	189b      	addmi	r3, r3, r2
		if (width > 0) {
     c04:	f1b9 0f00 	cmp.w	r9, #0
     c08:	dd76      	ble.n	cf8 <CONFIG_ISR_STACK_SIZE+0x4f8>
			if (!conv->flag_dash) {
     c0a:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
     c0e:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
     c12:	f3c2 0380 	ubfx	r3, r2, #2, #1
     c16:	9303      	str	r3, [sp, #12]
     c18:	0753      	lsls	r3, r2, #29
     c1a:	d46d      	bmi.n	cf8 <CONFIG_ISR_STACK_SIZE+0x4f8>
				if (conv->flag_zero) {
     c1c:	0650      	lsls	r0, r2, #25
     c1e:	d561      	bpl.n	ce4 <CONFIG_ISR_STACK_SIZE+0x4e4>
					if (sign != 0) {
     c20:	b146      	cbz	r6, c34 <CONFIG_ISR_STACK_SIZE+0x434>
						OUTC(sign);
     c22:	9b02      	ldr	r3, [sp, #8]
     c24:	4659      	mov	r1, fp
     c26:	4630      	mov	r0, r6
     c28:	4798      	blx	r3
     c2a:	2800      	cmp	r0, #0
     c2c:	db57      	blt.n	cde <CONFIG_ISR_STACK_SIZE+0x4de>
						sign = 0;
     c2e:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
     c30:	3501      	adds	r5, #1
						sign = 0;
     c32:	461e      	mov	r6, r3
					pad = '0';
     c34:	2330      	movs	r3, #48	; 0x30
     c36:	e056      	b.n	ce6 <CONFIG_ISR_STACK_SIZE+0x4e6>
			if (conv->flag_plus) {
     c38:	071e      	lsls	r6, r3, #28
     c3a:	d40f      	bmi.n	c5c <CONFIG_ISR_STACK_SIZE+0x45c>
				sign = ' ';
     c3c:	f013 0610 	ands.w	r6, r3, #16
     c40:	bf18      	it	ne
     c42:	2620      	movne	r6, #32
			sint = value->sint;
     c44:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
     c48:	2b00      	cmp	r3, #0
     c4a:	f6bf af5f 	bge.w	b0c <CONFIG_ISR_STACK_SIZE+0x30c>
				value->uint = (uint_value_type)-sint;
     c4e:	4252      	negs	r2, r2
     c50:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     c54:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
     c58:	262d      	movs	r6, #45	; 0x2d
     c5a:	e757      	b.n	b0c <CONFIG_ISR_STACK_SIZE+0x30c>
				sign = '+';
     c5c:	262b      	movs	r6, #43	; 0x2b
     c5e:	e7f1      	b.n	c44 <CONFIG_ISR_STACK_SIZE+0x444>
		switch (conv->specifier) {
     c60:	2600      	movs	r6, #0
     c62:	e753      	b.n	b0c <CONFIG_ISR_STACK_SIZE+0x30c>
			if (value->ptr != NULL) {
     c64:	980a      	ldr	r0, [sp, #40]	; 0x28
     c66:	b340      	cbz	r0, cba <CONFIG_ISR_STACK_SIZE+0x4ba>
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c68:	f10d 0326 	add.w	r3, sp, #38	; 0x26
     c6c:	9300      	str	r3, [sp, #0]
     c6e:	aa0c      	add	r2, sp, #48	; 0x30
     c70:	ab04      	add	r3, sp, #16
     c72:	2100      	movs	r1, #0
     c74:	f002 ff2f 	bl	3ad6 <encode_uint>
				conv->altform_0c = true;
     c78:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
     c7c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
     c80:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
     c84:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
     c88:	4682      	mov	sl, r0
				conv->altform_0c = true;
     c8a:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
     c8e:	2600      	movs	r6, #0
				goto prec_int_pad0;
     c90:	e746      	b.n	b20 <CONFIG_ISR_STACK_SIZE+0x320>
				store_count(conv, value->ptr, count);
     c92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
     c94:	2907      	cmp	r1, #7
     c96:	f63f aee1 	bhi.w	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
     c9a:	e8df f001 	tbb	[pc, r1]
     c9e:	040c      	.short	0x040c
     ca0:	08080c06 	.word	0x08080c06
     ca4:	0c0c      	.short	0x0c0c
		*(signed char *)dp = (signed char)count;
     ca6:	701d      	strb	r5, [r3, #0]
		break;
     ca8:	e6d8      	b.n	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
		*(short *)dp = (short)count;
     caa:	801d      	strh	r5, [r3, #0]
		break;
     cac:	e6d6      	b.n	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
		*(intmax_t *)dp = (intmax_t)count;
     cae:	17ea      	asrs	r2, r5, #31
     cb0:	e9c3 5200 	strd	r5, r2, [r3]
		break;
     cb4:	e6d2      	b.n	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
     cb6:	601d      	str	r5, [r3, #0]
		break;
     cb8:	e6d0      	b.n	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
			bps = "(nil)";
     cba:	f8df a0c8 	ldr.w	sl, [pc, #200]	; d84 <CONFIG_ISR_STACK_SIZE+0x584>
     cbe:	4606      	mov	r6, r0
			bpe = bps + 5;
     cc0:	f10a 0805 	add.w	r8, sl, #5
     cc4:	e78e      	b.n	be4 <CONFIG_ISR_STACK_SIZE+0x3e4>
		} else if (conv->altform_0) {
     cc6:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
     cc8:	bf48      	it	mi
     cca:	3301      	addmi	r3, #1
     ccc:	e793      	b.n	bf6 <CONFIG_ISR_STACK_SIZE+0x3f6>
					OUTC(pad);
     cce:	4618      	mov	r0, r3
     cd0:	9303      	str	r3, [sp, #12]
     cd2:	4659      	mov	r1, fp
     cd4:	9b02      	ldr	r3, [sp, #8]
     cd6:	4798      	blx	r3
     cd8:	2800      	cmp	r0, #0
     cda:	9b03      	ldr	r3, [sp, #12]
     cdc:	da04      	bge.n	ce8 <CONFIG_ISR_STACK_SIZE+0x4e8>
#undef OUTS
#undef OUTC
}
     cde:	b011      	add	sp, #68	; 0x44
     ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
     ce4:	2320      	movs	r3, #32
     ce6:	444d      	add	r5, r9
     ce8:	464a      	mov	r2, r9
				while (width-- > 0) {
     cea:	2a00      	cmp	r2, #0
     cec:	eba5 0109 	sub.w	r1, r5, r9
     cf0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
     cf4:	dceb      	bgt.n	cce <CONFIG_ISR_STACK_SIZE+0x4ce>
     cf6:	460d      	mov	r5, r1
		if (sign != 0) {
     cf8:	b136      	cbz	r6, d08 <CONFIG_ISR_STACK_SIZE+0x508>
			OUTC(sign);
     cfa:	9b02      	ldr	r3, [sp, #8]
     cfc:	4659      	mov	r1, fp
     cfe:	4630      	mov	r0, r6
     d00:	4798      	blx	r3
     d02:	2800      	cmp	r0, #0
     d04:	dbeb      	blt.n	cde <CONFIG_ISR_STACK_SIZE+0x4de>
     d06:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
     d08:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     d0c:	06d9      	lsls	r1, r3, #27
     d0e:	d401      	bmi.n	d14 <CONFIG_ISR_STACK_SIZE+0x514>
     d10:	071a      	lsls	r2, r3, #28
     d12:	d506      	bpl.n	d22 <CONFIG_ISR_STACK_SIZE+0x522>
				OUTC('0');
     d14:	9b02      	ldr	r3, [sp, #8]
     d16:	4659      	mov	r1, fp
     d18:	2030      	movs	r0, #48	; 0x30
     d1a:	4798      	blx	r3
     d1c:	2800      	cmp	r0, #0
     d1e:	dbde      	blt.n	cde <CONFIG_ISR_STACK_SIZE+0x4de>
     d20:	3501      	adds	r5, #1
			if (conv->altform_0c) {
     d22:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
     d26:	06db      	lsls	r3, r3, #27
     d28:	d507      	bpl.n	d3a <CONFIG_ISR_STACK_SIZE+0x53a>
				OUTC(conv->specifier);
     d2a:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
     d2e:	9b02      	ldr	r3, [sp, #8]
     d30:	4659      	mov	r1, fp
     d32:	4798      	blx	r3
     d34:	2800      	cmp	r0, #0
     d36:	dbd2      	blt.n	cde <CONFIG_ISR_STACK_SIZE+0x4de>
     d38:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
     d3a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
     d3c:	442e      	add	r6, r5
     d3e:	1b73      	subs	r3, r6, r5
     d40:	2b00      	cmp	r3, #0
     d42:	dc16      	bgt.n	d72 <CONFIG_ISR_STACK_SIZE+0x572>
			OUTS(bps, bpe);
     d44:	9802      	ldr	r0, [sp, #8]
     d46:	4643      	mov	r3, r8
     d48:	4652      	mov	r2, sl
     d4a:	4659      	mov	r1, fp
     d4c:	f002 ff09 	bl	3b62 <outs>
     d50:	2800      	cmp	r0, #0
     d52:	dbc4      	blt.n	cde <CONFIG_ISR_STACK_SIZE+0x4de>
     d54:	4405      	add	r5, r0
		while (width > 0) {
     d56:	44a9      	add	r9, r5
     d58:	eba9 0305 	sub.w	r3, r9, r5
     d5c:	2b00      	cmp	r3, #0
     d5e:	f77f ae7d 	ble.w	a5c <CONFIG_ISR_STACK_SIZE+0x25c>
			OUTC(' ');
     d62:	9b02      	ldr	r3, [sp, #8]
     d64:	4659      	mov	r1, fp
     d66:	2020      	movs	r0, #32
     d68:	4798      	blx	r3
     d6a:	2800      	cmp	r0, #0
     d6c:	dbb7      	blt.n	cde <CONFIG_ISR_STACK_SIZE+0x4de>
     d6e:	3501      	adds	r5, #1
			--width;
     d70:	e7f2      	b.n	d58 <CONFIG_ISR_STACK_SIZE+0x558>
				OUTC('0');
     d72:	9b02      	ldr	r3, [sp, #8]
     d74:	4659      	mov	r1, fp
     d76:	2030      	movs	r0, #48	; 0x30
     d78:	4798      	blx	r3
     d7a:	2800      	cmp	r0, #0
     d7c:	dbaf      	blt.n	cde <CONFIG_ISR_STACK_SIZE+0x4de>
     d7e:	3501      	adds	r5, #1
     d80:	e7dd      	b.n	d3e <CONFIG_ISR_STACK_SIZE+0x53e>
     d82:	bf00      	nop
     d84:	00004671 	.word	0x00004671

00000d88 <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
     d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
     d8c:	4605      	mov	r5, r0
     d8e:	f04f 0320 	mov.w	r3, #32
     d92:	f3ef 8611 	mrs	r6, BASEPRI
     d96:	f383 8812 	msr	BASEPRI_MAX, r3
     d9a:	f3bf 8f6f 	isb	sy
	return list->head;
     d9e:	4b0e      	ldr	r3, [pc, #56]	; (dd8 <pm_state_notify+0x50>)
     da0:	681c      	ldr	r4, [r3, #0]
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     da2:	b19c      	cbz	r4, dcc <pm_state_notify+0x44>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
     da4:	4f0d      	ldr	r7, [pc, #52]	; (ddc <pm_state_notify+0x54>)
     da6:	f8df 8038 	ldr.w	r8, [pc, #56]	; de0 <pm_state_notify+0x58>
     daa:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
     dae:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
     db2:	2d00      	cmp	r5, #0
     db4:	bf08      	it	eq
     db6:	4613      	moveq	r3, r2
		if (callback) {
     db8:	b12b      	cbz	r3, dc6 <pm_state_notify+0x3e>
			callback(z_power_states[_current_cpu->id].state);
     dba:	f898 2014 	ldrb.w	r2, [r8, #20]
     dbe:	fb09 f202 	mul.w	r2, r9, r2
     dc2:	5cb8      	ldrb	r0, [r7, r2]
     dc4:	4798      	blx	r3
	return node->next;
     dc6:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
     dc8:	2c00      	cmp	r4, #0
     dca:	d1f0      	bne.n	dae <pm_state_notify+0x26>
	__asm__ volatile(
     dcc:	f386 8811 	msr	BASEPRI, r6
     dd0:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
     dd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
     dd8:	200001d8 	.word	0x200001d8
     ddc:	200001e4 	.word	0x200001e4
     de0:	20000344 	.word	0x20000344

00000de4 <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     de4:	f000 031f 	and.w	r3, r0, #31
     de8:	2201      	movs	r2, #1
     dea:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     dec:	4b0a      	ldr	r3, [pc, #40]	; (e18 <atomic_test_and_set_bit.constprop.0+0x34>)
     dee:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
     df2:	0940      	lsrs	r0, r0, #5
     df4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
     df8:	e850 3f00 	ldrex	r3, [r0]
     dfc:	ea43 0102 	orr.w	r1, r3, r2
     e00:	e840 1c00 	strex	ip, r1, [r0]
     e04:	f1bc 0f00 	cmp.w	ip, #0
     e08:	d1f6      	bne.n	df8 <atomic_test_and_set_bit.constprop.0+0x14>
     e0a:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
     e0e:	421a      	tst	r2, r3
}
     e10:	bf14      	ite	ne
     e12:	2001      	movne	r0, #1
     e14:	2000      	moveq	r0, #0
     e16:	4770      	bx	lr
     e18:	200001f0 	.word	0x200001f0

00000e1c <pm_system_resume>:

void pm_system_resume(void)
{
     e1c:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
     e1e:	4b1d      	ldr	r3, [pc, #116]	; (e94 <pm_system_resume+0x78>)
     e20:	7d1c      	ldrb	r4, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     e22:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
     e26:	f004 031f 	and.w	r3, r4, #31
     e2a:	2201      	movs	r2, #1
     e2c:	409a      	lsls	r2, r3
     e2e:	4b1a      	ldr	r3, [pc, #104]	; (e98 <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     e30:	0961      	lsrs	r1, r4, #5
{
     e32:	b085      	sub	sp, #20
     e34:	43d0      	mvns	r0, r2
     e36:	eb03 0381 	add.w	r3, r3, r1, lsl #2
     e3a:	e853 1f00 	ldrex	r1, [r3]
     e3e:	ea01 0500 	and.w	r5, r1, r0
     e42:	e843 5c00 	strex	ip, r5, [r3]
     e46:	f1bc 0f00 	cmp.w	ip, #0
     e4a:	d1f6      	bne.n	e3a <pm_system_resume+0x1e>
     e4c:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
     e50:	4211      	tst	r1, r2
     e52:	d017      	beq.n	e84 <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
     e54:	4d11      	ldr	r5, [pc, #68]	; (e9c <pm_system_resume+0x80>)
     e56:	220c      	movs	r2, #12
     e58:	fb02 5204 	mla	r2, r2, r4, r5
     e5c:	ca07      	ldmia	r2, {r0, r1, r2}
     e5e:	ab01      	add	r3, sp, #4
     e60:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
     e64:	4a0e      	ldr	r2, [pc, #56]	; (ea0 <pm_system_resume+0x84>)
     e66:	b17a      	cbz	r2, e88 <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
     e68:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     e6c:	f002 feea 	bl	3c44 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
     e70:	2000      	movs	r0, #0
     e72:	f7ff ff89 	bl	d88 <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
     e76:	230c      	movs	r3, #12
     e78:	435c      	muls	r4, r3
     e7a:	192a      	adds	r2, r5, r4
     e7c:	2300      	movs	r3, #0
     e7e:	512b      	str	r3, [r5, r4]
     e80:	e9c2 3301 	strd	r3, r3, [r2, #4]
			0, 0};
	}
}
     e84:	b005      	add	sp, #20
     e86:	bd30      	pop	{r4, r5, pc}
     e88:	f382 8811 	msr	BASEPRI, r2
     e8c:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
     e90:	e7ee      	b.n	e70 <pm_system_resume+0x54>
     e92:	bf00      	nop
     e94:	20000344 	.word	0x20000344
     e98:	200001e0 	.word	0x200001e0
     e9c:	200001e4 	.word	0x200001e4
     ea0:	00003c45 	.word	0x00003c45

00000ea4 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
     ea4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
     ea8:	4b37      	ldr	r3, [pc, #220]	; (f88 <pm_system_suspend+0xe4>)
     eaa:	4c38      	ldr	r4, [pc, #224]	; (f8c <pm_system_suspend+0xe8>)
     eac:	7d1d      	ldrb	r5, [r3, #20]
{
     eae:	b088      	sub	sp, #32
     eb0:	4680      	mov	r8, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
     eb2:	4628      	mov	r0, r5
     eb4:	f7ff ff96 	bl	de4 <atomic_test_and_set_bit.constprop.0>
     eb8:	b960      	cbnz	r0, ed4 <pm_system_suspend+0x30>
		z_power_states[id] = pm_policy_next_state(id, ticks);
     eba:	466f      	mov	r7, sp
     ebc:	4642      	mov	r2, r8
     ebe:	4629      	mov	r1, r5
     ec0:	4638      	mov	r0, r7
     ec2:	f002 fe65 	bl	3b90 <pm_policy_next_state>
     ec6:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
     eca:	260c      	movs	r6, #12
     ecc:	fb06 4605 	mla	r6, r6, r5, r4
     ed0:	e886 0007 	stmia.w	r6, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
     ed4:	230c      	movs	r3, #12
     ed6:	436b      	muls	r3, r5
     ed8:	18e2      	adds	r2, r4, r3
     eda:	5ce0      	ldrb	r0, [r4, r3]
     edc:	096e      	lsrs	r6, r5, #5
     ede:	f005 071f 	and.w	r7, r5, #31
     ee2:	2800      	cmp	r0, #0
     ee4:	d03b      	beq.n	f5e <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
     ee6:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
     eea:	d010      	beq.n	f0e <pm_system_suspend+0x6a>
		} else {
			return t * ((uint64_t)to_hz / from_hz);
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
     eec:	f8d2 e008 	ldr.w	lr, [r2, #8]
     ef0:	4827      	ldr	r0, [pc, #156]	; (f90 <pm_system_suspend+0xec>)
     ef2:	4a28      	ldr	r2, [pc, #160]	; (f94 <pm_system_suspend+0xf0>)
     ef4:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
     ef8:	2100      	movs	r1, #0
     efa:	2300      	movs	r3, #0
     efc:	fbee 010c 	umlal	r0, r1, lr, ip
     f00:	f7ff f8fe 	bl	100 <__aeabi_uldivmod>

		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
     f04:	2101      	movs	r1, #1
     f06:	eba8 0000 	sub.w	r0, r8, r0
     f0a:	f003 f9c8 	bl	429e <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
     f0e:	f002 f8f7 	bl	3100 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
     f12:	2001      	movs	r0, #1
     f14:	f7ff ff38 	bl	d88 <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
     f18:	f3bf 8f5b 	dmb	ish
     f1c:	4b1e      	ldr	r3, [pc, #120]	; (f98 <pm_system_suspend+0xf4>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
     f1e:	2201      	movs	r2, #1
     f20:	40ba      	lsls	r2, r7
     f22:	eb03 0386 	add.w	r3, r3, r6, lsl #2
     f26:	e853 1f00 	ldrex	r1, [r3]
     f2a:	4311      	orrs	r1, r2
     f2c:	e843 1000 	strex	r0, r1, [r3]
     f30:	2800      	cmp	r0, #0
     f32:	d1f8      	bne.n	f26 <pm_system_suspend+0x82>
     f34:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
     f38:	230c      	movs	r3, #12
     f3a:	fb03 4405 	mla	r4, r3, r5, r4
     f3e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
     f42:	ab05      	add	r3, sp, #20
     f44:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
     f48:	4a14      	ldr	r2, [pc, #80]	; (f9c <pm_system_suspend+0xf8>)
     f4a:	b11a      	cbz	r2, f54 <pm_system_suspend+0xb0>
		pm_power_state_set(info);
     f4c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
     f50:	f002 fe65 	bl	3c1e <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
     f54:	f7ff ff62 	bl	e1c <pm_system_resume>
	k_sched_unlock();
     f58:	f002 fa58 	bl	340c <k_sched_unlock>
	bool ret = true;
     f5c:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
     f5e:	4a10      	ldr	r2, [pc, #64]	; (fa0 <pm_system_suspend+0xfc>)
     f60:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
     f64:	2301      	movs	r3, #1
     f66:	40bb      	lsls	r3, r7
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
     f68:	43db      	mvns	r3, r3
     f6a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
     f6e:	e856 2f00 	ldrex	r2, [r6]
     f72:	401a      	ands	r2, r3
     f74:	e846 2100 	strex	r1, r2, [r6]
     f78:	2900      	cmp	r1, #0
     f7a:	d1f8      	bne.n	f6e <pm_system_suspend+0xca>
     f7c:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
     f80:	b008      	add	sp, #32
     f82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
     f86:	bf00      	nop
     f88:	20000344 	.word	0x20000344
     f8c:	200001e4 	.word	0x200001e4
     f90:	000f423f 	.word	0x000f423f
     f94:	000f4240 	.word	0x000f4240
     f98:	200001e0 	.word	0x200001e0
     f9c:	00003c1f 	.word	0x00003c1f
     fa0:	200001f0 	.word	0x200001f0

00000fa4 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
     fa4:	4901      	ldr	r1, [pc, #4]	; (fac <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
     fa6:	2210      	movs	r2, #16
	str	r2, [r1]
     fa8:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
     faa:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
     fac:	e000ed10 	.word	0xe000ed10

00000fb0 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
     fb0:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
     fb2:	4040      	eors	r0, r0
	msr	BASEPRI, r0
     fb4:	f380 8811 	msr	BASEPRI, r0
	isb
     fb8:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
     fbc:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
     fc0:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
     fc2:	b662      	cpsie	i
	isb
     fc4:	f3bf 8f6f 	isb	sy

	bx	lr
     fc8:	4770      	bx	lr
     fca:	bf00      	nop

00000fcc <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
     fcc:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
     fce:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
     fd0:	f381 8811 	msr	BASEPRI, r1

	wfe
     fd4:	bf20      	wfe

	msr	BASEPRI, r0
     fd6:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
     fda:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
     fdc:	4770      	bx	lr
     fde:	bf00      	nop

00000fe0 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
     fe0:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
     fe2:	2b00      	cmp	r3, #0
     fe4:	db08      	blt.n	ff8 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
     fe6:	2201      	movs	r2, #1
     fe8:	f000 001f 	and.w	r0, r0, #31
     fec:	fa02 f000 	lsl.w	r0, r2, r0
     ff0:	095b      	lsrs	r3, r3, #5
     ff2:	4a02      	ldr	r2, [pc, #8]	; (ffc <arch_irq_enable+0x1c>)
     ff4:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
     ff8:	4770      	bx	lr
     ffa:	bf00      	nop
     ffc:	e000e100 	.word	0xe000e100

00001000 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    1000:	4b05      	ldr	r3, [pc, #20]	; (1018 <arch_irq_is_enabled+0x18>)
    1002:	0942      	lsrs	r2, r0, #5
    1004:	f000 001f 	and.w	r0, r0, #31
    1008:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    100c:	2301      	movs	r3, #1
    100e:	fa03 f000 	lsl.w	r0, r3, r0
}
    1012:	4010      	ands	r0, r2
    1014:	4770      	bx	lr
    1016:	bf00      	nop
    1018:	e000e100 	.word	0xe000e100

0000101c <z_arm_irq_priority_set>:
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    101c:	b243      	sxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    101e:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1020:	bfa8      	it	ge
    1022:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
		prio += _IRQ_PRIO_OFFSET;
    1026:	f101 0101 	add.w	r1, r1, #1
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    102a:	bfb8      	it	lt
    102c:	4b06      	ldrlt	r3, [pc, #24]	; (1048 <z_arm_irq_priority_set+0x2c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    102e:	ea4f 1141 	mov.w	r1, r1, lsl #5
    1032:	bfac      	ite	ge
    1034:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1038:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    103c:	b2c9      	uxtb	r1, r1
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    103e:	bfb4      	ite	lt
    1040:	5419      	strblt	r1, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    1042:	f883 1300 	strbge.w	r1, [r3, #768]	; 0x300
}
    1046:	4770      	bx	lr
    1048:	e000ed14 	.word	0xe000ed14

0000104c <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    104c:	bf30      	wfi
    b z_SysNmiOnReset
    104e:	f7ff bffd 	b.w	104c <z_SysNmiOnReset>
    1052:	bf00      	nop

00001054 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1054:	4a0f      	ldr	r2, [pc, #60]	; (1094 <z_arm_prep_c+0x40>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    1056:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    1058:	4b0f      	ldr	r3, [pc, #60]	; (1098 <z_arm_prep_c+0x44>)
    105a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    105e:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    1060:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1064:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    1068:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    106c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    1070:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 */
__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    1074:	f3ef 8314 	mrs	r3, CONTROL
	__set_CONTROL(__get_CONTROL() & (~(CONTROL_FPCA_Msk)));
    1078:	f023 0304 	bic.w	r3, r3, #4
  \details Writes the given value to the Control Register.
  \param [in]    control  Control Register value to set
 */
__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
    107c:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
    1080:	f3bf 8f6f 	isb	sy
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    1084:	f001 fe7c 	bl	2d80 <z_bss_zero>
	z_data_copy();
    1088:	f002 fae2 	bl	3650 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    108c:	f000 f9ca 	bl	1424 <z_arm_interrupt_init>
	z_cstart();
    1090:	f001 fe80 	bl	2d94 <z_cstart>
    1094:	00000000 	.word	0x00000000
    1098:	e000ed00 	.word	0xe000ed00

0000109c <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    109c:	4a09      	ldr	r2, [pc, #36]	; (10c4 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    109e:	490a      	ldr	r1, [pc, #40]	; (10c8 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    10a0:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    10a2:	6809      	ldr	r1, [r1, #0]
    10a4:	6799      	str	r1, [r3, #120]	; 0x78

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    10a6:	4909      	ldr	r1, [pc, #36]	; (10cc <arch_swap+0x30>)
	_current->arch.basepri = key;
    10a8:	6758      	str	r0, [r3, #116]	; 0x74
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    10aa:	684b      	ldr	r3, [r1, #4]
    10ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    10b0:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    10b2:	2300      	movs	r3, #0
    10b4:	f383 8811 	msr	BASEPRI, r3
    10b8:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    10bc:	6893      	ldr	r3, [r2, #8]
}
    10be:	6f98      	ldr	r0, [r3, #120]	; 0x78
    10c0:	4770      	bx	lr
    10c2:	bf00      	nop
    10c4:	20000344 	.word	0x20000344
    10c8:	0000465c 	.word	0x0000465c
    10cc:	e000ed00 	.word	0xe000ed00

000010d0 <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    10d0:	4912      	ldr	r1, [pc, #72]	; (111c <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    10d2:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    10d4:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    10d8:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    10da:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    10de:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    10e2:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    10e4:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    10e8:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    10ec:	4f0c      	ldr	r7, [pc, #48]	; (1120 <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    10ee:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    10f2:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    10f4:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    10f6:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    10f8:	6f50      	ldr	r0, [r2, #116]	; 0x74
    movs r3, #0
    10fa:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    10fc:	6753      	str	r3, [r2, #116]	; 0x74
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    10fe:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    1102:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    1104:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    1106:	f000 f9cf 	bl	14a8 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    110a:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    110e:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    1112:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    1116:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    111a:	4770      	bx	lr
    ldr r1, =_kernel
    111c:	20000344 	.word	0x20000344
    ldr v4, =_SCS_ICSR
    1120:	e000ed04 	.word	0xe000ed04

00001124 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    1124:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    1128:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    112a:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    112e:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    1132:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    1134:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    1138:	2902      	cmp	r1, #2
    beq _oops
    113a:	d0ff      	beq.n	113c <_oops>

0000113c <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    113c:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    113e:	f002 fd2e 	bl	3b9e <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    1142:	bd01      	pop	{r0, pc}

00001144 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    1144:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    1148:	9b00      	ldr	r3, [sp, #0]
    114a:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    114e:	490a      	ldr	r1, [pc, #40]	; (1178 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    1150:	9b01      	ldr	r3, [sp, #4]
    1152:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    1156:	9b02      	ldr	r3, [sp, #8]
    1158:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    115c:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    1160:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    1164:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    1168:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    116c:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    116e:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    1170:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    1172:	6743      	str	r3, [r0, #116]	; 0x74
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    1174:	4770      	bx	lr
    1176:	bf00      	nop
    1178:	00003ac3 	.word	0x00003ac3

0000117c <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    117c:	4a09      	ldr	r2, [pc, #36]	; (11a4 <z_check_thread_stack_fail+0x28>)
{
    117e:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    1180:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    1182:	b170      	cbz	r0, 11a2 <z_check_thread_stack_fail+0x26>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    1184:	f113 0f16 	cmn.w	r3, #22
    1188:	6e40      	ldr	r0, [r0, #100]	; 0x64
    118a:	d005      	beq.n	1198 <z_check_thread_stack_fail+0x1c>
    118c:	f1a0 0220 	sub.w	r2, r0, #32
    1190:	429a      	cmp	r2, r3
    1192:	d805      	bhi.n	11a0 <z_check_thread_stack_fail+0x24>
    1194:	4283      	cmp	r3, r0
    1196:	d203      	bcs.n	11a0 <z_check_thread_stack_fail+0x24>
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    1198:	4281      	cmp	r1, r0
    119a:	bf28      	it	cs
    119c:	2000      	movcs	r0, #0
    119e:	4770      	bx	lr
    11a0:	2000      	movs	r0, #0
}
    11a2:	4770      	bx	lr
    11a4:	20000344 	.word	0x20000344

000011a8 <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    11a8:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    11aa:	4b09      	ldr	r3, [pc, #36]	; (11d0 <arch_switch_to_main_thread+0x28>)
    11ac:	6098      	str	r0, [r3, #8]
{
    11ae:	460d      	mov	r5, r1
    11b0:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    11b2:	f000 f979 	bl	14a8 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    11b6:	4620      	mov	r0, r4
    11b8:	f385 8809 	msr	PSP, r5
    11bc:	2100      	movs	r1, #0
    11be:	b663      	cpsie	if
    11c0:	f381 8811 	msr	BASEPRI, r1
    11c4:	f3bf 8f6f 	isb	sy
    11c8:	2200      	movs	r2, #0
    11ca:	2300      	movs	r3, #0
    11cc:	f002 fc79 	bl	3ac2 <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    11d0:	20000344 	.word	0x20000344

000011d4 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    11d4:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    11d6:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    11d8:	4a0b      	ldr	r2, [pc, #44]	; (1208 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    11da:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    11dc:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    11de:	bf1e      	ittt	ne
	movne	r1, #0
    11e0:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    11e2:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    11e4:	f002 ff8c 	blne	4100 <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    11e8:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    11ea:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    11ee:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    11f2:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    11f6:	4905      	ldr	r1, [pc, #20]	; (120c <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    11f8:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    11fa:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    11fc:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    11fe:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    1202:	4903      	ldr	r1, [pc, #12]	; (1210 <_isr_wrapper+0x3c>)
	bx r1
    1204:	4708      	bx	r1
    1206:	0000      	.short	0x0000
	ldr r2, =_kernel
    1208:	20000344 	.word	0x20000344
	ldr r1, =_sw_isr_table
    120c:	000043b0 	.word	0x000043b0
	ldr r1, =z_arm_int_exit
    1210:	00001215 	.word	0x00001215

00001214 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    1214:	4b04      	ldr	r3, [pc, #16]	; (1228 <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    1216:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    1218:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    121a:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    121c:	d003      	beq.n	1226 <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    121e:	4903      	ldr	r1, [pc, #12]	; (122c <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    1220:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    1224:	600a      	str	r2, [r1, #0]

00001226 <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    1226:	4770      	bx	lr
	ldr r3, =_kernel
    1228:	20000344 	.word	0x20000344
	ldr r1, =_SCS_ICSR
    122c:	e000ed04 	.word	0xe000ed04

00001230 <mem_manage_fault>:
 *
 * @return error code to identify the fatal error reason
 */
static uint32_t mem_manage_fault(z_arch_esf_t *esf, int from_hard_fault,
			      bool *recoverable)
{
    1230:	b538      	push	{r3, r4, r5, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1232:	4b19      	ldr	r3, [pc, #100]	; (1298 <mem_manage_fault+0x68>)
{
    1234:	4614      	mov	r4, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    1236:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    1238:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    123a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    123c:	4605      	mov	r5, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    123e:	0790      	lsls	r0, r2, #30
    1240:	d519      	bpl.n	1276 <mem_manage_fault+0x46>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    1242:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    1244:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    1246:	0612      	lsls	r2, r2, #24
    1248:	d515      	bpl.n	1276 <mem_manage_fault+0x46>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    124a:	b119      	cbz	r1, 1254 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    124c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    124e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1252:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    1254:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    1256:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1258:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    125a:	06d1      	lsls	r1, r2, #27
    125c:	d40e      	bmi.n	127c <mem_manage_fault+0x4c>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    125e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    1260:	079a      	lsls	r2, r3, #30
    1262:	d40b      	bmi.n	127c <mem_manage_fault+0x4c>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    1264:	2000      	movs	r0, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    1266:	4a0c      	ldr	r2, [pc, #48]	; (1298 <mem_manage_fault+0x68>)
    1268:	6a93      	ldr	r3, [r2, #40]	; 0x28
    126a:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    126e:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    1270:	2300      	movs	r3, #0
    1272:	7023      	strb	r3, [r4, #0]

	return reason;
}
    1274:	bd38      	pop	{r3, r4, r5, pc}
	uint32_t mmfar = -EINVAL;
    1276:	f06f 0015 	mvn.w	r0, #21
    127a:	e7eb      	b.n	1254 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    127c:	4b06      	ldr	r3, [pc, #24]	; (1298 <mem_manage_fault+0x68>)
    127e:	685b      	ldr	r3, [r3, #4]
    1280:	051b      	lsls	r3, r3, #20
    1282:	d5ef      	bpl.n	1264 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    1284:	4629      	mov	r1, r5
    1286:	f7ff ff79 	bl	117c <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    128a:	2800      	cmp	r0, #0
    128c:	d0ea      	beq.n	1264 <mem_manage_fault+0x34>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    128e:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    1292:	2002      	movs	r0, #2
    1294:	e7e7      	b.n	1266 <mem_manage_fault+0x36>
    1296:	bf00      	nop
    1298:	e000ed00 	.word	0xe000ed00

0000129c <bus_fault.constprop.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    129c:	4b0d      	ldr	r3, [pc, #52]	; (12d4 <bus_fault.constprop.0+0x38>)
    129e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    12a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    12a2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    12a4:	0592      	lsls	r2, r2, #22
    12a6:	d508      	bpl.n	12ba <bus_fault.constprop.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    12a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    12aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    12ac:	0412      	lsls	r2, r2, #16
    12ae:	d504      	bpl.n	12ba <bus_fault.constprop.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    12b0:	b118      	cbz	r0, 12ba <bus_fault.constprop.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    12b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    12b4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    12b8:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    12ba:	4b06      	ldr	r3, [pc, #24]	; (12d4 <bus_fault.constprop.0+0x38>)
    12bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    12be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    12c0:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    12c2:	bf58      	it	pl
    12c4:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    12c6:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    12c8:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    12ca:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    12ce:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    12d0:	7008      	strb	r0, [r1, #0]

	return reason;
}
    12d2:	4770      	bx	lr
    12d4:	e000ed00 	.word	0xe000ed00

000012d8 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    12d8:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    12da:	4b48      	ldr	r3, [pc, #288]	; (13fc <z_arm_fault+0x124>)
    12dc:	685b      	ldr	r3, [r3, #4]
{
    12de:	b08a      	sub	sp, #40	; 0x28
    12e0:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    12e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
    12e6:	2600      	movs	r6, #0
    12e8:	f386 8811 	msr	BASEPRI, r6
    12ec:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    12f0:	f002 417f 	and.w	r1, r2, #4278190080	; 0xff000000
    12f4:	f1b1 4f7f 	cmp.w	r1, #4278190080	; 0xff000000
    12f8:	d111      	bne.n	131e <z_arm_fault+0x46>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    12fa:	f002 010c 	and.w	r1, r2, #12
    12fe:	2908      	cmp	r1, #8
    1300:	d00d      	beq.n	131e <z_arm_fault+0x46>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    1302:	0711      	lsls	r1, r2, #28
    1304:	d401      	bmi.n	130a <z_arm_fault+0x32>
			ptr_esf = (z_arch_esf_t *)msp;
    1306:	4605      	mov	r5, r0
			*nested_exc = true;
    1308:	2601      	movs	r6, #1
	*recoverable = false;
    130a:	2200      	movs	r2, #0
	switch (fault) {
    130c:	3b03      	subs	r3, #3
	*recoverable = false;
    130e:	f88d 2007 	strb.w	r2, [sp, #7]
	switch (fault) {
    1312:	2b03      	cmp	r3, #3
    1314:	d86b      	bhi.n	13ee <z_arm_fault+0x116>
    1316:	e8df f003 	tbb	[pc, r3]
    131a:	5504      	.short	0x5504
    131c:	5d59      	.short	0x5d59
		return NULL;
    131e:	4635      	mov	r5, r6
    1320:	e7f3      	b.n	130a <z_arm_fault+0x32>
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    1322:	4b36      	ldr	r3, [pc, #216]	; (13fc <z_arm_fault+0x124>)
    1324:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    1326:	f014 0402 	ands.w	r4, r4, #2
    132a:	d160      	bne.n	13ee <z_arm_fault+0x116>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    132c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    132e:	2a00      	cmp	r2, #0
    1330:	db15      	blt.n	135e <z_arm_fault+0x86>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    1332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    1334:	0052      	lsls	r2, r2, #1
    1336:	d512      	bpl.n	135e <z_arm_fault+0x86>
	uint16_t fault_insn = *(ret_addr - 1);
    1338:	69aa      	ldr	r2, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    133a:	f832 1c02 	ldrh.w	r1, [r2, #-2]
    133e:	f64d 7202 	movw	r2, #57090	; 0xdf02
    1342:	4291      	cmp	r1, r2
    1344:	d00a      	beq.n	135c <z_arm_fault+0x84>
		} else if (SCB_MMFSR != 0) {
    1346:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    134a:	b30a      	cbz	r2, 1390 <z_arm_fault+0xb8>
			reason = mem_manage_fault(esf, 1, recoverable);
    134c:	f10d 0207 	add.w	r2, sp, #7
    1350:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    1352:	4628      	mov	r0, r5
    1354:	f7ff ff6c 	bl	1230 <mem_manage_fault>
		reason = bus_fault(esf, 0, recoverable);
    1358:	4604      	mov	r4, r0
		break;
    135a:	e000      	b.n	135e <z_arm_fault+0x86>
			reason = esf->basic.r0;
    135c:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    135e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1362:	b99b      	cbnz	r3, 138c <z_arm_fault+0xb4>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    1364:	2220      	movs	r2, #32
    1366:	4629      	mov	r1, r5
    1368:	a802      	add	r0, sp, #8
    136a:	f002 fc41 	bl	3bf0 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    136e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1370:	2e00      	cmp	r6, #0
    1372:	d03e      	beq.n	13f2 <z_arm_fault+0x11a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    1374:	f3c3 0208 	ubfx	r2, r3, #0, #9
    1378:	b922      	cbnz	r2, 1384 <z_arm_fault+0xac>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    137a:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    137e:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    1382:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    1384:	a902      	add	r1, sp, #8
    1386:	4620      	mov	r0, r4
    1388:	f002 fc07 	bl	3b9a <z_arm_fatal_error>
}
    138c:	b00a      	add	sp, #40	; 0x28
    138e:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    1390:	f893 2029 	ldrb.w	r2, [r3, #41]	; 0x29
    1394:	b12a      	cbz	r2, 13a2 <z_arm_fault+0xca>
			reason = bus_fault(esf, 1, recoverable);
    1396:	f10d 0107 	add.w	r1, sp, #7
    139a:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    139c:	f7ff ff7e 	bl	129c <bus_fault.constprop.0>
    13a0:	e7da      	b.n	1358 <z_arm_fault+0x80>
		} else if (SCB_UFSR != 0) {
    13a2:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
    13a4:	b292      	uxth	r2, r2
    13a6:	2a00      	cmp	r2, #0
    13a8:	d0d9      	beq.n	135e <z_arm_fault+0x86>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    13aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    13ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    13ae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    13b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    13b2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    13b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    13b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    13b8:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    13bc:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    13c0:	629a      	str	r2, [r3, #40]	; 0x28
	return reason;
    13c2:	e7cc      	b.n	135e <z_arm_fault+0x86>
		reason = mem_manage_fault(esf, 0, recoverable);
    13c4:	f10d 0207 	add.w	r2, sp, #7
    13c8:	2100      	movs	r1, #0
    13ca:	e7c2      	b.n	1352 <z_arm_fault+0x7a>
		reason = bus_fault(esf, 0, recoverable);
    13cc:	f10d 0107 	add.w	r1, sp, #7
    13d0:	2000      	movs	r0, #0
    13d2:	e7e3      	b.n	139c <z_arm_fault+0xc4>
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    13d4:	4b09      	ldr	r3, [pc, #36]	; (13fc <z_arm_fault+0x124>)
    13d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    13d8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    13da:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    13dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    13de:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    13e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    13e2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    13e4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    13e8:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    13ec:	629a      	str	r2, [r3, #40]	; 0x28
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    13ee:	2400      	movs	r4, #0
    13f0:	e7b5      	b.n	135e <z_arm_fault+0x86>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    13f2:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    13f6:	f023 0301 	bic.w	r3, r3, #1
    13fa:	e7c2      	b.n	1382 <z_arm_fault+0xaa>
    13fc:	e000ed00 	.word	0xe000ed00

00001400 <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    1400:	4a02      	ldr	r2, [pc, #8]	; (140c <z_arm_fault_init+0xc>)
    1402:	6953      	ldr	r3, [r2, #20]
    1404:	f043 0310 	orr.w	r3, r3, #16
    1408:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    140a:	4770      	bx	lr
    140c:	e000ed00 	.word	0xe000ed00

00001410 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    1410:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    1414:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    1418:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    141a:	4672      	mov	r2, lr
	bl z_arm_fault
    141c:	f7ff ff5c 	bl	12d8 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    1420:	bd01      	pop	{r0, pc}
    1422:	bf00      	nop

00001424 <z_arm_interrupt_init>:
    1424:	4804      	ldr	r0, [pc, #16]	; (1438 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    1426:	2300      	movs	r3, #0
    1428:	2120      	movs	r1, #32
    142a:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    142c:	3301      	adds	r3, #1
    142e:	2b30      	cmp	r3, #48	; 0x30
    1430:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    1434:	d1f9      	bne.n	142a <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    1436:	4770      	bx	lr
    1438:	e000e100 	.word	0xe000e100

0000143c <__start>:
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    143c:	f002 ff52 	bl	42e4 <z_arm_platform_init>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    1440:	2020      	movs	r0, #32
    msr BASEPRI, r0
    1442:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    1446:	4808      	ldr	r0, [pc, #32]	; (1468 <__start+0x2c>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    1448:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    144c:	1840      	adds	r0, r0, r1
    msr PSP, r0
    144e:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    1452:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    1456:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    1458:	4308      	orrs	r0, r1
    msr CONTROL, r0
    145a:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    145e:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    1462:	f7ff fdf7 	bl	1054 <z_arm_prep_c>
    1466:	0000      	.short	0x0000
    ldr r0, =z_interrupt_stacks
    1468:	20000d20 	.word	0x20000d20

0000146c <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    146c:	4b06      	ldr	r3, [pc, #24]	; (1488 <z_impl_k_thread_abort+0x1c>)
    146e:	689b      	ldr	r3, [r3, #8]
    1470:	4283      	cmp	r3, r0
    1472:	d107      	bne.n	1484 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    1474:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    1478:	b123      	cbz	r3, 1484 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    147a:	4a04      	ldr	r2, [pc, #16]	; (148c <z_impl_k_thread_abort+0x20>)
    147c:	6853      	ldr	r3, [r2, #4]
    147e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    1482:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    1484:	f002 b892 	b.w	35ac <z_thread_abort>
    1488:	20000344 	.word	0x20000344
    148c:	e000ed00 	.word	0xe000ed00

00001490 <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    1490:	4b02      	ldr	r3, [pc, #8]	; (149c <z_arm_configure_static_mpu_regions+0xc>)
    1492:	4a03      	ldr	r2, [pc, #12]	; (14a0 <z_arm_configure_static_mpu_regions+0x10>)
    1494:	4803      	ldr	r0, [pc, #12]	; (14a4 <z_arm_configure_static_mpu_regions+0x14>)
    1496:	2101      	movs	r1, #1
    1498:	f000 b86e 	b.w	1578 <arm_core_mpu_configure_static_mpu_regions>
    149c:	20040000 	.word	0x20040000
    14a0:	20000000 	.word	0x20000000
    14a4:	00004558 	.word	0x00004558

000014a8 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    14a8:	6e42      	ldr	r2, [r0, #100]	; 0x64
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    14aa:	4b05      	ldr	r3, [pc, #20]	; (14c0 <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    14ac:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    14ae:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    14b0:	4a04      	ldr	r2, [pc, #16]	; (14c4 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    14b2:	2120      	movs	r1, #32
    14b4:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    14b8:	4618      	mov	r0, r3
    14ba:	2101      	movs	r1, #1
    14bc:	f000 b866 	b.w	158c <arm_core_mpu_configure_dynamic_mpu_regions>
    14c0:	200001f4 	.word	0x200001f4
    14c4:	150b0000 	.word	0x150b0000

000014c8 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    14c8:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    14ca:	4f1f      	ldr	r7, [pc, #124]	; (1548 <mpu_configure_regions+0x80>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    14cc:	2600      	movs	r6, #0
    14ce:	428e      	cmp	r6, r1
    14d0:	db01      	blt.n	14d6 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    14d2:	4610      	mov	r0, r2
    14d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    14d6:	6844      	ldr	r4, [r0, #4]
    14d8:	b39c      	cbz	r4, 1542 <mpu_configure_regions+0x7a>
		if (do_sanity_check &&
    14da:	b153      	cbz	r3, 14f2 <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    14dc:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    14e0:	ea14 0f0c 	tst.w	r4, ip
    14e4:	d118      	bne.n	1518 <mpu_configure_regions+0x50>
		&&
    14e6:	2c1f      	cmp	r4, #31
    14e8:	d916      	bls.n	1518 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    14ea:	6805      	ldr	r5, [r0, #0]
		&&
    14ec:	ea1c 0f05 	tst.w	ip, r5
    14f0:	d112      	bne.n	1518 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    14f2:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    14f4:	6805      	ldr	r5, [r0, #0]
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    14f6:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    14fa:	b2d2      	uxtb	r2, r2
	if (size <= 32U) {
    14fc:	d90f      	bls.n	151e <mpu_configure_regions+0x56>
	if (size > (1UL << 31)) {
    14fe:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    1502:	d80e      	bhi.n	1522 <mpu_configure_regions+0x5a>
	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    1504:	3c01      	subs	r4, #1
    1506:	fab4 f484 	clz	r4, r4
    150a:	f1c4 041f 	rsb	r4, r4, #31
    150e:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    1510:	2a07      	cmp	r2, #7
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    1512:	ea4c 0404 	orr.w	r4, ip, r4
    1516:	d906      	bls.n	1526 <mpu_configure_regions+0x5e>
			return -EINVAL;
    1518:	f06f 0215 	mvn.w	r2, #21
    151c:	e7d9      	b.n	14d2 <mpu_configure_regions+0xa>
		return REGION_32B;
    151e:	2408      	movs	r4, #8
    1520:	e7f6      	b.n	1510 <mpu_configure_regions+0x48>
		return REGION_4G;
    1522:	243e      	movs	r4, #62	; 0x3e
    1524:	e7f4      	b.n	1510 <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1526:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    152a:	4315      	orrs	r5, r2
    152c:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    1530:	f044 0401 	orr.w	r4, r4, #1
    1534:	f8c7 2098 	str.w	r2, [r7, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    1538:	f8c7 509c 	str.w	r5, [r7, #156]	; 0x9c
		reg_index++;
    153c:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    153e:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
	for (i = 0; i < regions_num; i++) {
    1542:	3601      	adds	r6, #1
    1544:	300c      	adds	r0, #12
    1546:	e7c2      	b.n	14ce <mpu_configure_regions+0x6>
    1548:	e000ed00 	.word	0xe000ed00

0000154c <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    154c:	4b04      	ldr	r3, [pc, #16]	; (1560 <arm_core_mpu_enable+0x14>)
    154e:	2205      	movs	r2, #5
    1550:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  __ASM volatile ("dsb 0xF":::"memory");
    1554:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    1558:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    155c:	4770      	bx	lr
    155e:	bf00      	nop
    1560:	e000ed00 	.word	0xe000ed00

00001564 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    1564:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    1568:	4b02      	ldr	r3, [pc, #8]	; (1574 <arm_core_mpu_disable+0x10>)
    156a:	2200      	movs	r2, #0
    156c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    1570:	4770      	bx	lr
    1572:	bf00      	nop
    1574:	e000ed00 	.word	0xe000ed00

00001578 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    1578:	b510      	push	{r4, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    157a:	4c03      	ldr	r4, [pc, #12]	; (1588 <arm_core_mpu_configure_static_mpu_regions+0x10>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    157c:	2301      	movs	r3, #1
    157e:	7822      	ldrb	r2, [r4, #0]
    1580:	f7ff ffa2 	bl	14c8 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    1584:	7020      	strb	r0, [r4, #0]
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
			regions_num);
	}
}
    1586:	bd10      	pop	{r4, pc}
    1588:	2000037c 	.word	0x2000037c

0000158c <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    158c:	b508      	push	{r3, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    158e:	4a09      	ldr	r2, [pc, #36]	; (15b4 <arm_core_mpu_configure_dynamic_mpu_regions+0x28>)
    1590:	2300      	movs	r3, #0
    1592:	7812      	ldrb	r2, [r2, #0]
    1594:	f7ff ff98 	bl	14c8 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    1598:	f110 0f16 	cmn.w	r0, #22
    159c:	d002      	beq.n	15a4 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
/** Clear and disable the given MPU region.
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
    159e:	4a06      	ldr	r2, [pc, #24]	; (15b8 <arm_core_mpu_configure_dynamic_mpu_regions+0x2c>)

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    15a0:	2807      	cmp	r0, #7
    15a2:	dd00      	ble.n	15a6 <arm_core_mpu_configure_dynamic_mpu_regions+0x1a>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    15a4:	bd08      	pop	{r3, pc}
    15a6:	f8c2 0098 	str.w	r0, [r2, #152]	; 0x98
  MPU->RASR = 0U;
    15aa:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
    15ae:	3001      	adds	r0, #1
    15b0:	e7f6      	b.n	15a0 <arm_core_mpu_configure_dynamic_mpu_regions+0x14>
    15b2:	bf00      	nop
    15b4:	2000037c 	.word	0x2000037c
    15b8:	e000ed00 	.word	0xe000ed00

000015bc <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    15bc:	4914      	ldr	r1, [pc, #80]	; (1610 <z_arm_mpu_init+0x54>)
    15be:	6808      	ldr	r0, [r1, #0]
    15c0:	2808      	cmp	r0, #8
{
    15c2:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    15c4:	d821      	bhi.n	160a <z_arm_mpu_init+0x4e>
		return -1;
	}

	LOG_DBG("total region count: %d", get_num_regions());

	arm_core_mpu_disable();
    15c6:	f7ff ffcd 	bl	1564 <arm_core_mpu_disable>
    15ca:	4c12      	ldr	r4, [pc, #72]	; (1614 <z_arm_mpu_init+0x58>)
    15cc:	6849      	ldr	r1, [r1, #4]

	/* Architecture-specific configuration */
	mpu_init();

	/* Program fixed regions configured at SOC definition. */
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    15ce:	2200      	movs	r2, #0
    15d0:	4290      	cmp	r0, r2
    15d2:	f101 010c 	add.w	r1, r1, #12
    15d6:	d105      	bne.n	15e4 <z_arm_mpu_init+0x28>
		region_init(r_index, &mpu_config.mpu_regions[r_index]);
	}

	/* Update the number of programmed MPU regions. */
	static_regions_num = mpu_config.num_regions;
    15d8:	4b0f      	ldr	r3, [pc, #60]	; (1618 <z_arm_mpu_init+0x5c>)
    15da:	7018      	strb	r0, [r3, #0]


	arm_core_mpu_enable();
    15dc:	f7ff ffb6 	bl	154c <arm_core_mpu_enable>
		(MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos ==
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
    15e0:	2000      	movs	r0, #0
}
    15e2:	bd10      	pop	{r4, pc}
    15e4:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    15e8:	f851 3c0c 	ldr.w	r3, [r1, #-12]
    15ec:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    15f0:	4313      	orrs	r3, r2
    15f2:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    15f6:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    15fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
    15fe:	f043 0301 	orr.w	r3, r3, #1
    1602:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    1606:	3201      	adds	r2, #1
    1608:	e7e2      	b.n	15d0 <z_arm_mpu_init+0x14>
		return -1;
    160a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    160e:	e7e8      	b.n	15e2 <z_arm_mpu_init+0x26>
    1610:	00004564 	.word	0x00004564
    1614:	e000ed00 	.word	0xe000ed00
    1618:	2000037c 	.word	0x2000037c

0000161c <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    161c:	4b01      	ldr	r3, [pc, #4]	; (1624 <__stdout_hook_install+0x8>)
    161e:	6018      	str	r0, [r3, #0]
}
    1620:	4770      	bx	lr
    1622:	bf00      	nop
    1624:	20000004 	.word	0x20000004

00001628 <nordicsemi_nrf52_init>:
	nrf_power_gpregret_set(NRF_POWER, (uint8_t)type);
	NVIC_SystemReset();
}

static int nordicsemi_nrf52_init(const struct device *arg)
{
    1628:	b510      	push	{r4, lr}
	__asm__ volatile(
    162a:	f04f 0320 	mov.w	r3, #32
    162e:	f3ef 8011 	mrs	r0, BASEPRI
    1632:	f383 8812 	msr	BASEPRI_MAX, r3
    1636:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    163a:	4a11      	ldr	r2, [pc, #68]	; (1680 <nordicsemi_nrf52_init+0x58>)
    163c:	2301      	movs	r3, #1
    163e:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    1642:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    1646:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    164a:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    164e:	f8d1 4130 	ldr.w	r4, [r1, #304]	; 0x130
    1652:	2c08      	cmp	r4, #8
    1654:	d108      	bne.n	1668 <nordicsemi_nrf52_init+0x40>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    1656:	f8d1 1134 	ldr.w	r1, [r1, #308]	; 0x134
            {
                switch(var2)
    165a:	2905      	cmp	r1, #5
    165c:	d804      	bhi.n	1668 <nordicsemi_nrf52_init+0x40>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    165e:	4c09      	ldr	r4, [pc, #36]	; (1684 <nordicsemi_nrf52_init+0x5c>)
    1660:	5c61      	ldrb	r1, [r4, r1]
    1662:	b109      	cbz	r1, 1668 <nordicsemi_nrf52_init+0x40>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    1664:	f8c2 3638 	str.w	r3, [r2, #1592]	; 0x638
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    1668:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    166c:	2201      	movs	r2, #1
    166e:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    1672:	f380 8811 	msr	BASEPRI, r0
    1676:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    167a:	2000      	movs	r0, #0
    167c:	bd10      	pop	{r4, pc}
    167e:	bf00      	nop
    1680:	4001e000 	.word	0x4001e000
    1684:	00004686 	.word	0x00004686

00001688 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    1688:	b120      	cbz	r0, 1694 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    168a:	4b03      	ldr	r3, [pc, #12]	; (1698 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    168c:	0180      	lsls	r0, r0, #6
    168e:	f043 0301 	orr.w	r3, r3, #1
    1692:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    1694:	4770      	bx	lr
    1696:	bf00      	nop
    1698:	00004550 	.word	0x00004550

0000169c <onoff_stop>:
}

static clock_control_subsys_t get_subsys(struct onoff_manager *mgr)
{
	struct nrf_clock_control_data *data = CLOCK_DEVICE->data;
	size_t offset = (size_t)(mgr - data->mgr);
    169c:	4b08      	ldr	r3, [pc, #32]	; (16c0 <onoff_stop+0x24>)
	return (clock_control_subsys_t)offset;
}

static void onoff_stop(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    169e:	b570      	push	{r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    16a0:	1ac3      	subs	r3, r0, r3
{
    16a2:	460d      	mov	r5, r1
	int res;

	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    16a4:	4907      	ldr	r1, [pc, #28]	; (16c4 <onoff_stop+0x28>)
	size_t offset = (size_t)(mgr - data->mgr);
    16a6:	109b      	asrs	r3, r3, #2
{
    16a8:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    16aa:	4359      	muls	r1, r3
    16ac:	4806      	ldr	r0, [pc, #24]	; (16c8 <onoff_stop+0x2c>)
    16ae:	2240      	movs	r2, #64	; 0x40
    16b0:	f002 faef 	bl	3c92 <stop>
	notify(mgr, res);
    16b4:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    16b6:	4601      	mov	r1, r0
	notify(mgr, res);
    16b8:	4620      	mov	r0, r4
}
    16ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    16be:	4718      	bx	r3
    16c0:	20000210 	.word	0x20000210
    16c4:	b6db6db7 	.word	0xb6db6db7
    16c8:	00004338 	.word	0x00004338

000016cc <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    16cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    16ce:	4c0c      	ldr	r4, [pc, #48]	; (1700 <onoff_start+0x34>)
	int err;

	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    16d0:	4a0c      	ldr	r2, [pc, #48]	; (1704 <onoff_start+0x38>)
    16d2:	2340      	movs	r3, #64	; 0x40
	size_t offset = (size_t)(mgr - data->mgr);
    16d4:	1b04      	subs	r4, r0, r4
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    16d6:	9300      	str	r3, [sp, #0]
{
    16d8:	460d      	mov	r5, r1
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    16da:	460b      	mov	r3, r1
    16dc:	490a      	ldr	r1, [pc, #40]	; (1708 <onoff_start+0x3c>)
	size_t offset = (size_t)(mgr - data->mgr);
    16de:	10a4      	asrs	r4, r4, #2
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    16e0:	4361      	muls	r1, r4
{
    16e2:	4606      	mov	r6, r0
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
    16e4:	4809      	ldr	r0, [pc, #36]	; (170c <onoff_start+0x40>)
    16e6:	f002 fb00 	bl	3cea <async_start>
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
    16ea:	1e01      	subs	r1, r0, #0
    16ec:	da05      	bge.n	16fa <onoff_start+0x2e>
		notify(mgr, err);
    16ee:	4630      	mov	r0, r6
    16f0:	462b      	mov	r3, r5
	}
}
    16f2:	b002      	add	sp, #8
    16f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		notify(mgr, err);
    16f8:	4718      	bx	r3
}
    16fa:	b002      	add	sp, #8
    16fc:	bd70      	pop	{r4, r5, r6, pc}
    16fe:	bf00      	nop
    1700:	20000210 	.word	0x20000210
    1704:	00003d5b 	.word	0x00003d5b
    1708:	b6db6db7 	.word	0xb6db6db7
    170c:	00004338 	.word	0x00004338

00001710 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1710:	2200      	movs	r2, #0
{
    1712:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1714:	2101      	movs	r1, #1
{
    1716:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    1718:	4610      	mov	r0, r2
    171a:	f7ff fc7f 	bl	101c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    171e:	2000      	movs	r0, #0
    1720:	f7ff fc5e 	bl	fe0 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    1724:	480f      	ldr	r0, [pc, #60]	; (1764 <clk_init+0x54>)
    1726:	f000 fea9 	bl	247c <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    172a:	4b0f      	ldr	r3, [pc, #60]	; (1768 <clk_init+0x58>)
    172c:	4298      	cmp	r0, r3
    172e:	d115      	bne.n	175c <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    1730:	f002 fc1b 	bl	3f6a <nrfx_clock_enable>
	struct nrf_clock_control_data *data = dev->data;
    1734:	6926      	ldr	r6, [r4, #16]
	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);

		err = onoff_manager_init(get_onoff_manager(dev, i),
    1736:	490d      	ldr	r1, [pc, #52]	; (176c <clk_init+0x5c>)
    1738:	4630      	mov	r0, r6
    173a:	f002 f966 	bl	3a0a <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    173e:	2800      	cmp	r0, #0
    1740:	db0b      	blt.n	175a <clk_init+0x4a>
	struct nrf_clock_control_data *data = dev->data;
    1742:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    1744:	4909      	ldr	r1, [pc, #36]	; (176c <clk_init+0x5c>)
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1746:	2501      	movs	r5, #1
    1748:	6435      	str	r5, [r6, #64]	; 0x40
		err = onoff_manager_init(get_onoff_manager(dev, i),
    174a:	f104 001c 	add.w	r0, r4, #28
    174e:	f002 f95c 	bl	3a0a <onoff_manager_init>
		if (err < 0) {
    1752:	2800      	cmp	r0, #0
    1754:	db01      	blt.n	175a <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    1756:	64e5      	str	r5, [r4, #76]	; 0x4c
	}

	return 0;
    1758:	2000      	movs	r0, #0
}
    175a:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    175c:	f06f 0004 	mvn.w	r0, #4
    1760:	e7fb      	b.n	175a <clk_init+0x4a>
    1762:	bf00      	nop
    1764:	000017a5 	.word	0x000017a5
    1768:	0bad0000 	.word	0x0bad0000
    176c:	000045ac 	.word	0x000045ac

00001770 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    1770:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    1772:	230c      	movs	r3, #12
    1774:	4809      	ldr	r0, [pc, #36]	; (179c <clkstarted_handle.constprop.0+0x2c>)
    1776:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    1778:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    177a:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    177c:	e9d4 560e 	ldrd	r5, r6, [r4, #56]	; 0x38
	sub_data->cb = NULL;
    1780:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    1782:	3340      	adds	r3, #64	; 0x40
	sub_data->cb = NULL;
    1784:	63a2      	str	r2, [r4, #56]	; 0x38
	set_on_state(&sub_data->flags);
    1786:	4418      	add	r0, r3
    1788:	f002 fa70 	bl	3c6c <set_on_state>
	if (callback) {
    178c:	b12d      	cbz	r5, 179a <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    178e:	4632      	mov	r2, r6
    1790:	462b      	mov	r3, r5
    1792:	4803      	ldr	r0, [pc, #12]	; (17a0 <clkstarted_handle.constprop.0+0x30>)
}
    1794:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    1798:	4718      	bx	r3
}
    179a:	bd70      	pop	{r4, r5, r6, pc}
    179c:	20000210 	.word	0x20000210
    17a0:	00004338 	.word	0x00004338

000017a4 <clock_event_handler>:
	switch (event) {
    17a4:	b110      	cbz	r0, 17ac <clock_event_handler+0x8>
    17a6:	2801      	cmp	r0, #1
    17a8:	d004      	beq.n	17b4 <clock_event_handler+0x10>
    17aa:	4770      	bx	lr
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    17ac:	4b03      	ldr	r3, [pc, #12]	; (17bc <clock_event_handler+0x18>)
    17ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    17b0:	075b      	lsls	r3, r3, #29
    17b2:	d101      	bne.n	17b8 <clock_event_handler+0x14>
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    17b4:	f7ff bfdc 	b.w	1770 <clkstarted_handle.constprop.0>
}
    17b8:	4770      	bx	lr
    17ba:	bf00      	nop
    17bc:	20000210 	.word	0x20000210

000017c0 <generic_hfclk_start>:
{
    17c0:	b508      	push	{r3, lr}
	__asm__ volatile(
    17c2:	f04f 0320 	mov.w	r3, #32
    17c6:	f3ef 8111 	mrs	r1, BASEPRI
    17ca:	f383 8812 	msr	BASEPRI_MAX, r3
    17ce:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    17d2:	4a12      	ldr	r2, [pc, #72]	; (181c <generic_hfclk_start+0x5c>)
    17d4:	6813      	ldr	r3, [r2, #0]
    17d6:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    17da:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    17de:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    17e0:	d00c      	beq.n	17fc <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    17e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    17e6:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    17ea:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    17ee:	f013 0301 	ands.w	r3, r3, #1
    17f2:	d003      	beq.n	17fc <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    17f4:	480a      	ldr	r0, [pc, #40]	; (1820 <generic_hfclk_start+0x60>)
    17f6:	f002 fa39 	bl	3c6c <set_on_state>
			already_started = true;
    17fa:	2301      	movs	r3, #1
	__asm__ volatile(
    17fc:	f381 8811 	msr	BASEPRI, r1
    1800:	f3bf 8f6f 	isb	sy
	if (already_started) {
    1804:	b123      	cbz	r3, 1810 <generic_hfclk_start+0x50>
}
    1806:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    180a:	2000      	movs	r0, #0
    180c:	f7ff bfb0 	b.w	1770 <clkstarted_handle.constprop.0>
}
    1810:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    1814:	2001      	movs	r0, #1
    1816:	f002 bbb2 	b.w	3f7e <nrfx_clock_start>
    181a:	bf00      	nop
    181c:	20000260 	.word	0x20000260
    1820:	20000250 	.word	0x20000250

00001824 <api_blocking_start>:
{
    1824:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1826:	2200      	movs	r2, #0
    1828:	2301      	movs	r3, #1
    182a:	e9cd 2302 	strd	r2, r3, [sp, #8]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    182e:	4a09      	ldr	r2, [pc, #36]	; (1854 <api_blocking_start+0x30>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1830:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    1834:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    1836:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    183a:	f002 fa87 	bl	3d4c <api_start>
	if (err < 0) {
    183e:	2800      	cmp	r0, #0
    1840:	db05      	blt.n	184e <api_blocking_start+0x2a>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke3(*(uintptr_t *)&sem, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_SEM_TAKE);
	}
#endif
	compiler_barrier();
	return z_impl_k_sem_take(sem, timeout);
    1842:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    1846:	2300      	movs	r3, #0
    1848:	4668      	mov	r0, sp
    184a:	f001 fbd9 	bl	3000 <z_impl_k_sem_take>
}
    184e:	b005      	add	sp, #20
    1850:	f85d fb04 	ldr.w	pc, [sp], #4
    1854:	00003d79 	.word	0x00003d79

00001858 <generic_hfclk_stop>:
    1858:	4b09      	ldr	r3, [pc, #36]	; (1880 <generic_hfclk_stop+0x28>)
    185a:	f3bf 8f5b 	dmb	ish
    185e:	e853 2f00 	ldrex	r2, [r3]
    1862:	f022 0102 	bic.w	r1, r2, #2
    1866:	e843 1000 	strex	r0, r1, [r3]
    186a:	2800      	cmp	r0, #0
    186c:	d1f7      	bne.n	185e <generic_hfclk_stop+0x6>
    186e:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    1872:	07d3      	lsls	r3, r2, #31
    1874:	d402      	bmi.n	187c <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    1876:	2001      	movs	r0, #1
    1878:	f000 be10 	b.w	249c <nrfx_clock_stop>
}
    187c:	4770      	bx	lr
    187e:	bf00      	nop
    1880:	20000260 	.word	0x20000260

00001884 <z_nrf_clock_control_lf_on>:
{
    1884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    1888:	4939      	ldr	r1, [pc, #228]	; (1970 <z_nrf_clock_control_lf_on+0xec>)
    188a:	f3bf 8f5b 	dmb	ish
    188e:	4607      	mov	r7, r0
    1890:	2201      	movs	r2, #1
    1892:	e851 3f00 	ldrex	r3, [r1]
    1896:	e841 2000 	strex	r0, r2, [r1]
    189a:	2800      	cmp	r0, #0
    189c:	d1f9      	bne.n	1892 <z_nrf_clock_control_lf_on+0xe>
    189e:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    18a2:	b933      	cbnz	r3, 18b2 <z_nrf_clock_control_lf_on+0x2e>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    18a4:	4933      	ldr	r1, [pc, #204]	; (1974 <z_nrf_clock_control_lf_on+0xf0>)
		err = onoff_request(mgr, &cli);
    18a6:	4834      	ldr	r0, [pc, #208]	; (1978 <z_nrf_clock_control_lf_on+0xf4>)
    18a8:	604b      	str	r3, [r1, #4]
    18aa:	60cb      	str	r3, [r1, #12]
    18ac:	608a      	str	r2, [r1, #8]
    18ae:	f002 f8bf 	bl	3a30 <onoff_request>
	switch (start_mode) {
    18b2:	1e7b      	subs	r3, r7, #1
    18b4:	2b01      	cmp	r3, #1
    18b6:	d82f      	bhi.n	1918 <z_nrf_clock_control_lf_on+0x94>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    18b8:	2f01      	cmp	r7, #1
    18ba:	d107      	bne.n	18cc <z_nrf_clock_control_lf_on+0x48>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    18bc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    18c0:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    18c4:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    18c8:	2b01      	cmp	r3, #1
    18ca:	d025      	beq.n	1918 <z_nrf_clock_control_lf_on+0x94>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    18cc:	f002 fc12 	bl	40f4 <k_is_in_isr>
    18d0:	4604      	mov	r4, r0
    18d2:	b918      	cbnz	r0, 18dc <z_nrf_clock_control_lf_on+0x58>
 */
static inline bool k_is_pre_kernel(void)
{
	extern bool z_sys_post_kernel; /* in init.c */

	return !z_sys_post_kernel;
    18d4:	4b29      	ldr	r3, [pc, #164]	; (197c <z_nrf_clock_control_lf_on+0xf8>)
	int key = isr_mode ? irq_lock() : 0;
    18d6:	781b      	ldrb	r3, [r3, #0]
    18d8:	2b00      	cmp	r3, #0
    18da:	d141      	bne.n	1960 <z_nrf_clock_control_lf_on+0xdc>
	__asm__ volatile(
    18dc:	f04f 0320 	mov.w	r3, #32
    18e0:	f3ef 8611 	mrs	r6, BASEPRI
    18e4:	f383 8812 	msr	BASEPRI_MAX, r3
    18e8:	f3bf 8f6f 	isb	sy
    18ec:	2401      	movs	r4, #1
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    18ee:	f8df 8090 	ldr.w	r8, [pc, #144]	; 1980 <z_nrf_clock_control_lf_on+0xfc>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    18f2:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
    18f6:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    18fa:	f8d5 2418 	ldr.w	r2, [r5, #1048]	; 0x418
    18fe:	03d2      	lsls	r2, r2, #15
    1900:	d50c      	bpl.n	191c <z_nrf_clock_control_lf_on+0x98>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    1902:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    1906:	2b01      	cmp	r3, #1
    1908:	d001      	beq.n	190e <z_nrf_clock_control_lf_on+0x8a>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    190a:	2f01      	cmp	r7, #1
    190c:	d106      	bne.n	191c <z_nrf_clock_control_lf_on+0x98>
	if (isr_mode) {
    190e:	b30c      	cbz	r4, 1954 <z_nrf_clock_control_lf_on+0xd0>
	__asm__ volatile(
    1910:	f386 8811 	msr	BASEPRI, r6
    1914:	f3bf 8f6f 	isb	sy
}
    1918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    191c:	b1ac      	cbz	r4, 194a <z_nrf_clock_control_lf_on+0xc6>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    191e:	4630      	mov	r0, r6
    1920:	f7ff fb54 	bl	fcc <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    1924:	f8d5 3518 	ldr.w	r3, [r5, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    1928:	2b00      	cmp	r3, #0
    192a:	d1e4      	bne.n	18f6 <z_nrf_clock_control_lf_on+0x72>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    192c:	f8d5 2104 	ldr.w	r2, [r5, #260]	; 0x104
		    && nrf_clock_event_check(NRF_CLOCK,
    1930:	2a00      	cmp	r2, #0
    1932:	d0e0      	beq.n	18f6 <z_nrf_clock_control_lf_on+0x72>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1934:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    1938:	f8d5 3104 	ldr.w	r3, [r5, #260]	; 0x104
    p_reg->LFCLKSRC = (uint32_t)(source);
    193c:	2301      	movs	r3, #1
    193e:	f8c5 3518 	str.w	r3, [r5, #1304]	; 0x518
    1942:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1946:	60ab      	str	r3, [r5, #8]
}
    1948:	e7d5      	b.n	18f6 <z_nrf_clock_control_lf_on+0x72>
	return z_impl_k_sleep(timeout);
    194a:	2100      	movs	r1, #0
    194c:	2021      	movs	r0, #33	; 0x21
    194e:	f001 fe0d 	bl	356c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1952:	e7e7      	b.n	1924 <z_nrf_clock_control_lf_on+0xa0>
    p_reg->INTENSET = mask;
    1954:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1958:	2202      	movs	r2, #2
    195a:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    195e:	e7db      	b.n	1918 <z_nrf_clock_control_lf_on+0x94>
    p_reg->INTENCLR = mask;
    1960:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1964:	2202      	movs	r2, #2
    1966:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    196a:	4606      	mov	r6, r0
}
    196c:	e7bf      	b.n	18ee <z_nrf_clock_control_lf_on+0x6a>
    196e:	bf00      	nop
    1970:	20000264 	.word	0x20000264
    1974:	20000200 	.word	0x20000200
    1978:	2000022c 	.word	0x2000022c
    197c:	2000078d 	.word	0x2000078d
    1980:	e000e100 	.word	0xe000e100

00001984 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    1984:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    1986:	4b08      	ldr	r3, [pc, #32]	; (19a8 <uart_console_init+0x24>)
    1988:	4808      	ldr	r0, [pc, #32]	; (19ac <uart_console_init+0x28>)
    198a:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    198c:	f002 fb81 	bl	4092 <z_device_ready>
    1990:	b138      	cbz	r0, 19a2 <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    1992:	4807      	ldr	r0, [pc, #28]	; (19b0 <uart_console_init+0x2c>)
    1994:	f7ff fe42 	bl	161c <__stdout_hook_install>
	__printk_hook_install(console_out);
    1998:	4805      	ldr	r0, [pc, #20]	; (19b0 <uart_console_init+0x2c>)
    199a:	f7fe fd3f 	bl	41c <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    199e:	2000      	movs	r0, #0
}
    19a0:	bd08      	pop	{r3, pc}
		return -ENODEV;
    19a2:	f06f 0012 	mvn.w	r0, #18
    19a6:	e7fb      	b.n	19a0 <uart_console_init+0x1c>
    19a8:	20000268 	.word	0x20000268
    19ac:	00004398 	.word	0x00004398
    19b0:	000019b5 	.word	0x000019b5

000019b4 <console_out>:
	if ('\n' == c) {
    19b4:	280a      	cmp	r0, #10
{
    19b6:	b538      	push	{r3, r4, r5, lr}
    19b8:	4d07      	ldr	r5, [pc, #28]	; (19d8 <console_out+0x24>)
    19ba:	4604      	mov	r4, r0
	if ('\n' == c) {
    19bc:	d104      	bne.n	19c8 <console_out+0x14>
		uart_poll_out(uart_console_dev, '\r');
    19be:	6828      	ldr	r0, [r5, #0]
    19c0:	6883      	ldr	r3, [r0, #8]
    19c2:	210d      	movs	r1, #13
    19c4:	685b      	ldr	r3, [r3, #4]
    19c6:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    19c8:	6828      	ldr	r0, [r5, #0]
    19ca:	6883      	ldr	r3, [r0, #8]
    19cc:	b2e1      	uxtb	r1, r4
    19ce:	685b      	ldr	r3, [r3, #4]
    19d0:	4798      	blx	r3
}
    19d2:	4620      	mov	r0, r4
    19d4:	bd38      	pop	{r3, r4, r5, pc}
    19d6:	bf00      	nop
    19d8:	20000268 	.word	0x20000268

000019dc <gpio_nrfx_pin_interrupt_configure>:

static int gpio_nrfx_pin_interrupt_configure(const struct device *port,
					     gpio_pin_t pin,
					     enum gpio_int_mode mode,
					     enum gpio_int_trig trig)
{
    19dc:	b530      	push	{r4, r5, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    19de:	6840      	ldr	r0, [r0, #4]
    19e0:	7a04      	ldrb	r4, [r0, #8]
    19e2:	f001 011f 	and.w	r1, r1, #31
	nrfx_err_t err;

	if (mode == GPIO_INT_MODE_DISABLED) {
    19e6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
{
    19ea:	b085      	sub	sp, #20
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    19ec:	ea41 1444 	orr.w	r4, r1, r4, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    19f0:	f04f 0500 	mov.w	r5, #0
    19f4:	d104      	bne.n	1a00 <gpio_nrfx_pin_interrupt_configure+0x24>
		nrfx_gpiote_trigger_disable(abs_pin);
    19f6:	4620      	mov	r0, r4
    19f8:	f000 fffe 	bl	29f8 <nrfx_gpiote_trigger_disable>
		return -EIO;
	}

	nrfx_gpiote_trigger_enable(abs_pin, true);

	return 0;
    19fc:	2000      	movs	r0, #0
    19fe:	e02d      	b.n	1a5c <gpio_nrfx_pin_interrupt_configure+0x80>
	if (mode == GPIO_INT_MODE_LEVEL) {
    1a00:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1a04:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    1a08:	d12a      	bne.n	1a60 <gpio_nrfx_pin_interrupt_configure+0x84>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    1a0a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    1a0e:	bf0c      	ite	eq
    1a10:	2304      	moveq	r3, #4
    1a12:	2305      	movne	r3, #5
	if (IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_GPIOTE) &&
    1a14:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
	nrfx_gpiote_trigger_config_t trigger_config = {
    1a18:	f88d 3008 	strb.w	r3, [sp, #8]
	if (IS_ENABLED(CONFIG_GPIO_NRF_INT_EDGE_USING_GPIOTE) &&
    1a1c:	d12c      	bne.n	1a78 <gpio_nrfx_pin_interrupt_configure+0x9c>
NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;

    return pin_number >> 5;
    1a1e:	0962      	lsrs	r2, r4, #5
        case 1: return NRF_P1;
    1a20:	2a01      	cmp	r2, #1
    *p_pin = pin_number & 0x1F;
    1a22:	f004 031f 	and.w	r3, r4, #31
        case 1: return NRF_P1;
    1a26:	4a1d      	ldr	r2, [pc, #116]	; (1a9c <gpio_nrfx_pin_interrupt_configure+0xc0>)
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1a28:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
        case 1: return NRF_P1;
    1a2c:	bf18      	it	ne
    1a2e:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    1a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    1a36:	07db      	lsls	r3, r3, #31
    1a38:	d41e      	bmi.n	1a78 <gpio_nrfx_pin_interrupt_configure+0x9c>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    1a3a:	f10d 0507 	add.w	r5, sp, #7
    1a3e:	4629      	mov	r1, r5
    1a40:	4620      	mov	r0, r4
    1a42:	f000 ff3d 	bl	28c0 <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    1a46:	4b16      	ldr	r3, [pc, #88]	; (1aa0 <gpio_nrfx_pin_interrupt_configure+0xc4>)
    1a48:	4298      	cmp	r0, r3
    1a4a:	d114      	bne.n	1a76 <gpio_nrfx_pin_interrupt_configure+0x9a>
			err = nrfx_gpiote_channel_alloc(&ch);
    1a4c:	4628      	mov	r0, r5
    1a4e:	f000 ff85 	bl	295c <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    1a52:	4b14      	ldr	r3, [pc, #80]	; (1aa4 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    1a54:	4298      	cmp	r0, r3
    1a56:	d00e      	beq.n	1a76 <gpio_nrfx_pin_interrupt_configure+0x9a>
				return -ENOMEM;
    1a58:	f06f 000b 	mvn.w	r0, #11
}
    1a5c:	b005      	add	sp, #20
    1a5e:	bd30      	pop	{r4, r5, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    1a60:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    1a64:	d005      	beq.n	1a72 <gpio_nrfx_pin_interrupt_configure+0x96>
    1a66:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    1a6a:	bf0c      	ite	eq
    1a6c:	2302      	moveq	r3, #2
    1a6e:	2301      	movne	r3, #1
    1a70:	e7d0      	b.n	1a14 <gpio_nrfx_pin_interrupt_configure+0x38>
    1a72:	2303      	movs	r3, #3
    1a74:	e7ce      	b.n	1a14 <gpio_nrfx_pin_interrupt_configure+0x38>
		trigger_config.p_in_channel = &ch;
    1a76:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1a78:	2300      	movs	r3, #0
    1a7a:	4619      	mov	r1, r3
    1a7c:	aa02      	add	r2, sp, #8
    1a7e:	4620      	mov	r0, r4
    1a80:	f000 fdf8 	bl	2674 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1a84:	4b07      	ldr	r3, [pc, #28]	; (1aa4 <gpio_nrfx_pin_interrupt_configure+0xc8>)
    1a86:	4298      	cmp	r0, r3
    1a88:	d104      	bne.n	1a94 <gpio_nrfx_pin_interrupt_configure+0xb8>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    1a8a:	2101      	movs	r1, #1
    1a8c:	4620      	mov	r0, r4
    1a8e:	f000 ff6b 	bl	2968 <nrfx_gpiote_trigger_enable>
    1a92:	e7b3      	b.n	19fc <gpio_nrfx_pin_interrupt_configure+0x20>
		return -EIO;
    1a94:	f06f 0004 	mvn.w	r0, #4
    1a98:	e7e0      	b.n	1a5c <gpio_nrfx_pin_interrupt_configure+0x80>
    1a9a:	bf00      	nop
    1a9c:	50000300 	.word	0x50000300
    1aa0:	0bad0004 	.word	0x0bad0004
    1aa4:	0bad0000 	.word	0x0bad0000

00001aa8 <gpio_nrfx_init>:
}

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    1aa8:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    1aaa:	f000 ff47 	bl	293c <nrfx_gpiote_is_init>
    1aae:	4604      	mov	r4, r0
    1ab0:	b968      	cbnz	r0, 1ace <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    1ab2:	f000 ff1b 	bl	28ec <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    1ab6:	4b08      	ldr	r3, [pc, #32]	; (1ad8 <gpio_nrfx_init+0x30>)
    1ab8:	4298      	cmp	r0, r3
    1aba:	d10a      	bne.n	1ad2 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    1abc:	4807      	ldr	r0, [pc, #28]	; (1adc <gpio_nrfx_init+0x34>)
    1abe:	4621      	mov	r1, r4
    1ac0:	f000 fef8 	bl	28b4 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    1ac4:	4622      	mov	r2, r4
    1ac6:	2105      	movs	r1, #5
    1ac8:	2006      	movs	r0, #6
    1aca:	f7ff faa7 	bl	101c <z_arm_irq_priority_set>
		return 0;
    1ace:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    1ad0:	bd10      	pop	{r4, pc}
		return -EIO;
    1ad2:	f06f 0004 	mvn.w	r0, #4
    1ad6:	e7fb      	b.n	1ad0 <gpio_nrfx_init+0x28>
    1ad8:	0bad0000 	.word	0x0bad0000
    1adc:	00001ae1 	.word	0x00001ae1

00001ae0 <nrfx_gpio_handler>:
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1ae0:	0942      	lsrs	r2, r0, #5
{
    1ae2:	b570      	push	{r4, r5, r6, lr}
    1ae4:	4603      	mov	r3, r0
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1ae6:	d002      	beq.n	1aee <nrfx_gpio_handler+0xe>
    1ae8:	2a01      	cmp	r2, #1
    1aea:	d015      	beq.n	1b18 <nrfx_gpio_handler+0x38>
}
    1aec:	bd70      	pop	{r4, r5, r6, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1aee:	4e0b      	ldr	r6, [pc, #44]	; (1b1c <nrfx_gpio_handler+0x3c>)
	gpio_fire_callbacks(list, port, BIT(pin));
    1af0:	6932      	ldr	r2, [r6, #16]
    1af2:	6851      	ldr	r1, [r2, #4]
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1af4:	2900      	cmp	r1, #0
    1af6:	d0f9      	beq.n	1aec <nrfx_gpio_handler+0xc>
    *p_pin = pin_number & 0x1F;
    1af8:	f003 031f 	and.w	r3, r3, #31
    1afc:	2501      	movs	r5, #1
    1afe:	680c      	ldr	r4, [r1, #0]
    1b00:	409d      	lsls	r5, r3
		if (cb->pin_mask & pins) {
    1b02:	688a      	ldr	r2, [r1, #8]
    1b04:	402a      	ands	r2, r5
    1b06:	d002      	beq.n	1b0e <nrfx_gpio_handler+0x2e>
			__ASSERT(cb->handler, "No callback handler!");
			cb->handler(port, cb, cb->pin_mask & pins);
    1b08:	684b      	ldr	r3, [r1, #4]
    1b0a:	4630      	mov	r0, r6
    1b0c:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    1b0e:	2c00      	cmp	r4, #0
    1b10:	d0ec      	beq.n	1aec <nrfx_gpio_handler+0xc>
    1b12:	4621      	mov	r1, r4
    1b14:	6824      	ldr	r4, [r4, #0]
    1b16:	e7f4      	b.n	1b02 <nrfx_gpio_handler+0x22>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    1b18:	4e01      	ldr	r6, [pc, #4]	; (1b20 <nrfx_gpio_handler+0x40>)
    1b1a:	e7e9      	b.n	1af0 <nrfx_gpio_handler+0x10>
    1b1c:	00004350 	.word	0x00004350
    1b20:	00004368 	.word	0x00004368

00001b24 <gpio_nrfx_pin_configure>:
{
    1b24:	b5f0      	push	{r4, r5, r6, r7, lr}
	return port->config;
    1b26:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1b28:	7a3b      	ldrb	r3, [r7, #8]
    1b2a:	f001 051f 	and.w	r5, r1, #31
{
    1b2e:	b085      	sub	sp, #20
    1b30:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    1b32:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    1b36:	4614      	mov	r4, r2
    1b38:	b9c2      	cbnz	r2, 1b6c <gpio_nrfx_pin_configure+0x48>
	err = nrfx_gpiote_channel_get(pin, &ch);
    1b3a:	a902      	add	r1, sp, #8
    1b3c:	4628      	mov	r0, r5
    1b3e:	f000 febf 	bl	28c0 <nrfx_gpiote_channel_get>
    1b42:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    1b44:	4628      	mov	r0, r5
    1b46:	f000 ff7f 	bl	2a48 <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    1b4a:	4b41      	ldr	r3, [pc, #260]	; (1c50 <gpio_nrfx_pin_configure+0x12c>)
    1b4c:	4298      	cmp	r0, r3
    1b4e:	d003      	beq.n	1b58 <gpio_nrfx_pin_configure+0x34>
		return -EIO;
    1b50:	f06f 0004 	mvn.w	r0, #4
}
    1b54:	b005      	add	sp, #20
    1b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (free_ch) {
    1b58:	4284      	cmp	r4, r0
    1b5a:	d105      	bne.n	1b68 <gpio_nrfx_pin_configure+0x44>
		err = nrfx_gpiote_channel_free(ch);
    1b5c:	f89d 0008 	ldrb.w	r0, [sp, #8]
    1b60:	f000 fef6 	bl	2950 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    1b64:	42a0      	cmp	r0, r4
    1b66:	d1f3      	bne.n	1b50 <gpio_nrfx_pin_configure+0x2c>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1b68:	2000      	movs	r0, #0
    1b6a:	e7f3      	b.n	1b54 <gpio_nrfx_pin_configure+0x30>
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b6c:	2300      	movs	r3, #0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1b6e:	4619      	mov	r1, r3
    1b70:	aa02      	add	r2, sp, #8
    1b72:	4628      	mov	r0, r5
	nrfx_gpiote_trigger_config_t trigger_config = {
    1b74:	e9cd 3302 	strd	r3, r3, [sp, #8]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    1b78:	f000 fd7c 	bl	2674 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    1b7c:	4b34      	ldr	r3, [pc, #208]	; (1c50 <gpio_nrfx_pin_configure+0x12c>)
    1b7e:	4298      	cmp	r0, r3
    1b80:	d002      	beq.n	1b88 <gpio_nrfx_pin_configure+0x64>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1b82:	f06f 0015 	mvn.w	r0, #21
    1b86:	e7e5      	b.n	1b54 <gpio_nrfx_pin_configure+0x30>
	if (flags & GPIO_OUTPUT) {
    1b88:	05a3      	lsls	r3, r4, #22
    1b8a:	d54e      	bpl.n	1c2a <gpio_nrfx_pin_configure+0x106>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1b8c:	4b31      	ldr	r3, [pc, #196]	; (1c54 <gpio_nrfx_pin_configure+0x130>)
    1b8e:	4a32      	ldr	r2, [pc, #200]	; (1c58 <gpio_nrfx_pin_configure+0x134>)
    1b90:	4023      	ands	r3, r4
    1b92:	4293      	cmp	r3, r2
    1b94:	d03a      	beq.n	1c0c <gpio_nrfx_pin_configure+0xe8>
    1b96:	d80c      	bhi.n	1bb2 <gpio_nrfx_pin_configure+0x8e>
    1b98:	2b06      	cmp	r3, #6
    1b9a:	d014      	beq.n	1bc6 <gpio_nrfx_pin_configure+0xa2>
    1b9c:	d804      	bhi.n	1ba8 <gpio_nrfx_pin_configure+0x84>
    1b9e:	b193      	cbz	r3, 1bc6 <gpio_nrfx_pin_configure+0xa2>
    1ba0:	2b02      	cmp	r3, #2
    1ba2:	d1ee      	bne.n	1b82 <gpio_nrfx_pin_configure+0x5e>
    1ba4:	2304      	movs	r3, #4
    1ba6:	e00e      	b.n	1bc6 <gpio_nrfx_pin_configure+0xa2>
    1ba8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    1bac:	d1e9      	bne.n	1b82 <gpio_nrfx_pin_configure+0x5e>
		*drive = NRF_GPIO_PIN_H0S1;
    1bae:	2301      	movs	r3, #1
    1bb0:	e009      	b.n	1bc6 <gpio_nrfx_pin_configure+0xa2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    1bb2:	4a2a      	ldr	r2, [pc, #168]	; (1c5c <gpio_nrfx_pin_configure+0x138>)
    1bb4:	4293      	cmp	r3, r2
    1bb6:	d02b      	beq.n	1c10 <gpio_nrfx_pin_configure+0xec>
    1bb8:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    1bbc:	d02a      	beq.n	1c14 <gpio_nrfx_pin_configure+0xf0>
    1bbe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    1bc2:	d1de      	bne.n	1b82 <gpio_nrfx_pin_configure+0x5e>
		*drive = NRF_GPIO_PIN_S0H1;
    1bc4:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    1bc6:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    1bca:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    1bce:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    1bd2:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    1bd4:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    1bd8:	bf54      	ite	pl
    1bda:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    1bde:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1be0:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    1be2:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    1be6:	d517      	bpl.n	1c18 <gpio_nrfx_pin_configure+0xf4>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    1be8:	687b      	ldr	r3, [r7, #4]
    1bea:	2101      	movs	r1, #1
    1bec:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    1bf0:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    1bf4:	2200      	movs	r2, #0
    1bf6:	a901      	add	r1, sp, #4
    1bf8:	4628      	mov	r0, r5
    1bfa:	f000 fde9 	bl	27d0 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1bfe:	4b14      	ldr	r3, [pc, #80]	; (1c50 <gpio_nrfx_pin_configure+0x12c>)
    1c00:	4298      	cmp	r0, r3
    1c02:	bf14      	ite	ne
    1c04:	f06f 0015 	mvnne.w	r0, #21
    1c08:	2000      	moveq	r0, #0
    1c0a:	e7a3      	b.n	1b54 <gpio_nrfx_pin_configure+0x30>
		*drive = NRF_GPIO_PIN_H0D1;
    1c0c:	2307      	movs	r3, #7
    1c0e:	e7da      	b.n	1bc6 <gpio_nrfx_pin_configure+0xa2>
		*drive = NRF_GPIO_PIN_D0H1;
    1c10:	2305      	movs	r3, #5
    1c12:	e7d8      	b.n	1bc6 <gpio_nrfx_pin_configure+0xa2>
		*drive = NRF_GPIO_PIN_H0H1;
    1c14:	2303      	movs	r3, #3
    1c16:	e7d6      	b.n	1bc6 <gpio_nrfx_pin_configure+0xa2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    1c18:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    1c1a:	bf41      	itttt	mi
    1c1c:	687b      	ldrmi	r3, [r7, #4]
    1c1e:	2101      	movmi	r1, #1
    1c20:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    1c24:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    1c28:	e7e4      	b.n	1bf4 <gpio_nrfx_pin_configure+0xd0>
	if (flags & GPIO_PULL_UP) {
    1c2a:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1c2c:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    1c30:	bf54      	ite	pl
    1c32:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    1c36:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1c38:	461a      	mov	r2, r3
    1c3a:	a901      	add	r1, sp, #4
    1c3c:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    1c3e:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    1c42:	f000 fd17 	bl	2674 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    1c46:	4b02      	ldr	r3, [pc, #8]	; (1c50 <gpio_nrfx_pin_configure+0x12c>)
    1c48:	4298      	cmp	r0, r3
    1c4a:	d08d      	beq.n	1b68 <gpio_nrfx_pin_configure+0x44>
    1c4c:	e799      	b.n	1b82 <gpio_nrfx_pin_configure+0x5e>
    1c4e:	bf00      	nop
    1c50:	0bad0000 	.word	0x0bad0000
    1c54:	00f00006 	.word	0x00f00006
    1c58:	00100006 	.word	0x00100006
    1c5c:	00400002 	.word	0x00400002

00001c60 <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    1c60:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    1c62:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    1c66:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
    1c68:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    1c6a:	6002      	str	r2, [r0, #0]
}
    1c6c:	4802      	ldr	r0, [pc, #8]	; (1c78 <nrf_gpio_pin_port_decode+0x18>)
    1c6e:	bf18      	it	ne
    1c70:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    1c74:	4770      	bx	lr
    1c76:	bf00      	nop
    1c78:	50000300 	.word	0x50000300

00001c7c <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    1c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    1c7e:	794b      	ldrb	r3, [r1, #5]
    1c80:	2b01      	cmp	r3, #1
    1c82:	d026      	beq.n	1cd2 <uarte_nrfx_configure+0x56>
    1c84:	2b03      	cmp	r3, #3
    1c86:	d121      	bne.n	1ccc <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    1c88:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    1c8a:	798b      	ldrb	r3, [r1, #6]
    1c8c:	2b03      	cmp	r3, #3
    1c8e:	d11d      	bne.n	1ccc <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    1c90:	79cc      	ldrb	r4, [r1, #7]
    1c92:	b10c      	cbz	r4, 1c98 <uarte_nrfx_configure+0x1c>
    1c94:	2c01      	cmp	r4, #1
    1c96:	d119      	bne.n	1ccc <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    1c98:	790a      	ldrb	r2, [r1, #4]
    1c9a:	b112      	cbz	r2, 1ca2 <uarte_nrfx_configure+0x26>
    1c9c:	2a02      	cmp	r2, #2
    1c9e:	d115      	bne.n	1ccc <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    1ca0:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    1ca2:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    1ca4:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    1ca6:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    1caa:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    1cac:	d065      	beq.n	1d7a <uarte_nrfx_configure+0xfe>
    1cae:	d82d      	bhi.n	1d0c <uarte_nrfx_configure+0x90>
    1cb0:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    1cb4:	d064      	beq.n	1d80 <uarte_nrfx_configure+0x104>
    1cb6:	d816      	bhi.n	1ce6 <uarte_nrfx_configure+0x6a>
    1cb8:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    1cbc:	d062      	beq.n	1d84 <uarte_nrfx_configure+0x108>
    1cbe:	d80a      	bhi.n	1cd6 <uarte_nrfx_configure+0x5a>
    1cc0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    1cc4:	d061      	beq.n	1d8a <uarte_nrfx_configure+0x10e>
    1cc6:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    1cca:	d061      	beq.n	1d90 <uarte_nrfx_configure+0x114>
    1ccc:	f06f 0085 	mvn.w	r0, #133	; 0x85
    1cd0:	e052      	b.n	1d78 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    1cd2:	2600      	movs	r6, #0
    1cd4:	e7d9      	b.n	1c8a <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    1cd6:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    1cda:	d05c      	beq.n	1d96 <uarte_nrfx_configure+0x11a>
    1cdc:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    1ce0:	d1f4      	bne.n	1ccc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    1ce2:	4b37      	ldr	r3, [pc, #220]	; (1dc0 <uarte_nrfx_configure+0x144>)
    1ce4:	e03c      	b.n	1d60 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1ce6:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    1cea:	d057      	beq.n	1d9c <uarte_nrfx_configure+0x120>
    1cec:	d807      	bhi.n	1cfe <uarte_nrfx_configure+0x82>
    1cee:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    1cf2:	d055      	beq.n	1da0 <uarte_nrfx_configure+0x124>
    1cf4:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    1cf8:	d1e8      	bne.n	1ccc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    1cfa:	4b32      	ldr	r3, [pc, #200]	; (1dc4 <uarte_nrfx_configure+0x148>)
    1cfc:	e030      	b.n	1d60 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1cfe:	f647 2712 	movw	r7, #31250	; 0x7a12
    1d02:	42bb      	cmp	r3, r7
    1d04:	d1e2      	bne.n	1ccc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    1d06:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    1d0a:	e029      	b.n	1d60 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1d0c:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    1d10:	d048      	beq.n	1da4 <uarte_nrfx_configure+0x128>
    1d12:	d813      	bhi.n	1d3c <uarte_nrfx_configure+0xc0>
    1d14:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    1d18:	d047      	beq.n	1daa <uarte_nrfx_configure+0x12e>
    1d1a:	d809      	bhi.n	1d30 <uarte_nrfx_configure+0xb4>
    1d1c:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    1d20:	42bb      	cmp	r3, r7
    1d22:	d044      	beq.n	1dae <uarte_nrfx_configure+0x132>
    1d24:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    1d28:	d1d0      	bne.n	1ccc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    1d2a:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    1d2e:	e017      	b.n	1d60 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1d30:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    1d34:	d1ca      	bne.n	1ccc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    1d36:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    1d3a:	e011      	b.n	1d60 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1d3c:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    1d40:	d038      	beq.n	1db4 <uarte_nrfx_configure+0x138>
    1d42:	d808      	bhi.n	1d56 <uarte_nrfx_configure+0xda>
    1d44:	4f20      	ldr	r7, [pc, #128]	; (1dc8 <uarte_nrfx_configure+0x14c>)
    1d46:	42bb      	cmp	r3, r7
    1d48:	d037      	beq.n	1dba <uarte_nrfx_configure+0x13e>
    1d4a:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    1d4e:	d1bd      	bne.n	1ccc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    1d50:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    1d54:	e004      	b.n	1d60 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1d56:	4f1d      	ldr	r7, [pc, #116]	; (1dcc <uarte_nrfx_configure+0x150>)
    1d58:	42bb      	cmp	r3, r7
    1d5a:	d1b7      	bne.n	1ccc <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    1d5c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    1d60:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    1d64:	6903      	ldr	r3, [r0, #16]
    1d66:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    1d68:	4334      	orrs	r4, r6
    1d6a:	4322      	orrs	r2, r4
    1d6c:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    1d6e:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    1d72:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    1d76:	2000      	movs	r0, #0
}
    1d78:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    1d7a:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    1d7e:	e7ef      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    1d80:	4b13      	ldr	r3, [pc, #76]	; (1dd0 <uarte_nrfx_configure+0x154>)
    1d82:	e7ed      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    1d84:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    1d88:	e7ea      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    1d8a:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    1d8e:	e7e7      	b.n	1d60 <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    1d90:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    1d94:	e7e4      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    1d96:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    1d9a:	e7e1      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    1d9c:	4b0d      	ldr	r3, [pc, #52]	; (1dd4 <uarte_nrfx_configure+0x158>)
    1d9e:	e7df      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    1da0:	4b0d      	ldr	r3, [pc, #52]	; (1dd8 <uarte_nrfx_configure+0x15c>)
    1da2:	e7dd      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    1da4:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    1da8:	e7da      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    1daa:	4b0c      	ldr	r3, [pc, #48]	; (1ddc <uarte_nrfx_configure+0x160>)
    1dac:	e7d8      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    1dae:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    1db2:	e7d5      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    1db4:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    1db8:	e7d2      	b.n	1d60 <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    1dba:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    1dbe:	e7cf      	b.n	1d60 <uarte_nrfx_configure+0xe4>
    1dc0:	0013b000 	.word	0x0013b000
    1dc4:	004ea000 	.word	0x004ea000
    1dc8:	0003d090 	.word	0x0003d090
    1dcc:	000f4240 	.word	0x000f4240
    1dd0:	00275000 	.word	0x00275000
    1dd4:	0075c000 	.word	0x0075c000
    1dd8:	003af000 	.word	0x003af000
    1ddc:	013a9000 	.word	0x013a9000

00001de0 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    1de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	return dev->data;
    1de2:	6906      	ldr	r6, [r0, #16]
{
    1de4:	4605      	mov	r5, r0
    1de6:	460f      	mov	r7, r1
	struct uarte_nrfx_data *data = get_dev_data(dev);
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    1de8:	f002 f984 	bl	40f4 <k_is_in_isr>
    1dec:	b910      	cbnz	r0, 1df4 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    1dee:	4b2c      	ldr	r3, [pc, #176]	; (1ea0 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    1df0:	781b      	ldrb	r3, [r3, #0]
    1df2:	b983      	cbnz	r3, 1e16 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    1df4:	f04f 0320 	mov.w	r3, #32
    1df8:	f3ef 8411 	mrs	r4, BASEPRI
    1dfc:	f383 8812 	msr	BASEPRI_MAX, r3
    1e00:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    1e04:	6868      	ldr	r0, [r5, #4]
    1e06:	f002 f83b 	bl	3e80 <is_tx_ready.isra.0>
    1e0a:	bb28      	cbnz	r0, 1e58 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    1e0c:	f384 8811 	msr	BASEPRI, r4
    1e10:	f3bf 8f6f 	isb	sy
}
    1e14:	e7ee      	b.n	1df4 <uarte_nrfx_poll_out+0x14>
{
    1e16:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    1e18:	6868      	ldr	r0, [r5, #4]
    1e1a:	f002 f831 	bl	3e80 <is_tx_ready.isra.0>
    1e1e:	b970      	cbnz	r0, 1e3e <uarte_nrfx_poll_out+0x5e>
    1e20:	2001      	movs	r0, #1
    1e22:	f002 f8a0 	bl	3f66 <nrfx_busy_wait>
    1e26:	3c01      	subs	r4, #1
    1e28:	d1f6      	bne.n	1e18 <uarte_nrfx_poll_out+0x38>
    1e2a:	2100      	movs	r1, #0
    1e2c:	2021      	movs	r0, #33	; 0x21
    1e2e:	f001 fb9d 	bl	356c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    1e32:	e7f0      	b.n	1e16 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    1e34:	f384 8811 	msr	BASEPRI, r4
    1e38:	f3bf 8f6f 	isb	sy
}
    1e3c:	e7f5      	b.n	1e2a <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    1e3e:	f04f 0320 	mov.w	r3, #32
    1e42:	f3ef 8411 	mrs	r4, BASEPRI
    1e46:	f383 8812 	msr	BASEPRI_MAX, r3
    1e4a:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    1e4e:	6868      	ldr	r0, [r5, #4]
    1e50:	f002 f816 	bl	3e80 <is_tx_ready.isra.0>
    1e54:	2800      	cmp	r0, #0
    1e56:	d0ed      	beq.n	1e34 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    1e58:	f806 7f10 	strb.w	r7, [r6, #16]!
	tx_start(dev, &data->char_out, 1);
    1e5c:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    1e5e:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    1e60:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    1e62:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    1e66:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1e6a:	2200      	movs	r2, #0
    1e6c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    1e70:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    1e74:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    1e78:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    1e7c:	684a      	ldr	r2, [r1, #4]
    1e7e:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    1e80:	bf41      	itttt	mi
    1e82:	2208      	movmi	r2, #8
    1e84:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    1e88:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    1e8c:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1e90:	2201      	movs	r2, #1
    1e92:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    1e94:	f384 8811 	msr	BASEPRI, r4
    1e98:	f3bf 8f6f 	isb	sy

	irq_unlock(key);
}
    1e9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1e9e:	bf00      	nop
    1ea0:	2000078d 	.word	0x2000078d

00001ea4 <uarte_instance_init.constprop.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    1ea4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
	return dev->config;
    1ea8:	f8d0 8004 	ldr.w	r8, [r0, #4]
	return dev->data;
    1eac:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    1eae:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    1eb2:	2300      	movs	r3, #0
    1eb4:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	struct uarte_nrfx_data *data = get_dev_data(dev);
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    1eb8:	6038      	str	r0, [r7, #0]
	err = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (err < 0) {
		return err;
	}
#else
	uarte_nrfx_pins_configure(dev, false);
    1eba:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    1ebc:	68eb      	ldr	r3, [r5, #12]
    1ebe:	1c5a      	adds	r2, r3, #1
static int uarte_instance_init(const struct device *dev,
    1ec0:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    1ec2:	d013      	beq.n	1eec <uarte_instance_init.constprop.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    1ec4:	a801      	add	r0, sp, #4
    1ec6:	9301      	str	r3, [sp, #4]
    1ec8:	f7ff feca 	bl	1c60 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    1ecc:	9a01      	ldr	r2, [sp, #4]
    1ece:	2301      	movs	r3, #1
    1ed0:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    1ed2:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    1ed6:	68eb      	ldr	r3, [r5, #12]
    1ed8:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    1eda:	a801      	add	r0, sp, #4
    1edc:	f7ff fec0 	bl	1c60 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    1ee0:	9b01      	ldr	r3, [sp, #4]
    1ee2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    1ee6:	2203      	movs	r2, #3
    1ee8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    1eec:	6928      	ldr	r0, [r5, #16]
    1eee:	1c43      	adds	r3, r0, #1
    1ef0:	d006      	beq.n	1f00 <uarte_instance_init.constprop.0+0x5c>
			nrf_gpio_cfg_input(cfg->rx_pin,
    1ef2:	7f2b      	ldrb	r3, [r5, #28]
    1ef4:	2b00      	cmp	r3, #0
    1ef6:	bf14      	ite	ne
    1ef8:	2103      	movne	r1, #3
    1efa:	2100      	moveq	r1, #0
    1efc:	f001 ffb2 	bl	3e64 <nrf_gpio_cfg_input>
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    1f00:	696b      	ldr	r3, [r5, #20]
    1f02:	1c5a      	adds	r2, r3, #1
    1f04:	d013      	beq.n	1f2e <uarte_instance_init.constprop.0+0x8a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    1f06:	a801      	add	r0, sp, #4
    1f08:	9301      	str	r3, [sp, #4]
    1f0a:	f7ff fea9 	bl	1c60 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    1f0e:	9a01      	ldr	r2, [sp, #4]
    1f10:	2301      	movs	r3, #1
    1f12:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    1f14:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    1f18:	696b      	ldr	r3, [r5, #20]
    1f1a:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    1f1c:	a801      	add	r0, sp, #4
    1f1e:	f7ff fe9f 	bl	1c60 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    1f22:	9b01      	ldr	r3, [sp, #4]
    1f24:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    1f28:	2203      	movs	r2, #3
    1f2a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    1f2e:	69a8      	ldr	r0, [r5, #24]
    1f30:	1c43      	adds	r3, r0, #1
    1f32:	d006      	beq.n	1f42 <uarte_instance_init.constprop.0+0x9e>
			nrf_gpio_cfg_input(cfg->cts_pin,
    1f34:	7f6b      	ldrb	r3, [r5, #29]
    1f36:	2b00      	cmp	r3, #0
    1f38:	bf14      	ite	ne
    1f3a:	2103      	movne	r1, #3
    1f3c:	2100      	moveq	r1, #0
    1f3e:	f001 ff91 	bl	3e64 <nrf_gpio_cfg_input>
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    1f42:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    1f46:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    1f48:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    1f4c:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    1f50:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    1f54:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    1f58:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    1f5a:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    1f5e:	3104      	adds	r1, #4
    1f60:	4630      	mov	r0, r6
    1f62:	f7ff fe8b 	bl	1c7c <uarte_nrfx_configure>
	if (err) {
    1f66:	4605      	mov	r5, r0
    1f68:	2800      	cmp	r0, #0
    1f6a:	d146      	bne.n	1ffa <uarte_instance_init.constprop.0+0x156>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    1f6c:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    1f70:	0799      	lsls	r1, r3, #30
    1f72:	d519      	bpl.n	1fa8 <uarte_instance_init.constprop.0+0x104>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    1f74:	f107 0012 	add.w	r0, r7, #18
    1f78:	f000 fe60 	bl	2c3c <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    1f7c:	4b22      	ldr	r3, [pc, #136]	; (2008 <uarte_instance_init.constprop.0+0x164>)
    1f7e:	4298      	cmp	r0, r3
    1f80:	d13f      	bne.n	2002 <uarte_instance_init.constprop.0+0x15e>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    1f82:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    1f84:	00c3      	lsls	r3, r0, #3
    1f86:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    1f8a:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    1f8e:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    1f92:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    1f96:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    1f9a:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    1f9e:	4a1b      	ldr	r2, [pc, #108]	; (200c <uarte_instance_init.constprop.0+0x168>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    1fa0:	2301      	movs	r3, #1
    1fa2:	4083      	lsls	r3, r0
    1fa4:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    1fa8:	2308      	movs	r3, #8
    1faa:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    1fae:	f898 3008 	ldrb.w	r3, [r8, #8]
    1fb2:	b95b      	cbnz	r3, 1fcc <uarte_instance_init.constprop.0+0x128>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    1fb4:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    1fb8:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    1fbc:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    1fc0:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    1fc4:	2301      	movs	r3, #1
    1fc6:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1fca:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    1fcc:	f8d8 3004 	ldr.w	r3, [r8, #4]
    1fd0:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    1fd2:	bf5c      	itt	pl
    1fd4:	f44f 7280 	movpl.w	r2, #256	; 0x100
    1fd8:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    1fdc:	06db      	lsls	r3, r3, #27
    1fde:	bf44      	itt	mi
    1fe0:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    1fe4:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    1fe8:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    1fea:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    1fec:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    1ff0:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    1ff4:	2301      	movs	r3, #1
    1ff6:	60a3      	str	r3, [r4, #8]
    1ff8:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    1ffa:	4628      	mov	r0, r5
    1ffc:	b002      	add	sp, #8
    1ffe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -EIO;
    2002:	f06f 0504 	mvn.w	r5, #4
    2006:	e7f8      	b.n	1ffa <uarte_instance_init.constprop.0+0x156>
    2008:	0bad0000 	.word	0x0bad0000
    200c:	4001f000 	.word	0x4001f000

00002010 <sys_clock_timeout_handler>:

static void sys_clock_timeout_handler(int32_t chan,
				      uint32_t cc_value,
				      void *user_data)
{
	uint32_t dticks = counter_sub(cc_value, last_count) / CYC_PER_TICK;
    2010:	4a04      	ldr	r2, [pc, #16]	; (2024 <sys_clock_timeout_handler+0x14>)
    2012:	6813      	ldr	r3, [r2, #0]
	return (a - b) & COUNTER_MAX;
    2014:	1ac8      	subs	r0, r1, r3
    2016:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000

	last_count += dticks * CYC_PER_TICK;
    201a:	4403      	add	r3, r0
    201c:	6013      	str	r3, [r2, #0]
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    201e:	f001 bbf7 	b.w	3810 <sys_clock_announce>
    2022:	bf00      	nop
    2024:	20000290 	.word	0x20000290

00002028 <sys_clock_driver_init>:
	k_spin_unlock(&lock, key);
	return ret;
}

static int sys_clock_driver_init(const struct device *dev)
{
    2028:	b538      	push	{r3, r4, r5, lr}
}

NRF_STATIC_INLINE void nrf_rtc_prescaler_set(NRF_RTC_Type * p_reg, uint32_t val)
{
    NRFX_ASSERT(val <= (RTC_PRESCALER_PRESCALER_Msk >> RTC_PRESCALER_PRESCALER_Pos));
    p_reg->PRESCALER = val;
    202a:	4c0f      	ldr	r4, [pc, #60]	; (2068 <sys_clock_driver_init+0x40>)
    202c:	2500      	movs	r5, #0
    p_reg->INTENSET = mask;
    202e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    p_reg->PRESCALER = val;
    2032:	f8c4 5508 	str.w	r5, [r4, #1288]	; 0x508
    p_reg->INTENSET = mask;
    2036:	f8c4 3304 	str.w	r3, [r4, #772]	; 0x304
    203a:	4b0c      	ldr	r3, [pc, #48]	; (206c <sys_clock_driver_init+0x44>)
    203c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    2040:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
	}

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    2044:	2101      	movs	r1, #1
    2046:	462a      	mov	r2, r5
    2048:	2011      	movs	r0, #17
    204a:	f7fe ffe7 	bl	101c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    204e:	2011      	movs	r0, #17
    2050:	f7fe ffc6 	bl	fe0 <arch_irq_enable>
    return (uint32_t)p_reg + task;
}

NRF_STATIC_INLINE void nrf_rtc_task_trigger(NRF_RTC_Type * p_reg, nrf_rtc_task_t task)
{
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    2054:	2301      	movs	r3, #1

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    2056:	4a06      	ldr	r2, [pc, #24]	; (2070 <sys_clock_driver_init+0x48>)
    2058:	60a3      	str	r3, [r4, #8]
	if (!IS_ENABLED(CONFIG_TICKLESS_KERNEL)) {
		compare_set(0, counter() + CYC_PER_TICK,
			    sys_clock_timeout_handler, NULL);
	}

	z_nrf_clock_control_lf_on(mode);
    205a:	2002      	movs	r0, #2
    205c:	6023      	str	r3, [r4, #0]
	int_mask = BIT_MASK(CHAN_COUNT);
    205e:	6013      	str	r3, [r2, #0]
	z_nrf_clock_control_lf_on(mode);
    2060:	f7ff fc10 	bl	1884 <z_nrf_clock_control_lf_on>

	return 0;
}
    2064:	4628      	mov	r0, r5
    2066:	bd38      	pop	{r3, r4, r5, pc}
    2068:	40011000 	.word	0x40011000
    206c:	e000e100 	.word	0xe000e100
    2070:	2000028c 	.word	0x2000028c

00002074 <set_absolute_alarm>:
{
    2074:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2078:	0086      	lsls	r6, r0, #2
    207a:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    207e:	f100 0450 	add.w	r4, r0, #80	; 0x50
    2082:	f506 3688 	add.w	r6, r6, #69632	; 0x11000
    2086:	00a4      	lsls	r4, r4, #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2088:	b2a4      	uxth	r4, r4
    208a:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    208e:	f44f 3780 	mov.w	r7, #65536	; 0x10000
    return p_reg->CC[ch];
    2092:	f8d6 3540 	ldr.w	r3, [r6, #1344]	; 0x540
     return p_reg->COUNTER;
    2096:	f8df 806c 	ldr.w	r8, [pc, #108]	; 2104 <set_absolute_alarm+0x90>
	uint32_t cc_val = abs_val & COUNTER_MAX;
    209a:	f021 457f 	bic.w	r5, r1, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    209e:	f504 3488 	add.w	r4, r4, #69632	; 0x11000
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    20a2:	4087      	lsls	r7, r0
     return p_reg->COUNTER;
    20a4:	f8d8 9504 	ldr.w	r9, [r8, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    20a8:	eba3 0309 	sub.w	r3, r3, r9
    20ac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    20b0:	f029 427f 	bic.w	r2, r9, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    20b4:	2b01      	cmp	r3, #1
    p_reg->CC[ch] = cc_val;
    20b6:	f8c6 2540 	str.w	r2, [r6, #1344]	; 0x540
    20ba:	d102      	bne.n	20c2 <set_absolute_alarm+0x4e>
	z_impl_k_busy_wait(usec_to_wait);
    20bc:	2013      	movs	r0, #19
    20be:	f002 f90c 	bl	42da <z_impl_k_busy_wait>
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    20c2:	f109 0202 	add.w	r2, r9, #2
	return (a - b) & COUNTER_MAX;
    20c6:	1aab      	subs	r3, r5, r2
    20c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
			cc_val = now + 2;
    20cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
    20d0:	bf88      	it	hi
    20d2:	4615      	movhi	r5, r2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    20d4:	2300      	movs	r3, #0
    20d6:	6023      	str	r3, [r4, #0]
    20d8:	6823      	ldr	r3, [r4, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    20da:	f8c8 7344 	str.w	r7, [r8, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    20de:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    20e2:	f8c6 3540 	str.w	r3, [r6, #1344]	; 0x540
     return p_reg->COUNTER;
    20e6:	f8d8 3504 	ldr.w	r3, [r8, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    20ea:	4599      	cmp	r9, r3
    20ec:	d006      	beq.n	20fc <set_absolute_alarm+0x88>
	return (a - b) & COUNTER_MAX;
    20ee:	1aeb      	subs	r3, r5, r3
    20f0:	3b02      	subs	r3, #2
    20f2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    20f6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
    20fa:	d801      	bhi.n	2100 <set_absolute_alarm+0x8c>
}
    20fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		prev_cc = cc_val;
    2100:	462b      	mov	r3, r5
    2102:	e7cf      	b.n	20a4 <set_absolute_alarm+0x30>
    2104:	40011000 	.word	0x40011000

00002108 <rtc_nrf_isr>:
{
    2108:	b570      	push	{r4, r5, r6, lr}
    210a:	4d15      	ldr	r5, [pc, #84]	; (2160 <rtc_nrf_isr+0x58>)
    return p_reg->INTENSET & mask;
    210c:	4c15      	ldr	r4, [pc, #84]	; (2164 <rtc_nrf_isr+0x5c>)
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    210e:	2600      	movs	r6, #0
    2110:	682b      	ldr	r3, [r5, #0]
    2112:	2000      	movs	r0, #0
    2114:	b106      	cbz	r6, 2118 <rtc_nrf_isr+0x10>
}
    2116:	bd70      	pop	{r4, r5, r6, pc}
    2118:	f8d4 2304 	ldr.w	r2, [r4, #772]	; 0x304
		if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan)) &&
    211c:	03d2      	lsls	r2, r2, #15
    211e:	d5fa      	bpl.n	2116 <rtc_nrf_isr+0xe>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2120:	f8d4 2140 	ldr.w	r2, [r4, #320]	; 0x140
    2124:	2a00      	cmp	r2, #0
    2126:	d0f6      	beq.n	2116 <rtc_nrf_isr+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    2128:	f8c4 6140 	str.w	r6, [r4, #320]	; 0x140
    212c:	f8d4 2140 	ldr.w	r2, [r4, #320]	; 0x140
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    2130:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    2134:	f8c4 2348 	str.w	r2, [r4, #840]	; 0x348
    return p_reg->CC[ch];
    2138:	f8d4 1540 	ldr.w	r1, [r4, #1344]	; 0x540
     return p_reg->COUNTER;
    213c:	f8d4 6504 	ldr.w	r6, [r4, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    2140:	1a72      	subs	r2, r6, r1
    2142:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
				cc_val = now;
    2146:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
    214a:	bf88      	it	hi
    214c:	4631      	movhi	r1, r6
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
    214e:	2601      	movs	r6, #1
			if (handler) {
    2150:	b11b      	cbz	r3, 215a <rtc_nrf_isr+0x52>
				handler(chan, cc_val,
    2152:	686a      	ldr	r2, [r5, #4]
    2154:	6028      	str	r0, [r5, #0]
    2156:	4798      	blx	r3
    2158:	e7da      	b.n	2110 <rtc_nrf_isr+0x8>
    215a:	602b      	str	r3, [r5, #0]
}
    215c:	e7db      	b.n	2116 <rtc_nrf_isr+0xe>
    215e:	bf00      	nop
    2160:	20000284 	.word	0x20000284
    2164:	40011000 	.word	0x40011000

00002168 <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    2168:	4a13      	ldr	r2, [pc, #76]	; (21b8 <sys_clock_set_timeout+0x50>)
    216a:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
    216e:	bf14      	ite	ne
    2170:	4603      	movne	r3, r0
    2172:	4613      	moveq	r3, r2
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    2174:	3b01      	subs	r3, #1
    2176:	2b00      	cmp	r3, #0
    2178:	dd1c      	ble.n	21b4 <sys_clock_set_timeout+0x4c>
    217a:	4293      	cmp	r3, r2
    217c:	bfa8      	it	ge
    217e:	4613      	movge	r3, r2
    2180:	4a0e      	ldr	r2, [pc, #56]	; (21bc <sys_clock_set_timeout+0x54>)
    2182:	f8d2 0504 	ldr.w	r0, [r2, #1284]	; 0x504
	uint32_t unannounced = counter_sub(counter(), last_count);
    2186:	4a0e      	ldr	r2, [pc, #56]	; (21c0 <sys_clock_set_timeout+0x58>)
    2188:	6811      	ldr	r1, [r2, #0]
	return (a - b) & COUNTER_MAX;
    218a:	1a40      	subs	r0, r0, r1
		ticks = 0;
    218c:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
	return (a - b) & COUNTER_MAX;
    2190:	f020 427f 	bic.w	r2, r0, #4278190080	; 0xff000000
		ticks = 0;
    2194:	bf18      	it	ne
    2196:	2300      	movne	r3, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    2198:	3201      	adds	r2, #1
    219a:	4413      	add	r3, r2
	cc_data[chan].callback = handler;
    219c:	4a09      	ldr	r2, [pc, #36]	; (21c4 <sys_clock_set_timeout+0x5c>)
    219e:	480a      	ldr	r0, [pc, #40]	; (21c8 <sys_clock_set_timeout+0x60>)
    21a0:	6010      	str	r0, [r2, #0]
	cc_data[chan].user_context = user_data;
    21a2:	2000      	movs	r0, #0
    21a4:	6050      	str	r0, [r2, #4]
	set_absolute_alarm(chan, cc_value);
    21a6:	4a04      	ldr	r2, [pc, #16]	; (21b8 <sys_clock_set_timeout+0x50>)
    21a8:	4293      	cmp	r3, r2
    21aa:	bf94      	ite	ls
    21ac:	18c9      	addls	r1, r1, r3
    21ae:	1889      	addhi	r1, r1, r2
    21b0:	f7ff bf60 	b.w	2074 <set_absolute_alarm>
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    21b4:	2300      	movs	r3, #0
    21b6:	e7e3      	b.n	2180 <sys_clock_set_timeout+0x18>
    21b8:	007fffff 	.word	0x007fffff
    21bc:	40011000 	.word	0x40011000
    21c0:	20000290 	.word	0x20000290
    21c4:	20000284 	.word	0x20000284
    21c8:	00002011 	.word	0x00002011

000021cc <sys_clock_elapsed>:
    21cc:	4b04      	ldr	r3, [pc, #16]	; (21e0 <sys_clock_elapsed+0x14>)
    21ce:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	return counter_sub(counter(), last_count) / CYC_PER_TICK;
    21d2:	4b04      	ldr	r3, [pc, #16]	; (21e4 <sys_clock_elapsed+0x18>)
	return (a - b) & COUNTER_MAX;
    21d4:	681b      	ldr	r3, [r3, #0]
    21d6:	1ac0      	subs	r0, r0, r3
}
    21d8:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    21dc:	4770      	bx	lr
    21de:	bf00      	nop
    21e0:	40011000 	.word	0x40011000
    21e4:	20000290 	.word	0x20000290

000021e8 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    21e8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    21ec:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    21f0:	2a08      	cmp	r2, #8
    21f2:	d106      	bne.n	2202 <nrf52_errata_103+0x1a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    21f4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
                switch(var2)
    21f8:	2b05      	cmp	r3, #5
    21fa:	d802      	bhi.n	2202 <nrf52_errata_103+0x1a>
    21fc:	4a02      	ldr	r2, [pc, #8]	; (2208 <nrf52_errata_103+0x20>)
    21fe:	5cd0      	ldrb	r0, [r2, r3]
    2200:	4770      	bx	lr
        return false;
    2202:	2000      	movs	r0, #0
}
    2204:	4770      	bx	lr
    2206:	bf00      	nop
    2208:	000046b4 	.word	0x000046b4

0000220c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    220c:	4a02      	ldr	r2, [pc, #8]	; (2218 <nvmc_wait+0xc>)
    220e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    2212:	2b00      	cmp	r3, #0
    2214:	d0fb      	beq.n	220e <nvmc_wait+0x2>
}
    2216:	4770      	bx	lr
    2218:	4001e000 	.word	0x4001e000

0000221c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    221c:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    221e:	f001 fe98 	bl	3f52 <nrf52_errata_136>
    2222:	b140      	cbz	r0, 2236 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    2224:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2228:	2200      	movs	r2, #0
    222a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    222e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    2232:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    2236:	f001 fe8c 	bl	3f52 <nrf52_errata_136>
    223a:	2800      	cmp	r0, #0
    223c:	d046      	beq.n	22cc <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    223e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    2242:	4b60      	ldr	r3, [pc, #384]	; (23c4 <SystemInit+0x1a8>)
    2244:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    2248:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    224c:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    2250:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    2254:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    2258:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    225c:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    2260:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    2264:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    2268:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    226c:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    2270:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    2274:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    2278:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    227c:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    2280:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    2284:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    2288:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    228c:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    2290:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    2294:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    2298:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    229c:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    22a0:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    22a4:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    22a8:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    22ac:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    22b0:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    22b4:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    22b8:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    22bc:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    22c0:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    22c4:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    22c8:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    22cc:	f7ff ff8c 	bl	21e8 <nrf52_errata_103>
    22d0:	b118      	cbz	r0, 22da <SystemInit+0xbe>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    22d2:	4b3d      	ldr	r3, [pc, #244]	; (23c8 <SystemInit+0x1ac>)
    22d4:	4a3d      	ldr	r2, [pc, #244]	; (23cc <SystemInit+0x1b0>)
    22d6:	f8c3 268c 	str.w	r2, [r3, #1676]	; 0x68c
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    22da:	f7ff ff85 	bl	21e8 <nrf52_errata_103>
    22de:	b118      	cbz	r0, 22e8 <SystemInit+0xcc>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    22e0:	4b3b      	ldr	r3, [pc, #236]	; (23d0 <SystemInit+0x1b4>)
    22e2:	22fb      	movs	r2, #251	; 0xfb
    22e4:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    22e8:	f7ff ff7e 	bl	21e8 <nrf52_errata_103>
    22ec:	b170      	cbz	r0, 230c <SystemInit+0xf0>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    22ee:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    22f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    22f6:	f8d1 2ee4 	ldr.w	r2, [r1, #3812]	; 0xee4
    22fa:	f8d3 3258 	ldr.w	r3, [r3, #600]	; 0x258
    22fe:	f022 020f 	bic.w	r2, r2, #15
    2302:	f003 030f 	and.w	r3, r3, #15
    2306:	4313      	orrs	r3, r2
    2308:	f8c1 3ee4 	str.w	r3, [r1, #3812]	; 0xee4
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    230c:	f7ff ff6c 	bl	21e8 <nrf52_errata_103>
    2310:	b120      	cbz	r0, 231c <SystemInit+0x100>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    2312:	4b30      	ldr	r3, [pc, #192]	; (23d4 <SystemInit+0x1b8>)
    2314:	f44f 7200 	mov.w	r2, #512	; 0x200
    2318:	f8c3 2640 	str.w	r2, [r3, #1600]	; 0x640
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    231c:	f001 fe19 	bl	3f52 <nrf52_errata_136>
    2320:	b148      	cbz	r0, 2336 <SystemInit+0x11a>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    2322:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2326:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    232a:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    232c:	bf44      	itt	mi
    232e:	f06f 0201 	mvnmi.w	r2, #1
    2332:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    2336:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    233a:	f8d3 2130 	ldr.w	r2, [r3, #304]	; 0x130
    233e:	2a08      	cmp	r2, #8
    2340:	d10e      	bne.n	2360 <SystemInit+0x144>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    2342:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
            {
                switch(var2)
    2346:	2b05      	cmp	r3, #5
    2348:	d802      	bhi.n	2350 <SystemInit+0x134>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    234a:	4a23      	ldr	r2, [pc, #140]	; (23d8 <SystemInit+0x1bc>)
    234c:	5cd3      	ldrb	r3, [r2, r3]
    234e:	b13b      	cbz	r3, 2360 <SystemInit+0x144>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    2350:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2354:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    2358:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    235c:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2360:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    2364:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    2368:	2a00      	cmp	r2, #0
    236a:	db03      	blt.n	2374 <SystemInit+0x158>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    236c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    2370:	2b00      	cmp	r3, #0
    2372:	da22      	bge.n	23ba <SystemInit+0x19e>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2374:	4919      	ldr	r1, [pc, #100]	; (23dc <SystemInit+0x1c0>)
    2376:	2301      	movs	r3, #1
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2378:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    237c:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2380:	2412      	movs	r4, #18
    nvmc_wait();
    2382:	f7ff ff43 	bl	220c <nvmc_wait>
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    2386:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    238a:	f7ff ff3f 	bl	220c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    238e:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    2392:	f7ff ff3b 	bl	220c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    2396:	2300      	movs	r3, #0
    2398:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    239c:	f7ff ff36 	bl	220c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    23a0:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    23a4:	490e      	ldr	r1, [pc, #56]	; (23e0 <SystemInit+0x1c4>)
    23a6:	4b0f      	ldr	r3, [pc, #60]	; (23e4 <SystemInit+0x1c8>)
    23a8:	68ca      	ldr	r2, [r1, #12]
    23aa:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    23ae:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    23b0:	60cb      	str	r3, [r1, #12]
    23b2:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    23b6:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    23b8:	e7fd      	b.n	23b6 <SystemInit+0x19a>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    23ba:	4b0b      	ldr	r3, [pc, #44]	; (23e8 <SystemInit+0x1cc>)
    23bc:	4a0b      	ldr	r2, [pc, #44]	; (23ec <SystemInit+0x1d0>)
    23be:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    23c0:	bd10      	pop	{r4, pc}
    23c2:	bf00      	nop
    23c4:	4000c000 	.word	0x4000c000
    23c8:	40005000 	.word	0x40005000
    23cc:	00038148 	.word	0x00038148
    23d0:	4000f000 	.word	0x4000f000
    23d4:	40029000 	.word	0x40029000
    23d8:	000046ae 	.word	0x000046ae
    23dc:	4001e000 	.word	0x4001e000
    23e0:	e000ed00 	.word	0xe000ed00
    23e4:	05fa0004 	.word	0x05fa0004
    23e8:	20000030 	.word	0x20000030
    23ec:	03d09000 	.word	0x03d09000

000023f0 <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    23f0:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    23f2:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    23f4:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    23f6:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    23fa:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    23fc:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    2400:	d014      	beq.n	242c <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    2402:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    2406:	fa05 f204 	lsl.w	r2, r5, r4
    240a:	ea23 0202 	bic.w	r2, r3, r2
    240e:	e850 6f00 	ldrex	r6, [r0]
    2412:	429e      	cmp	r6, r3
    2414:	d104      	bne.n	2420 <nrfx_flag32_alloc+0x30>
    2416:	e840 2c00 	strex	ip, r2, [r0]
    241a:	f1bc 0f00 	cmp.w	ip, #0
    241e:	d1f6      	bne.n	240e <nrfx_flag32_alloc+0x1e>
    2420:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2424:	d1e6      	bne.n	23f4 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    2426:	4802      	ldr	r0, [pc, #8]	; (2430 <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    2428:	700c      	strb	r4, [r1, #0]
}
    242a:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    242c:	4801      	ldr	r0, [pc, #4]	; (2434 <nrfx_flag32_alloc+0x44>)
    242e:	e7fc      	b.n	242a <nrfx_flag32_alloc+0x3a>
    2430:	0bad0000 	.word	0x0bad0000
    2434:	0bad0002 	.word	0x0bad0002

00002438 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    2438:	6803      	ldr	r3, [r0, #0]
    243a:	40cb      	lsrs	r3, r1
    243c:	07db      	lsls	r3, r3, #31
{
    243e:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    2440:	d415      	bmi.n	246e <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    2442:	2301      	movs	r3, #1
    2444:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    2448:	6803      	ldr	r3, [r0, #0]
    244a:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    244e:	ea41 0203 	orr.w	r2, r1, r3
    2452:	e850 4f00 	ldrex	r4, [r0]
    2456:	429c      	cmp	r4, r3
    2458:	d104      	bne.n	2464 <nrfx_flag32_free+0x2c>
    245a:	e840 2c00 	strex	ip, r2, [r0]
    245e:	f1bc 0f00 	cmp.w	ip, #0
    2462:	d1f6      	bne.n	2452 <nrfx_flag32_free+0x1a>
    2464:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    2468:	d1ee      	bne.n	2448 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    246a:	4802      	ldr	r0, [pc, #8]	; (2474 <nrfx_flag32_free+0x3c>)
}
    246c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    246e:	4802      	ldr	r0, [pc, #8]	; (2478 <nrfx_flag32_free+0x40>)
    2470:	e7fc      	b.n	246c <nrfx_flag32_free+0x34>
    2472:	bf00      	nop
    2474:	0bad0000 	.word	0x0bad0000
    2478:	0bad0004 	.word	0x0bad0004

0000247c <nrfx_clock_init>:
nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    NRFX_ASSERT(event_handler);

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    247c:	4b04      	ldr	r3, [pc, #16]	; (2490 <nrfx_clock_init+0x14>)
    247e:	791a      	ldrb	r2, [r3, #4]
    2480:	b922      	cbnz	r2, 248c <nrfx_clock_init+0x10>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    2482:	2201      	movs	r2, #1
        m_clock_cb.event_handler = event_handler;
    2484:	6018      	str	r0, [r3, #0]
        m_clock_cb.module_initialized = true;
    2486:	809a      	strh	r2, [r3, #4]
    nrfx_err_t err_code = NRFX_SUCCESS;
    2488:	4802      	ldr	r0, [pc, #8]	; (2494 <nrfx_clock_init+0x18>)
    248a:	4770      	bx	lr
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    248c:	4802      	ldr	r0, [pc, #8]	; (2498 <nrfx_clock_init+0x1c>)
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    248e:	4770      	bx	lr
    2490:	20000294 	.word	0x20000294
    2494:	0bad0000 	.word	0x0bad0000
    2498:	0bad000c 	.word	0x0bad000c

0000249c <nrfx_clock_stop>:
            break;
    }
}

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    249c:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    switch (domain)
    249e:	b110      	cbz	r0, 24a6 <nrfx_clock_stop+0xa>
    24a0:	2801      	cmp	r0, #1
    24a2:	d017      	beq.n	24d4 <nrfx_clock_stop+0x38>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    24a4:	bd38      	pop	{r3, r4, r5, pc}
    p_reg->INTENCLR = mask;
    24a6:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    24aa:	2302      	movs	r3, #2
    24ac:	f8c4 3308 	str.w	r3, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24b0:	f8c4 0104 	str.w	r0, [r4, #260]	; 0x104
    24b4:	f8d4 3104 	ldr.w	r3, [r4, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    24b8:	2301      	movs	r3, #1
    24ba:	60e3      	str	r3, [r4, #12]
    24bc:	f242 7510 	movw	r5, #10000	; 0x2710
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    24c0:	f8d4 3418 	ldr.w	r3, [r4, #1048]	; 0x418
    24c4:	03db      	lsls	r3, r3, #15
    24c6:	d5ed      	bpl.n	24a4 <nrfx_clock_stop+0x8>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    24c8:	2001      	movs	r0, #1
    24ca:	f001 fd4c 	bl	3f66 <nrfx_busy_wait>
    24ce:	3d01      	subs	r5, #1
    24d0:	d1f6      	bne.n	24c0 <nrfx_clock_stop+0x24>
    24d2:	e7e7      	b.n	24a4 <nrfx_clock_stop+0x8>
    p_reg->INTENCLR = mask;
    24d4:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24d8:	2300      	movs	r3, #0
    p_reg->INTENCLR = mask;
    24da:	f8c4 0308 	str.w	r0, [r4, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    24de:	f8c4 3100 	str.w	r3, [r4, #256]	; 0x100
    24e2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    24e6:	6060      	str	r0, [r4, #4]
    24e8:	f242 7510 	movw	r5, #10000	; 0x2710
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    24ec:	f8d4 340c 	ldr.w	r3, [r4, #1036]	; 0x40c
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    24f0:	f8d4 240c 	ldr.w	r2, [r4, #1036]	; 0x40c
    24f4:	03d2      	lsls	r2, r2, #15
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    24f6:	f003 0301 	and.w	r3, r3, #1
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    24fa:	d505      	bpl.n	2508 <nrfx_clock_stop+0x6c>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    24fc:	b123      	cbz	r3, 2508 <nrfx_clock_stop+0x6c>
    24fe:	2001      	movs	r0, #1
    2500:	f001 fd31 	bl	3f66 <nrfx_busy_wait>
    2504:	3d01      	subs	r5, #1
    2506:	d1f1      	bne.n	24ec <nrfx_clock_stop+0x50>
            m_clock_cb.hfclk_started = false;
    2508:	4b01      	ldr	r3, [pc, #4]	; (2510 <nrfx_clock_stop+0x74>)
    250a:	2200      	movs	r2, #0
    250c:	715a      	strb	r2, [r3, #5]
    250e:	e7c9      	b.n	24a4 <nrfx_clock_stop+0x8>
    2510:	20000294 	.word	0x20000294

00002514 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    2514:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    2518:	b510      	push	{r4, lr}
    251a:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    251e:	b16a      	cbz	r2, 253c <nrfx_power_clock_irq_handler+0x28>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2520:	2200      	movs	r2, #0
    2522:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    2526:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENCLR = mask;
    252a:	2201      	movs	r2, #1
    252c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    2530:	4b11      	ldr	r3, [pc, #68]	; (2578 <nrfx_power_clock_irq_handler+0x64>)
    2532:	7958      	ldrb	r0, [r3, #5]
    2534:	b910      	cbnz	r0, 253c <nrfx_power_clock_irq_handler+0x28>
        {
            m_clock_cb.hfclk_started = true;
    2536:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    2538:	681b      	ldr	r3, [r3, #0]
    253a:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    253c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    2540:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    2544:	b172      	cbz	r2, 2564 <nrfx_power_clock_irq_handler+0x50>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    2546:	2200      	movs	r2, #0
    2548:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    254c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    2550:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    2554:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    2558:	0792      	lsls	r2, r2, #30
    255a:	d104      	bne.n	2566 <nrfx_power_clock_irq_handler+0x52>
    p_reg->LFCLKSRC = (uint32_t)(source);
    255c:	2201      	movs	r2, #1
    255e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    2562:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    2564:	bd10      	pop	{r4, pc}
    p_reg->INTENCLR = mask;
    2566:	2202      	movs	r2, #2
    2568:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    256c:	4b02      	ldr	r3, [pc, #8]	; (2578 <nrfx_power_clock_irq_handler+0x64>)
}
    256e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    2572:	681b      	ldr	r3, [r3, #0]
    2574:	2001      	movs	r0, #1
    2576:	4718      	bx	r3
    2578:	20000294 	.word	0x20000294

0000257c <nrf_gpio_pin_port_decode>:
    uint32_t pin_number = *p_pin;
    257c:	6803      	ldr	r3, [r0, #0]
    *p_pin = pin_number & 0x1F;
    257e:	f003 021f 	and.w	r2, r3, #31
    return pin_number >> 5;
    2582:	095b      	lsrs	r3, r3, #5
        case 1: return NRF_P1;
    2584:	2b01      	cmp	r3, #1
    *p_pin = pin_number & 0x1F;
    2586:	6002      	str	r2, [r0, #0]
}
    2588:	4802      	ldr	r0, [pc, #8]	; (2594 <nrf_gpio_pin_port_decode+0x18>)
    258a:	bf18      	it	ne
    258c:	f04f 40a0 	movne.w	r0, #1342177280	; 0x50000000
    2590:	4770      	bx	lr
    2592:	bf00      	nop
    2594:	50000300 	.word	0x50000300

00002598 <pin_in_use_by_te>:
 *
 * @return True if pin uses GPIOTE task/event.
 */
static bool pin_in_use_by_te(uint32_t pin)
{
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    2598:	4b03      	ldr	r3, [pc, #12]	; (25a8 <pin_in_use_by_te+0x10>)
    259a:	3008      	adds	r0, #8
    259c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
}
    25a0:	f3c0 1040 	ubfx	r0, r0, #5, #1
    25a4:	4770      	bx	lr
    25a6:	bf00      	nop
    25a8:	20000034 	.word	0x20000034

000025ac <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    25ac:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    25ae:	f100 0308 	add.w	r3, r0, #8
    25b2:	4c0c      	ldr	r4, [pc, #48]	; (25e4 <call_handler+0x38>)
    25b4:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    25b8:	05da      	lsls	r2, r3, #23
{
    25ba:	4605      	mov	r5, r0
    25bc:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    25be:	d507      	bpl.n	25d0 <call_handler+0x24>
    25c0:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    25c4:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    25c8:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    25cc:	6852      	ldr	r2, [r2, #4]
    25ce:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    25d0:	68a3      	ldr	r3, [r4, #8]
    25d2:	b12b      	cbz	r3, 25e0 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    25d4:	68e2      	ldr	r2, [r4, #12]
    25d6:	4631      	mov	r1, r6
    25d8:	4628      	mov	r0, r5
    }
}
    25da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    25de:	4718      	bx	r3
}
    25e0:	bd70      	pop	{r4, r5, r6, pc}
    25e2:	bf00      	nop
    25e4:	20000034 	.word	0x20000034

000025e8 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    25e8:	4a12      	ldr	r2, [pc, #72]	; (2634 <release_handler+0x4c>)
    25ea:	3008      	adds	r0, #8
{
    25ec:	b410      	push	{r4}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    25ee:	f832 3010 	ldrh.w	r3, [r2, r0, lsl #1]
    25f2:	05d9      	lsls	r1, r3, #23
    25f4:	d51b      	bpl.n	262e <release_handler+0x46>
    25f6:	f3c3 2143 	ubfx	r1, r3, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    25fa:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    25fe:	f822 3010 	strh.w	r3, [r2, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    2602:	f102 0410 	add.w	r4, r2, #16
    2606:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    2608:	f834 3b02 	ldrh.w	r3, [r4], #2
    260c:	f413 7f80 	tst.w	r3, #256	; 0x100
    2610:	d003      	beq.n	261a <release_handler+0x32>
    2612:	f3c3 2343 	ubfx	r3, r3, #9, #4
    2616:	4299      	cmp	r1, r3
    2618:	d009      	beq.n	262e <release_handler+0x46>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    261a:	3001      	adds	r0, #1
    261c:	2830      	cmp	r0, #48	; 0x30
    261e:	d1f3      	bne.n	2608 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    2620:	2300      	movs	r3, #0
    2622:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    2626:	4804      	ldr	r0, [pc, #16]	; (2638 <release_handler+0x50>)
}
    2628:	bc10      	pop	{r4}
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    262a:	f7ff bf05 	b.w	2438 <nrfx_flag32_free>
}
    262e:	bc10      	pop	{r4}
    2630:	4770      	bx	lr
    2632:	bf00      	nop
    2634:	20000034 	.word	0x20000034
    2638:	200000a8 	.word	0x200000a8

0000263c <pin_handler_trigger_uninit>:
{
    263c:	b538      	push	{r3, r4, r5, lr}
    263e:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    2640:	f7ff ffaa 	bl	2598 <pin_in_use_by_te>
    2644:	4c09      	ldr	r4, [pc, #36]	; (266c <pin_handler_trigger_uninit+0x30>)
    2646:	f102 0508 	add.w	r5, r2, #8
    264a:	b140      	cbz	r0, 265e <pin_handler_trigger_uninit+0x22>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    264c:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    2650:	4907      	ldr	r1, [pc, #28]	; (2670 <pin_handler_trigger_uninit+0x34>)
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    2652:	0b5b      	lsrs	r3, r3, #13
    2654:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    2658:	2000      	movs	r0, #0
    265a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
    release_handler(pin);
    265e:	4610      	mov	r0, r2
    2660:	f7ff ffc2 	bl	25e8 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    2664:	2300      	movs	r3, #0
    2666:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    266a:	bd38      	pop	{r3, r4, r5, pc}
    266c:	20000034 	.word	0x20000034
    2670:	40006000 	.word	0x40006000

00002674 <nrfx_gpiote_input_configure>:
{
    2674:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
    2678:	4604      	mov	r4, r0
    267a:	4617      	mov	r7, r2
    267c:	461d      	mov	r5, r3
    if (p_input_config)
    267e:	b321      	cbz	r1, 26ca <nrfx_gpiote_input_configure+0x56>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2680:	4e4e      	ldr	r6, [pc, #312]	; (27bc <nrfx_gpiote_input_configure+0x148>)
    2682:	f100 0808 	add.w	r8, r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    2686:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    268a:	079b      	lsls	r3, r3, #30
    268c:	d506      	bpl.n	269c <nrfx_gpiote_input_configure+0x28>
    268e:	f7ff ff83 	bl	2598 <pin_in_use_by_te>
        if (pin_is_task_output(pin))
    2692:	b118      	cbz	r0, 269c <nrfx_gpiote_input_configure+0x28>
                return NRFX_ERROR_INVALID_PARAM;
    2694:	484a      	ldr	r0, [pc, #296]	; (27c0 <nrfx_gpiote_input_configure+0x14c>)
}
    2696:	b004      	add	sp, #16
    2698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    269c:	2300      	movs	r3, #0
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    269e:	e9cd 3300 	strd	r3, r3, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    26a2:	f88d 300e 	strb.w	r3, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    26a6:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    26aa:	f10d 020f 	add.w	r2, sp, #15
    26ae:	460b      	mov	r3, r1
    26b0:	4620      	mov	r0, r4
    26b2:	f10d 010e 	add.w	r1, sp, #14
    26b6:	f001 fc8e 	bl	3fd6 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    26ba:	f836 3018 	ldrh.w	r3, [r6, r8, lsl #1]
    26be:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    26c2:	f043 0301 	orr.w	r3, r3, #1
    26c6:	f826 3018 	strh.w	r3, [r6, r8, lsl #1]
    if (p_trigger_config)
    26ca:	b197      	cbz	r7, 26f2 <nrfx_gpiote_input_configure+0x7e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    26cc:	4b3b      	ldr	r3, [pc, #236]	; (27bc <nrfx_gpiote_input_configure+0x148>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    26ce:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    26d0:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    26d2:	f104 0008 	add.w	r0, r4, #8
    26d6:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    26da:	078f      	lsls	r7, r1, #30
    26dc:	d50c      	bpl.n	26f8 <nrfx_gpiote_input_configure+0x84>
            if (use_evt)
    26de:	2a00      	cmp	r2, #0
    26e0:	d1d8      	bne.n	2694 <nrfx_gpiote_input_configure+0x20>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    26e2:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    26e6:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    26ea:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    26ee:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    26f2:	bbcd      	cbnz	r5, 2768 <nrfx_gpiote_input_configure+0xf4>
    return NRFX_SUCCESS;
    26f4:	4833      	ldr	r0, [pc, #204]	; (27c4 <nrfx_gpiote_input_configure+0x150>)
    26f6:	e7ce      	b.n	2696 <nrfx_gpiote_input_configure+0x22>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    26f8:	f021 0120 	bic.w	r1, r1, #32
    26fc:	04c9      	lsls	r1, r1, #19
    26fe:	0cc9      	lsrs	r1, r1, #19
    2700:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    2704:	2a00      	cmp	r2, #0
    2706:	d0ec      	beq.n	26e2 <nrfx_gpiote_input_configure+0x6e>
                if (!edge)
    2708:	2e03      	cmp	r6, #3
    270a:	d8c3      	bhi.n	2694 <nrfx_gpiote_input_configure+0x20>
                uint8_t ch = *p_trigger_config->p_in_channel;
    270c:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    270e:	b92e      	cbnz	r6, 271c <nrfx_gpiote_input_configure+0xa8>
    2710:	4a2d      	ldr	r2, [pc, #180]	; (27c8 <nrfx_gpiote_input_configure+0x154>)
    2712:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    2716:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    271a:	e7e2      	b.n	26e2 <nrfx_gpiote_input_configure+0x6e>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    271c:	00ba      	lsls	r2, r7, #2
    271e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2722:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    2726:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    272a:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    272e:	f02c 0c03 	bic.w	ip, ip, #3
    2732:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    2736:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    273a:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    273e:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    2742:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2746:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    274a:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    274e:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    2752:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    2756:	ea4c 0c0e 	orr.w	ip, ip, lr
    275a:	f041 0120 	orr.w	r1, r1, #32
    275e:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    2762:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    2766:	e7bc      	b.n	26e2 <nrfx_gpiote_input_configure+0x6e>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    2768:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    276c:	4620      	mov	r0, r4
    276e:	f7ff ff3b 	bl	25e8 <release_handler>
    if (!handler)
    2772:	2e00      	cmp	r6, #0
    2774:	d0be      	beq.n	26f4 <nrfx_gpiote_input_configure+0x80>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    2776:	4d11      	ldr	r5, [pc, #68]	; (27bc <nrfx_gpiote_input_configure+0x148>)
    2778:	682b      	ldr	r3, [r5, #0]
    277a:	429e      	cmp	r6, r3
    277c:	d104      	bne.n	2788 <nrfx_gpiote_input_configure+0x114>
    277e:	686b      	ldr	r3, [r5, #4]
    2780:	429f      	cmp	r7, r3
    2782:	d101      	bne.n	2788 <nrfx_gpiote_input_configure+0x114>
    2784:	2200      	movs	r2, #0
    2786:	e00a      	b.n	279e <nrfx_gpiote_input_configure+0x12a>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    2788:	4810      	ldr	r0, [pc, #64]	; (27cc <nrfx_gpiote_input_configure+0x158>)
    278a:	f10d 010f 	add.w	r1, sp, #15
    278e:	f7ff fe2f 	bl	23f0 <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    2792:	4b0c      	ldr	r3, [pc, #48]	; (27c4 <nrfx_gpiote_input_configure+0x150>)
    2794:	4298      	cmp	r0, r3
    2796:	f47f af7e 	bne.w	2696 <nrfx_gpiote_input_configure+0x22>
        handler_id = (int32_t)id;
    279a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    279e:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    27a2:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    27a6:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    27a8:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    27aa:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    27ae:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    27b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    27b6:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    27ba:	e79b      	b.n	26f4 <nrfx_gpiote_input_configure+0x80>
    27bc:	20000034 	.word	0x20000034
    27c0:	0bad0004 	.word	0x0bad0004
    27c4:	0bad0000 	.word	0x0bad0000
    27c8:	40006000 	.word	0x40006000
    27cc:	200000a8 	.word	0x200000a8

000027d0 <nrfx_gpiote_output_configure>:
{
    27d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    27d2:	4604      	mov	r4, r0
    27d4:	b085      	sub	sp, #20
    27d6:	4615      	mov	r5, r2
    if (p_config)
    27d8:	b319      	cbz	r1, 2822 <nrfx_gpiote_output_configure+0x52>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    27da:	4e33      	ldr	r6, [pc, #204]	; (28a8 <nrfx_gpiote_output_configure+0xd8>)
    27dc:	f100 0708 	add.w	r7, r0, #8
    27e0:	f836 2017 	ldrh.w	r2, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    27e4:	0793      	lsls	r3, r2, #30
    27e6:	d403      	bmi.n	27f0 <nrfx_gpiote_output_configure+0x20>
    27e8:	f7ff fed6 	bl	2598 <pin_in_use_by_te>
    27ec:	2800      	cmp	r0, #0
    27ee:	d158      	bne.n	28a2 <nrfx_gpiote_output_configure+0xd2>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    27f0:	f012 0f1c 	tst.w	r2, #28
    27f4:	d002      	beq.n	27fc <nrfx_gpiote_output_configure+0x2c>
    27f6:	784b      	ldrb	r3, [r1, #1]
    27f8:	2b01      	cmp	r3, #1
    27fa:	d052      	beq.n	28a2 <nrfx_gpiote_output_configure+0xd2>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    27fc:	2301      	movs	r3, #1
    27fe:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    2802:	2300      	movs	r3, #0
    2804:	e9cd 1300 	strd	r1, r3, [sp]
    2808:	1c4a      	adds	r2, r1, #1
    280a:	1c8b      	adds	r3, r1, #2
    280c:	4620      	mov	r0, r4
    280e:	f10d 010f 	add.w	r1, sp, #15
    2812:	f001 fbe0 	bl	3fd6 <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    2816:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    281a:	f043 0303 	orr.w	r3, r3, #3
    281e:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    2822:	b915      	cbnz	r5, 282a <nrfx_gpiote_output_configure+0x5a>
    return NRFX_SUCCESS;
    2824:	4821      	ldr	r0, [pc, #132]	; (28ac <nrfx_gpiote_output_configure+0xdc>)
}
    2826:	b005      	add	sp, #20
    2828:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    282a:	4e1f      	ldr	r6, [pc, #124]	; (28a8 <nrfx_gpiote_output_configure+0xd8>)
    282c:	f104 0708 	add.w	r7, r4, #8
    2830:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    2834:	0783      	lsls	r3, r0, #30
    2836:	d534      	bpl.n	28a2 <nrfx_gpiote_output_configure+0xd2>
        uint32_t ch = p_task_config->task_ch;
    2838:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    283c:	4661      	mov	r1, ip
    283e:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    2840:	f020 0020 	bic.w	r0, r0, #32
    2844:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    2848:	04c0      	lsls	r0, r0, #19
    284a:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    284e:	0cc0      	lsrs	r0, r0, #19
    2850:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    2854:	2300      	movs	r3, #0
    2856:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    285a:	786a      	ldrb	r2, [r5, #1]
    285c:	2a00      	cmp	r2, #0
    285e:	d0e1      	beq.n	2824 <nrfx_gpiote_output_configure+0x54>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    2860:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    2864:	78ad      	ldrb	r5, [r5, #2]
    2866:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    286a:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    286e:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2872:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    2876:	0223      	lsls	r3, r4, #8
    2878:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    287c:	0412      	lsls	r2, r2, #16
    287e:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2882:	ea43 030e 	orr.w	r3, r3, lr
    2886:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    2888:	052a      	lsls	r2, r5, #20
    288a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    288e:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    2892:	4313      	orrs	r3, r2
    2894:	f040 0020 	orr.w	r0, r0, #32
    2898:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    289c:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    28a0:	e7c0      	b.n	2824 <nrfx_gpiote_output_configure+0x54>
            return NRFX_ERROR_INVALID_PARAM;
    28a2:	4803      	ldr	r0, [pc, #12]	; (28b0 <nrfx_gpiote_output_configure+0xe0>)
    28a4:	e7bf      	b.n	2826 <nrfx_gpiote_output_configure+0x56>
    28a6:	bf00      	nop
    28a8:	20000034 	.word	0x20000034
    28ac:	0bad0000 	.word	0x0bad0000
    28b0:	0bad0004 	.word	0x0bad0004

000028b4 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    28b4:	4b01      	ldr	r3, [pc, #4]	; (28bc <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    28b6:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    28ba:	4770      	bx	lr
    28bc:	20000034 	.word	0x20000034

000028c0 <nrfx_gpiote_channel_get>:
{
    28c0:	b508      	push	{r3, lr}
    28c2:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin))
    28c4:	f7ff fe68 	bl	2598 <pin_in_use_by_te>
    28c8:	b138      	cbz	r0, 28da <nrfx_gpiote_channel_get+0x1a>
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    28ca:	4b05      	ldr	r3, [pc, #20]	; (28e0 <nrfx_gpiote_channel_get+0x20>)
        return NRFX_SUCCESS;
    28cc:	4805      	ldr	r0, [pc, #20]	; (28e4 <nrfx_gpiote_channel_get+0x24>)
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    28ce:	3208      	adds	r2, #8
    28d0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    28d4:	0b5b      	lsrs	r3, r3, #13
    28d6:	700b      	strb	r3, [r1, #0]
}
    28d8:	bd08      	pop	{r3, pc}
        return NRFX_ERROR_INVALID_PARAM;
    28da:	4803      	ldr	r0, [pc, #12]	; (28e8 <nrfx_gpiote_channel_get+0x28>)
    28dc:	e7fc      	b.n	28d8 <nrfx_gpiote_channel_get+0x18>
    28de:	bf00      	nop
    28e0:	20000034 	.word	0x20000034
    28e4:	0bad0000 	.word	0x0bad0000
    28e8:	0bad0004 	.word	0x0bad0004

000028ec <nrfx_gpiote_init>:
{
    28ec:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    28ee:	4c0f      	ldr	r4, [pc, #60]	; (292c <nrfx_gpiote_init+0x40>)
    28f0:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    28f4:	b9bd      	cbnz	r5, 2926 <nrfx_gpiote_init+0x3a>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    28f6:	2260      	movs	r2, #96	; 0x60
    28f8:	4629      	mov	r1, r5
    28fa:	f104 0010 	add.w	r0, r4, #16
    28fe:	f001 f982 	bl	3c06 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    2902:	2006      	movs	r0, #6
    2904:	f7fe fb6c 	bl	fe0 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2908:	4b09      	ldr	r3, [pc, #36]	; (2930 <nrfx_gpiote_init+0x44>)
    return err_code;
    290a:	480a      	ldr	r0, [pc, #40]	; (2934 <nrfx_gpiote_init+0x48>)
    290c:	f8c3 517c 	str.w	r5, [r3, #380]	; 0x17c
    2910:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
    p_reg->INTENSET = mask;
    2914:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    2918:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    291c:	2301      	movs	r3, #1
    291e:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    2922:	6763      	str	r3, [r4, #116]	; 0x74
}
    2924:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    2926:	4804      	ldr	r0, [pc, #16]	; (2938 <nrfx_gpiote_init+0x4c>)
    2928:	e7fc      	b.n	2924 <nrfx_gpiote_init+0x38>
    292a:	bf00      	nop
    292c:	20000034 	.word	0x20000034
    2930:	40006000 	.word	0x40006000
    2934:	0bad0000 	.word	0x0bad0000
    2938:	0bad0005 	.word	0x0bad0005

0000293c <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    293c:	4b03      	ldr	r3, [pc, #12]	; (294c <nrfx_gpiote_is_init+0x10>)
    293e:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    2942:	3800      	subs	r0, #0
    2944:	bf18      	it	ne
    2946:	2001      	movne	r0, #1
    2948:	4770      	bx	lr
    294a:	bf00      	nop
    294c:	20000034 	.word	0x20000034

00002950 <nrfx_gpiote_channel_free>:
{
    2950:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    2952:	4801      	ldr	r0, [pc, #4]	; (2958 <nrfx_gpiote_channel_free+0x8>)
    2954:	f7ff bd70 	b.w	2438 <nrfx_flag32_free>
    2958:	200000a4 	.word	0x200000a4

0000295c <nrfx_gpiote_channel_alloc>:
{
    295c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    295e:	4801      	ldr	r0, [pc, #4]	; (2964 <nrfx_gpiote_channel_alloc+0x8>)
    2960:	f7ff bd46 	b.w	23f0 <nrfx_flag32_alloc>
    2964:	200000a4 	.word	0x200000a4

00002968 <nrfx_gpiote_trigger_enable>:
{
    2968:	b537      	push	{r0, r1, r2, r4, r5, lr}
    296a:	4604      	mov	r4, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    296c:	f7ff fe14 	bl	2598 <pin_in_use_by_te>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2970:	f104 0208 	add.w	r2, r4, #8
    2974:	4b1e      	ldr	r3, [pc, #120]	; (29f0 <nrfx_gpiote_trigger_enable+0x88>)
    2976:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    297a:	b1e8      	cbz	r0, 29b8 <nrfx_gpiote_trigger_enable+0x50>
    297c:	f013 0502 	ands.w	r5, r3, #2
    2980:	d11a      	bne.n	29b8 <nrfx_gpiote_trigger_enable+0x50>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2982:	0b5b      	lsrs	r3, r3, #13
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    2984:	009a      	lsls	r2, r3, #2
    return ((uint32_t)p_reg + event);
    2986:	f102 4080 	add.w	r0, r2, #1073741824	; 0x40000000
    298a:	f500 40c2 	add.w	r0, r0, #24832	; 0x6100
    298e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    2992:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2996:	6005      	str	r5, [r0, #0]
    2998:	6800      	ldr	r0, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    299a:	f8d2 0510 	ldr.w	r0, [r2, #1296]	; 0x510
    299e:	f040 0001 	orr.w	r0, r0, #1
    29a2:	f8c2 0510 	str.w	r0, [r2, #1296]	; 0x510
        if (int_enable)
    29a6:	b129      	cbz	r1, 29b4 <nrfx_gpiote_trigger_enable+0x4c>
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    29a8:	2201      	movs	r2, #1
    29aa:	fa02 f303 	lsl.w	r3, r2, r3
    p_reg->INTENSET = mask;
    29ae:	4a11      	ldr	r2, [pc, #68]	; (29f4 <nrfx_gpiote_trigger_enable+0x8c>)
    29b0:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    29b4:	b003      	add	sp, #12
    29b6:	bd30      	pop	{r4, r5, pc}
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    29b8:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    29bc:	2b04      	cmp	r3, #4
    29be:	d012      	beq.n	29e6 <nrfx_gpiote_trigger_enable+0x7e>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    29c0:	2b05      	cmp	r3, #5
    29c2:	d012      	beq.n	29ea <nrfx_gpiote_trigger_enable+0x82>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    29c4:	a801      	add	r0, sp, #4
    29c6:	9401      	str	r4, [sp, #4]
    29c8:	f7ff fdd8 	bl	257c <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    29cc:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    29ce:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    29d2:	40d9      	lsrs	r1, r3
    29d4:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    29d8:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    29da:	4620      	mov	r0, r4
}
    29dc:	b003      	add	sp, #12
    29de:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    29e2:	f001 bb3f 	b.w	4064 <nrf_gpio_cfg_sense_set>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    29e6:	2103      	movs	r1, #3
    29e8:	e7f7      	b.n	29da <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    29ea:	2102      	movs	r1, #2
    29ec:	e7f5      	b.n	29da <nrfx_gpiote_trigger_enable+0x72>
    29ee:	bf00      	nop
    29f0:	20000034 	.word	0x20000034
    29f4:	40006000 	.word	0x40006000

000029f8 <nrfx_gpiote_trigger_disable>:
{
    29f8:	b508      	push	{r3, lr}
    29fa:	4602      	mov	r2, r0
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    29fc:	f7ff fdcc 	bl	2598 <pin_in_use_by_te>
    2a00:	b1c0      	cbz	r0, 2a34 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    2a02:	f102 0108 	add.w	r1, r2, #8
    2a06:	4b0e      	ldr	r3, [pc, #56]	; (2a40 <nrfx_gpiote_trigger_disable+0x48>)
    2a08:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    2a0c:	0799      	lsls	r1, r3, #30
    2a0e:	d411      	bmi.n	2a34 <nrfx_gpiote_trigger_disable+0x3c>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    2a10:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    2a12:	2201      	movs	r2, #1
    2a14:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    2a16:	009b      	lsls	r3, r3, #2
    2a18:	490a      	ldr	r1, [pc, #40]	; (2a44 <nrfx_gpiote_trigger_disable+0x4c>)
    2a1a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2a1e:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    2a22:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    2a26:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    2a2a:	f022 0203 	bic.w	r2, r2, #3
    2a2e:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    2a32:	bd08      	pop	{r3, pc}
    2a34:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    2a38:	2100      	movs	r1, #0
    2a3a:	4610      	mov	r0, r2
    2a3c:	f001 bb12 	b.w	4064 <nrf_gpio_cfg_sense_set>
    2a40:	20000034 	.word	0x20000034
    2a44:	40006000 	.word	0x40006000

00002a48 <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2a48:	4b0e      	ldr	r3, [pc, #56]	; (2a84 <nrfx_gpiote_pin_uninit+0x3c>)
    2a4a:	f100 0208 	add.w	r2, r0, #8
{
    2a4e:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    2a50:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    2a54:	07db      	lsls	r3, r3, #31
{
    2a56:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    2a58:	d511      	bpl.n	2a7e <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    2a5a:	f7ff ffcd 	bl	29f8 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    2a5e:	4620      	mov	r0, r4
    2a60:	f7ff fdec 	bl	263c <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2a64:	a801      	add	r0, sp, #4
    2a66:	9401      	str	r4, [sp, #4]
    2a68:	f7ff fd88 	bl	257c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    2a6c:	9b01      	ldr	r3, [sp, #4]
    2a6e:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2a72:	2202      	movs	r2, #2
    2a74:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    2a78:	4803      	ldr	r0, [pc, #12]	; (2a88 <nrfx_gpiote_pin_uninit+0x40>)
}
    2a7a:	b002      	add	sp, #8
    2a7c:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    2a7e:	4803      	ldr	r0, [pc, #12]	; (2a8c <nrfx_gpiote_pin_uninit+0x44>)
    2a80:	e7fb      	b.n	2a7a <nrfx_gpiote_pin_uninit+0x32>
    2a82:	bf00      	nop
    2a84:	20000034 	.word	0x20000034
    2a88:	0bad0000 	.word	0x0bad0000
    2a8c:	0bad0004 	.word	0x0bad0004

00002a90 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    2a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2a94:	4b64      	ldr	r3, [pc, #400]	; (2c28 <nrfx_gpiote_irq_handler+0x198>)
    return p_reg->INTENSET & mask;
    2a96:	4865      	ldr	r0, [pc, #404]	; (2c2c <nrfx_gpiote_irq_handler+0x19c>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2a98:	4965      	ldr	r1, [pc, #404]	; (2c30 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t status = 0;
    2a9a:	2600      	movs	r6, #0
{
    2a9c:	b087      	sub	sp, #28
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    2a9e:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2aa0:	4634      	mov	r4, r6
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2aa2:	681d      	ldr	r5, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    2aa4:	b135      	cbz	r5, 2ab4 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    2aa6:	f8d0 5304 	ldr.w	r5, [r0, #772]	; 0x304
    2aaa:	4215      	tst	r5, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2aac:	bf1e      	ittt	ne
    2aae:	601c      	strne	r4, [r3, #0]
    2ab0:	681d      	ldrne	r5, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    2ab2:	4316      	orrne	r6, r2
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2ab4:	3304      	adds	r3, #4
    2ab6:	428b      	cmp	r3, r1
        }
        mask <<= 1;
    2ab8:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    2abc:	d1f1      	bne.n	2aa2 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    2abe:	f8df 816c 	ldr.w	r8, [pc, #364]	; 2c2c <nrfx_gpiote_irq_handler+0x19c>
    2ac2:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    2ac6:	2b00      	cmp	r3, #0
    2ac8:	f000 8091 	beq.w	2bee <nrfx_gpiote_irq_handler+0x15e>
        *p_masks = gpio_regs[i]->LATCH;
    2acc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    2ad0:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    2ad4:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    2ad6:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    2ada:	f8d3 2820 	ldr.w	r2, [r3, #2080]	; 0x820
    2ade:	9205      	str	r2, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    2ae0:	f8c3 2820 	str.w	r2, [r3, #2080]	; 0x820
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    2ae4:	2700      	movs	r7, #0
            while (latch[i])
    2ae6:	f10d 0910 	add.w	r9, sp, #16
    2aea:	017b      	lsls	r3, r7, #5
    2aec:	9300      	str	r3, [sp, #0]
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    2aee:	f04f 0a01 	mov.w	sl, #1
    2af2:	e049      	b.n	2b88 <nrfx_gpiote_irq_handler+0xf8>
                pin += 32 * i;
    2af4:	9b00      	ldr	r3, [sp, #0]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2af6:	4a4f      	ldr	r2, [pc, #316]	; (2c34 <nrfx_gpiote_irq_handler+0x1a4>)
                uint32_t pin = NRF_CTZ(latch[i]);
    2af8:	fa94 f4a4 	rbit	r4, r4
    2afc:	fab4 f484 	clz	r4, r4
                pin += 32 * i;
    2b00:	441c      	add	r4, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2b02:	f104 0308 	add.w	r3, r4, #8
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    2b06:	08e0      	lsrs	r0, r4, #3
    2b08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
    2b0c:	9403      	str	r4, [sp, #12]
    bit = BITMASK_RELBIT_GET(bit);
    2b0e:	f004 0207 	and.w	r2, r4, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    2b12:	fa0a fc02 	lsl.w	ip, sl, r2
    2b16:	f819 2000 	ldrb.w	r2, [r9, r0]
    2b1a:	ea22 020c 	bic.w	r2, r2, ip
    2b1e:	f809 2000 	strb.w	r2, [r9, r0]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2b22:	a803      	add	r0, sp, #12
    2b24:	f3c3 0582 	ubfx	r5, r3, #2, #3
    2b28:	0899      	lsrs	r1, r3, #2
    2b2a:	f7ff fd27 	bl	257c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2b2e:	9a03      	ldr	r2, [sp, #12]
    2b30:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    if (is_level(trigger))
    2b34:	074b      	lsls	r3, r1, #29
    2b36:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    2b3a:	46ab      	mov	fp, r5
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    2b3c:	f3c2 4201 	ubfx	r2, r2, #16, #2
    if (is_level(trigger))
    2b40:	d529      	bpl.n	2b96 <nrfx_gpiote_irq_handler+0x106>
        call_handler(pin, trigger);
    2b42:	4620      	mov	r0, r4
    2b44:	4659      	mov	r1, fp
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2b46:	b2d5      	uxtb	r5, r2
    2b48:	f7ff fd30 	bl	25ac <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2b4c:	a803      	add	r0, sp, #12
    2b4e:	9403      	str	r4, [sp, #12]
    2b50:	f7ff fd14 	bl	257c <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    2b54:	9b03      	ldr	r3, [sp, #12]
    2b56:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    2b5a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    2b5e:	f3c3 4301 	ubfx	r3, r3, #16, #2
    2b62:	429d      	cmp	r5, r3
    2b64:	d107      	bne.n	2b76 <nrfx_gpiote_irq_handler+0xe6>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    2b66:	2100      	movs	r1, #0
    2b68:	4620      	mov	r0, r4
    2b6a:	f001 fa7b 	bl	4064 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    2b6e:	4629      	mov	r1, r5
    2b70:	4620      	mov	r0, r4
    2b72:	f001 fa77 	bl	4064 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    2b76:	a803      	add	r0, sp, #12
    2b78:	9403      	str	r4, [sp, #12]
    2b7a:	f7ff fcff 	bl	257c <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    2b7e:	9b03      	ldr	r3, [sp, #12]
    2b80:	fa0a f303 	lsl.w	r3, sl, r3
    2b84:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
            while (latch[i])
    2b88:	f859 4027 	ldr.w	r4, [r9, r7, lsl #2]
    2b8c:	2c00      	cmp	r4, #0
    2b8e:	d1b1      	bne.n	2af4 <nrfx_gpiote_irq_handler+0x64>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    2b90:	b9cf      	cbnz	r7, 2bc6 <nrfx_gpiote_irq_handler+0x136>
    2b92:	2701      	movs	r7, #1
    2b94:	e7a9      	b.n	2aea <nrfx_gpiote_irq_handler+0x5a>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    2b96:	2a02      	cmp	r2, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    2b98:	bf0c      	ite	eq
    2b9a:	2103      	moveq	r1, #3
    2b9c:	2102      	movne	r1, #2
    2b9e:	4620      	mov	r0, r4
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    2ba0:	9201      	str	r2, [sp, #4]
        nrf_gpio_cfg_sense_set(pin, next_sense);
    2ba2:	f001 fa5f 	bl	4064 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    2ba6:	2d03      	cmp	r5, #3
    2ba8:	d004      	beq.n	2bb4 <nrfx_gpiote_irq_handler+0x124>
    2baa:	9a01      	ldr	r2, [sp, #4]
    2bac:	2a02      	cmp	r2, #2
    2bae:	d106      	bne.n	2bbe <nrfx_gpiote_irq_handler+0x12e>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    2bb0:	2d01      	cmp	r5, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    2bb2:	d1e0      	bne.n	2b76 <nrfx_gpiote_irq_handler+0xe6>
            call_handler(pin, trigger);
    2bb4:	4659      	mov	r1, fp
    2bb6:	4620      	mov	r0, r4
    2bb8:	f7ff fcf8 	bl	25ac <call_handler>
    2bbc:	e7db      	b.n	2b76 <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    2bbe:	2a03      	cmp	r2, #3
    2bc0:	d1d9      	bne.n	2b76 <nrfx_gpiote_irq_handler+0xe6>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    2bc2:	2d02      	cmp	r5, #2
    2bc4:	e7f5      	b.n	2bb2 <nrfx_gpiote_irq_handler+0x122>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    2bc6:	f8c8 417c 	str.w	r4, [r8, #380]	; 0x17c
    2bca:	f8d8 317c 	ldr.w	r3, [r8, #380]	; 0x17c
        *p_masks = gpio_regs[i]->LATCH;
    2bce:	491a      	ldr	r1, [pc, #104]	; (2c38 <nrfx_gpiote_irq_handler+0x1a8>)
    2bd0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    2bd4:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    2bd8:	9204      	str	r2, [sp, #16]
        gpio_regs[i]->LATCH = *p_masks;
    2bda:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    2bde:	f8d1 3520 	ldr.w	r3, [r1, #1312]	; 0x520
    2be2:	9305      	str	r3, [sp, #20]
        gpio_regs[i]->LATCH = *p_masks;
    2be4:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    2be8:	4313      	orrs	r3, r2
    2bea:	f47f af7b 	bne.w	2ae4 <nrfx_gpiote_irq_handler+0x54>
        mask &= ~NRFX_BIT(ch);
    2bee:	2401      	movs	r4, #1
    while (mask)
    2bf0:	b916      	cbnz	r6, 2bf8 <nrfx_gpiote_irq_handler+0x168>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    2bf2:	b007      	add	sp, #28
    2bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        uint32_t ch = NRF_CTZ(mask);
    2bf8:	fa96 f3a6 	rbit	r3, r6
    2bfc:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    2c00:	fa04 f203 	lsl.w	r2, r4, r3
    2c04:	009b      	lsls	r3, r3, #2
    2c06:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    2c0a:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    2c0e:	ea26 0602 	bic.w	r6, r6, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    2c12:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    2c16:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    2c1a:	f3c0 2005 	ubfx	r0, r0, #8, #6
    2c1e:	f3c1 4101 	ubfx	r1, r1, #16, #2
    2c22:	f7ff fcc3 	bl	25ac <call_handler>
    2c26:	e7e3      	b.n	2bf0 <nrfx_gpiote_irq_handler+0x160>
    2c28:	40006100 	.word	0x40006100
    2c2c:	40006000 	.word	0x40006000
    2c30:	40006120 	.word	0x40006120
    2c34:	20000034 	.word	0x20000034
    2c38:	50000300 	.word	0x50000300

00002c3c <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    2c3c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    2c3e:	4801      	ldr	r0, [pc, #4]	; (2c44 <nrfx_ppi_channel_alloc+0x8>)
    2c40:	f7ff bbd6 	b.w	23f0 <nrfx_flag32_alloc>
    2c44:	200000b0 	.word	0x200000b0

00002c48 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    2c48:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    2c4a:	4c14      	ldr	r4, [pc, #80]	; (2c9c <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    2c4c:	4a14      	ldr	r2, [pc, #80]	; (2ca0 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    2c4e:	4915      	ldr	r1, [pc, #84]	; (2ca4 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    2c50:	2303      	movs	r3, #3
    2c52:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    2c54:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    2c56:	4b14      	ldr	r3, [pc, #80]	; (2ca8 <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    2c58:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    2c5a:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    2c5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
    2c60:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    2c62:	2300      	movs	r3, #0
    2c64:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    2c66:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    2c68:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    2c6a:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    2c6c:	4a0f      	ldr	r2, [pc, #60]	; (2cac <_DoInit+0x64>)
    2c6e:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    2c70:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    2c72:	2210      	movs	r2, #16
    2c74:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    2c76:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    2c78:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    2c7a:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    2c7c:	f000 ff9e 	bl	3bbc <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    2c80:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    2c84:	490a      	ldr	r1, [pc, #40]	; (2cb0 <_DoInit+0x68>)
    2c86:	4620      	mov	r0, r4
    2c88:	f000 ff98 	bl	3bbc <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    2c8c:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    2c90:	2320      	movs	r3, #32
    2c92:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    2c94:	f3bf 8f5f 	dmb	sy
}
    2c98:	bd10      	pop	{r4, pc}
    2c9a:	bf00      	nop
    2c9c:	2000029c 	.word	0x2000029c
    2ca0:	000046ba 	.word	0x000046ba
    2ca4:	000046c3 	.word	0x000046c3
    2ca8:	2000038d 	.word	0x2000038d
    2cac:	2000037d 	.word	0x2000037d
    2cb0:	000046c7 	.word	0x000046c7

00002cb4 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    2cb4:	4b0e      	ldr	r3, [pc, #56]	; (2cf0 <z_sys_init_run_level+0x3c>)
{
    2cb6:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    2cb8:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    2cbc:	3001      	adds	r0, #1
    2cbe:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    2cc2:	42a6      	cmp	r6, r4
    2cc4:	d800      	bhi.n	2cc8 <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    2cc6:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    2cc8:	e9d4 3500 	ldrd	r3, r5, [r4]
    2ccc:	4628      	mov	r0, r5
    2cce:	4798      	blx	r3
		if (dev != NULL) {
    2cd0:	b165      	cbz	r5, 2cec <z_sys_init_run_level+0x38>
				dev->state->init_res = rc;
    2cd2:	68eb      	ldr	r3, [r5, #12]
			if (rc != 0) {
    2cd4:	b130      	cbz	r0, 2ce4 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    2cd6:	2800      	cmp	r0, #0
    2cd8:	bfb8      	it	lt
    2cda:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    2cdc:	28ff      	cmp	r0, #255	; 0xff
    2cde:	bfa8      	it	ge
    2ce0:	20ff      	movge	r0, #255	; 0xff
    2ce2:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    2ce4:	785a      	ldrb	r2, [r3, #1]
    2ce6:	f042 0201 	orr.w	r2, r2, #1
    2cea:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    2cec:	3408      	adds	r4, #8
    2cee:	e7e8      	b.n	2cc2 <z_sys_init_run_level+0xe>
    2cf0:	00004648 	.word	0x00004648

00002cf4 <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    2cf4:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    2cf6:	2300      	movs	r3, #0
{
    2cf8:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    2cfa:	2201      	movs	r2, #1
    2cfc:	e9cd 2304 	strd	r2, r3, [sp, #16]
    2d00:	220f      	movs	r2, #15
    2d02:	e9cd 3202 	strd	r3, r2, [sp, #8]
    2d06:	9301      	str	r3, [sp, #4]
	struct k_thread *thread = &z_idle_threads[i];
    2d08:	4c0c      	ldr	r4, [pc, #48]	; (2d3c <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    2d0a:	4b0d      	ldr	r3, [pc, #52]	; (2d40 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    2d0c:	490d      	ldr	r1, [pc, #52]	; (2d44 <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    2d0e:	2218      	movs	r2, #24
	struct k_thread *thread = &z_idle_threads[i];
    2d10:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    2d14:	fb02 3300 	mla	r3, r2, r0, r3
	z_setup_new_thread(thread, stack,
    2d18:	f44f 75b0 	mov.w	r5, #352	; 0x160
    2d1c:	9300      	str	r3, [sp, #0]
    2d1e:	fb05 1100 	mla	r1, r5, r0, r1
    2d22:	4b09      	ldr	r3, [pc, #36]	; (2d48 <init_idle_thread+0x54>)
    2d24:	f44f 72a0 	mov.w	r2, #320	; 0x140
    2d28:	4620      	mov	r0, r4
    2d2a:	f000 f8a5 	bl	2e78 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    2d2e:	7b63      	ldrb	r3, [r4, #13]
    2d30:	f023 0304 	bic.w	r3, r3, #4
    2d34:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    2d36:	b007      	add	sp, #28
    2d38:	bd30      	pop	{r4, r5, pc}
    2d3a:	bf00      	nop
    2d3c:	200000d0 	.word	0x200000d0
    2d40:	20000344 	.word	0x20000344
    2d44:	20000bc0 	.word	0x20000bc0
    2d48:	00002f95 	.word	0x00002f95

00002d4c <bg_thread_main>:
{
    2d4c:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    2d4e:	4b0a      	ldr	r3, [pc, #40]	; (2d78 <bg_thread_main+0x2c>)
    2d50:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    2d52:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    2d54:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    2d56:	f7ff ffad 	bl	2cb4 <z_sys_init_run_level>
	boot_banner();
    2d5a:	f000 fdcd 	bl	38f8 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    2d5e:	2003      	movs	r0, #3
    2d60:	f7ff ffa8 	bl	2cb4 <z_sys_init_run_level>
	z_init_static_threads();
    2d64:	f000 f8ba 	bl	2edc <z_init_static_threads>
	main();
    2d68:	f7fd fb38 	bl	3dc <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    2d6c:	4a03      	ldr	r2, [pc, #12]	; (2d7c <bg_thread_main+0x30>)
    2d6e:	7b13      	ldrb	r3, [r2, #12]
    2d70:	f023 0301 	bic.w	r3, r3, #1
    2d74:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    2d76:	bd08      	pop	{r3, pc}
    2d78:	2000078d 	.word	0x2000078d
    2d7c:	20000150 	.word	0x20000150

00002d80 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    2d80:	4802      	ldr	r0, [pc, #8]	; (2d8c <z_bss_zero+0xc>)
    2d82:	4a03      	ldr	r2, [pc, #12]	; (2d90 <z_bss_zero+0x10>)
    2d84:	2100      	movs	r1, #0
    2d86:	1a12      	subs	r2, r2, r0
    2d88:	f000 bf3d 	b.w	3c06 <memset>
    2d8c:	200000d0 	.word	0x200000d0
    2d90:	20000790 	.word	0x20000790

00002d94 <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    2d94:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    2d96:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 2e58 <z_cstart+0xc4>
    2d9a:	b0a6      	sub	sp, #152	; 0x98
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    2d9c:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    2da0:	4d2e      	ldr	r5, [pc, #184]	; (2e5c <z_cstart+0xc8>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    2da2:	4e2f      	ldr	r6, [pc, #188]	; (2e60 <z_cstart+0xcc>)
    2da4:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2da6:	f8df 90bc 	ldr.w	r9, [pc, #188]	; 2e64 <z_cstart+0xd0>
    2daa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    2dae:	2400      	movs	r4, #0
    2db0:	616b      	str	r3, [r5, #20]
    2db2:	23e0      	movs	r3, #224	; 0xe0
    2db4:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    2db8:	77ec      	strb	r4, [r5, #31]
    2dba:	762c      	strb	r4, [r5, #24]
    2dbc:	766c      	strb	r4, [r5, #25]
    2dbe:	76ac      	strb	r4, [r5, #26]
    2dc0:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    2dc4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    2dc6:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    2dca:	626b      	str	r3, [r5, #36]	; 0x24
    2dcc:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    2dd0:	f7fe fb16 	bl	1400 <z_arm_fault_init>
	z_arm_cpu_idle_init();
    2dd4:	f7fe f8e6 	bl	fa4 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    2dd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    2ddc:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    2dde:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    2de0:	f7fe fbec 	bl	15bc <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    2de4:	f7fe fb54 	bl	1490 <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    2de8:	f240 1301 	movw	r3, #257	; 0x101
    2dec:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    2df0:	ab06      	add	r3, sp, #24
    2df2:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    2df4:	e9cd 441f 	strd	r4, r4, [sp, #124]	; 0x7c
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    2df8:	f001 f94a 	bl	4090 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    2dfc:	4620      	mov	r0, r4
    2dfe:	f7ff ff59 	bl	2cb4 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    2e02:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    2e04:	4d18      	ldr	r5, [pc, #96]	; (2e68 <z_cstart+0xd4>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    2e06:	f7ff ff55 	bl	2cb4 <z_sys_init_run_level>
	z_sched_init();
    2e0a:	f000 fb1b 	bl	3444 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2e0e:	4b17      	ldr	r3, [pc, #92]	; (2e6c <z_cstart+0xd8>)
    2e10:	9305      	str	r3, [sp, #20]
    2e12:	2301      	movs	r3, #1
    2e14:	4916      	ldr	r1, [pc, #88]	; (2e70 <z_cstart+0xdc>)
    2e16:	9400      	str	r4, [sp, #0]
    2e18:	e9cd 4303 	strd	r4, r3, [sp, #12]
    2e1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    2e20:	464b      	mov	r3, r9
    2e22:	e9cd 4401 	strd	r4, r4, [sp, #4]
    2e26:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    2e28:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    2e2a:	f000 f825 	bl	2e78 <z_setup_new_thread>
    2e2e:	7b6a      	ldrb	r2, [r5, #13]
    2e30:	4607      	mov	r7, r0
    2e32:	f022 0204 	bic.w	r2, r2, #4
	z_ready_thread(&z_main_thread);
    2e36:	4628      	mov	r0, r5
    2e38:	736a      	strb	r2, [r5, #13]
    2e3a:	f001 f996 	bl	416a <z_ready_thread>
		init_idle_thread(i);
    2e3e:	4620      	mov	r0, r4
    2e40:	f7ff ff58 	bl	2cf4 <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    2e44:	4b0b      	ldr	r3, [pc, #44]	; (2e74 <z_cstart+0xe0>)
    2e46:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    2e48:	464a      	mov	r2, r9
    2e4a:	4639      	mov	r1, r7
    2e4c:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    2e4e:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    2e50:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    2e54:	f7fe f9a8 	bl	11a8 <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    2e58:	20001540 	.word	0x20001540
    2e5c:	e000ed00 	.word	0xe000ed00
    2e60:	20000344 	.word	0x20000344
    2e64:	00002d4d 	.word	0x00002d4d
    2e68:	20000150 	.word	0x20000150
    2e6c:	000046ce 	.word	0x000046ce
    2e70:	200007a0 	.word	0x200007a0
    2e74:	200000d0 	.word	0x200000d0

00002e78 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    2e78:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    2e7c:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    2e7e:	7306      	strb	r6, [r0, #12]
	thread_base->thread_state = (uint8_t)initial_state;
    2e80:	2604      	movs	r6, #4
    2e82:	7346      	strb	r6, [r0, #13]

	thread_base->prio = priority;
    2e84:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    2e86:	7386      	strb	r6, [r0, #14]
	SYS_DLIST_FOR_EACH_CONTAINER(&((wq)->waitq), thread_ptr, \
				     base.qnode_dlist)

static inline void z_waitq_init(_wait_q_t *w)
{
	sys_dlist_init(&w->waitq);
    2e88:	f100 0558 	add.w	r5, r0, #88	; 0x58
{
    2e8c:	460f      	mov	r7, r1
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    2e8e:	1dd6      	adds	r6, r2, #7
 */

static inline void sys_dlist_init(sys_dlist_t *list)
{
	list->head = (sys_dnode_t *)list;
	list->tail = (sys_dnode_t *)list;
    2e90:	e9c0 5516 	strd	r5, r5, [r0, #88]	; 0x58
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    2e94:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	thread_base->pended_on = NULL;
    2e96:	2500      	movs	r5, #0
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    2e98:	f026 0607 	bic.w	r6, r6, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    2e9c:	3720      	adds	r7, #32
 */

static inline void sys_dnode_init(sys_dnode_t *node)
{
	node->next = NULL;
	node->prev = NULL;
    2e9e:	e9c0 5506 	strd	r5, r5, [r0, #24]
	new_thread->stack_info.size = stack_buf_size;
    2ea2:	e9c0 7619 	strd	r7, r6, [r0, #100]	; 0x64
	thread_base->pended_on = NULL;
    2ea6:	6085      	str	r5, [r0, #8]

	thread_base->sched_locked = 0U;
    2ea8:	73c5      	strb	r5, [r0, #15]
	new_thread->stack_info.delta = delta;
    2eaa:	66c5      	str	r5, [r0, #108]	; 0x6c
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    2eac:	f106 0820 	add.w	r8, r6, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    2eb0:	9202      	str	r2, [sp, #8]
    2eb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    2eb4:	9201      	str	r2, [sp, #4]
	stack_ptr = (char *)stack + stack_obj_size;
    2eb6:	4488      	add	r8, r1
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    2eb8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    2eba:	9200      	str	r2, [sp, #0]
    2ebc:	4642      	mov	r2, r8
{
    2ebe:	4604      	mov	r4, r0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    2ec0:	f7fe f940 	bl	1144 <arch_new_thread>
	if (!_current) {
    2ec4:	4b04      	ldr	r3, [pc, #16]	; (2ed8 <z_setup_new_thread+0x60>)
	new_thread->init_data = NULL;
    2ec6:	6565      	str	r5, [r4, #84]	; 0x54
	if (!_current) {
    2ec8:	689b      	ldr	r3, [r3, #8]
    2eca:	b103      	cbz	r3, 2ece <z_setup_new_thread+0x56>
	new_thread->resource_pool = _current->resource_pool;
    2ecc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
	return stack_ptr;
    2ece:	6723      	str	r3, [r4, #112]	; 0x70
}
    2ed0:	4640      	mov	r0, r8
    2ed2:	b004      	add	sp, #16
    2ed4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    2ed8:	20000344 	.word	0x20000344

00002edc <z_init_static_threads>:
{
    2edc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    2ee0:	4c29      	ldr	r4, [pc, #164]	; (2f88 <z_init_static_threads+0xac>)
	_FOREACH_STATIC_THREAD(thread_data) {
    2ee2:	4d2a      	ldr	r5, [pc, #168]	; (2f8c <z_init_static_threads+0xb0>)
{
    2ee4:	b087      	sub	sp, #28
    2ee6:	4626      	mov	r6, r4
	_FOREACH_STATIC_THREAD(thread_data) {
    2ee8:	42ae      	cmp	r6, r5
    2eea:	f104 0430 	add.w	r4, r4, #48	; 0x30
    2eee:	d30f      	bcc.n	2f10 <z_init_static_threads+0x34>
	k_sched_lock();
    2ef0:	f000 f906 	bl	3100 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    2ef4:	4c24      	ldr	r4, [pc, #144]	; (2f88 <z_init_static_threads+0xac>)

extern void z_thread_timeout(struct _timeout *timeout);

static inline void z_add_thread_timeout(struct k_thread *thread, k_timeout_t ticks)
{
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    2ef6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 2f90 <z_init_static_threads+0xb4>
		} else {
			return (t * to_hz + off) / from_hz;
    2efa:	f44f 4600 	mov.w	r6, #32768	; 0x8000
    2efe:	f240 37e7 	movw	r7, #999	; 0x3e7
    2f02:	42ac      	cmp	r4, r5
    2f04:	d320      	bcc.n	2f48 <z_init_static_threads+0x6c>
}
    2f06:	b007      	add	sp, #28
    2f08:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	k_sched_unlock();
    2f0c:	f000 ba7e 	b.w	340c <k_sched_unlock>
		z_setup_new_thread(
    2f10:	f854 3c04 	ldr.w	r3, [r4, #-4]
    2f14:	9305      	str	r3, [sp, #20]
    2f16:	f854 3c10 	ldr.w	r3, [r4, #-16]
    2f1a:	9304      	str	r3, [sp, #16]
    2f1c:	f854 3c14 	ldr.w	r3, [r4, #-20]
    2f20:	9303      	str	r3, [sp, #12]
    2f22:	f854 3c18 	ldr.w	r3, [r4, #-24]
    2f26:	9302      	str	r3, [sp, #8]
    2f28:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    2f2c:	9301      	str	r3, [sp, #4]
    2f2e:	f854 3c20 	ldr.w	r3, [r4, #-32]
    2f32:	9300      	str	r3, [sp, #0]
    2f34:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    2f38:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    2f3c:	f7ff ff9c 	bl	2e78 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    2f40:	f854 3c30 	ldr.w	r3, [r4, #-48]
    2f44:	655e      	str	r6, [r3, #84]	; 0x54
	_FOREACH_STATIC_THREAD(thread_data) {
    2f46:	e7ce      	b.n	2ee6 <z_init_static_threads+0xa>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    2f48:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2f4a:	1c5a      	adds	r2, r3, #1
    2f4c:	d00d      	beq.n	2f6a <z_init_static_threads+0x8e>
					    K_MSEC(thread_data->init_delay));
    2f4e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    2f52:	2100      	movs	r1, #0
    2f54:	4638      	mov	r0, r7
    2f56:	fbc3 0106 	smlal	r0, r1, r3, r6
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    2f5a:	ea51 33c3 	orrs.w	r3, r1, r3, lsl #15
			schedule_new_thread(thread_data->init_thread,
    2f5e:	f8d4 8000 	ldr.w	r8, [r4]
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    2f62:	d104      	bne.n	2f6e <z_init_static_threads+0x92>
	z_sched_start(thread);
    2f64:	4640      	mov	r0, r8
    2f66:	f000 f9af 	bl	32c8 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    2f6a:	3430      	adds	r4, #48	; 0x30
    2f6c:	e7c9      	b.n	2f02 <z_init_static_threads+0x26>
    2f6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    2f72:	2300      	movs	r3, #0
    2f74:	f7fd f8c4 	bl	100 <__aeabi_uldivmod>
    2f78:	4602      	mov	r2, r0
    2f7a:	460b      	mov	r3, r1
    2f7c:	f108 0018 	add.w	r0, r8, #24
    2f80:	4649      	mov	r1, r9
    2f82:	f000 fbcb 	bl	371c <z_add_timeout>
    2f86:	e7f0      	b.n	2f6a <z_init_static_threads+0x8e>
    2f88:	200000d0 	.word	0x200000d0
    2f8c:	200000d0 	.word	0x200000d0
    2f90:	0000418b 	.word	0x0000418b

00002f94 <idle>:
#endif	/* CONFIG_PM */
	sys_clock_idle_exit();
}

void idle(void *unused1, void *unused2, void *unused3)
{
    2f94:	b508      	push	{r3, lr}
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    2f96:	4c09      	ldr	r4, [pc, #36]	; (2fbc <idle+0x28>)
	__asm__ volatile(
    2f98:	f04f 0220 	mov.w	r2, #32
    2f9c:	f3ef 8311 	mrs	r3, BASEPRI
    2fa0:	f382 8812 	msr	BASEPRI_MAX, r2
    2fa4:	f3bf 8f6f 	isb	sy
    2fa8:	f001 f969 	bl	427e <z_get_next_timeout_expiry>
    2fac:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    2fae:	f7fd ff79 	bl	ea4 <pm_system_suspend>
    2fb2:	2800      	cmp	r0, #0
    2fb4:	d1f0      	bne.n	2f98 <idle+0x4>
	arch_cpu_idle();
    2fb6:	f7fd fffb 	bl	fb0 <arch_cpu_idle>
}
    2fba:	e7ed      	b.n	2f98 <idle+0x4>
    2fbc:	20000344 	.word	0x20000344

00002fc0 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    2fc0:	b538      	push	{r3, r4, r5, lr}
    2fc2:	4604      	mov	r4, r0
    2fc4:	f04f 0320 	mov.w	r3, #32
    2fc8:	f3ef 8511 	mrs	r5, BASEPRI
    2fcc:	f383 8812 	msr	BASEPRI_MAX, r3
    2fd0:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    2fd4:	f001 f925 	bl	4222 <z_unpend_first_thread>

	if (thread != NULL) {
    2fd8:	b148      	cbz	r0, 2fee <z_impl_k_sem_give+0x2e>
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    2fda:	2200      	movs	r2, #0
    2fdc:	6782      	str	r2, [r0, #120]	; 0x78
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    2fde:	f001 f8c4 	bl	416a <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    2fe2:	4629      	mov	r1, r5
    2fe4:	4805      	ldr	r0, [pc, #20]	; (2ffc <z_impl_k_sem_give+0x3c>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    2fe6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    2fea:	f000 b877 	b.w	30dc <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    2fee:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    2ff2:	429a      	cmp	r2, r3
    2ff4:	bf18      	it	ne
    2ff6:	3301      	addne	r3, #1
    2ff8:	60a3      	str	r3, [r4, #8]
}
    2ffa:	e7f2      	b.n	2fe2 <z_impl_k_sem_give+0x22>
    2ffc:	2000078e 	.word	0x2000078e

00003000 <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    3000:	b513      	push	{r0, r1, r4, lr}
    3002:	f04f 0420 	mov.w	r4, #32
    3006:	f3ef 8111 	mrs	r1, BASEPRI
    300a:	f384 8812 	msr	BASEPRI_MAX, r4
    300e:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    3012:	6884      	ldr	r4, [r0, #8]
    3014:	b144      	cbz	r4, 3028 <z_impl_k_sem_take+0x28>
		sem->count--;
    3016:	3c01      	subs	r4, #1
    3018:	6084      	str	r4, [r0, #8]
	__asm__ volatile(
    301a:	f381 8811 	msr	BASEPRI, r1
    301e:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    3022:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    3024:	b002      	add	sp, #8
    3026:	bd10      	pop	{r4, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    3028:	ea52 0403 	orrs.w	r4, r2, r3
    302c:	d106      	bne.n	303c <z_impl_k_sem_take+0x3c>
    302e:	f381 8811 	msr	BASEPRI, r1
    3032:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    3036:	f06f 000f 	mvn.w	r0, #15
    303a:	e7f3      	b.n	3024 <z_impl_k_sem_take+0x24>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    303c:	e9cd 2300 	strd	r2, r3, [sp]
    3040:	4602      	mov	r2, r0
    3042:	4802      	ldr	r0, [pc, #8]	; (304c <z_impl_k_sem_take+0x4c>)
    3044:	f000 f99c 	bl	3380 <z_pend_curr>
	return ret;
    3048:	e7ec      	b.n	3024 <z_impl_k_sem_take+0x24>
    304a:	bf00      	nop
    304c:	2000078e 	.word	0x2000078e

00003050 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    3050:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    3052:	4c08      	ldr	r4, [pc, #32]	; (3074 <z_reset_time_slice+0x24>)
    3054:	6823      	ldr	r3, [r4, #0]
    3056:	b15b      	cbz	r3, 3070 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    3058:	f7ff f8b8 	bl	21cc <sys_clock_elapsed>
    305c:	4603      	mov	r3, r0
    305e:	6820      	ldr	r0, [r4, #0]
    3060:	4a05      	ldr	r2, [pc, #20]	; (3078 <z_reset_time_slice+0x28>)
    3062:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    3064:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    3068:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    306a:	2100      	movs	r1, #0
    306c:	f001 b917 	b.w	429e <z_set_timeout_expiry>
}
    3070:	bd10      	pop	{r4, pc}
    3072:	bf00      	nop
    3074:	20000374 	.word	0x20000374
    3078:	20000344 	.word	0x20000344

0000307c <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    307c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    307e:	4604      	mov	r4, r0
    3080:	460d      	mov	r5, r1
	__asm__ volatile(
    3082:	f04f 0320 	mov.w	r3, #32
    3086:	f3ef 8611 	mrs	r6, BASEPRI
    308a:	f383 8812 	msr	BASEPRI_MAX, r3
    308e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    3092:	4b0f      	ldr	r3, [pc, #60]	; (30d0 <k_sched_time_slice_set+0x54>)
    3094:	2100      	movs	r1, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    3096:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    309a:	f240 30e7 	movw	r0, #999	; 0x3e7
    309e:	6119      	str	r1, [r3, #16]
    30a0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    30a4:	2300      	movs	r3, #0
    30a6:	fbe4 0107 	umlal	r0, r1, r4, r7
    30aa:	f7fd f829 	bl	100 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    30ae:	2c00      	cmp	r4, #0
    30b0:	4b08      	ldr	r3, [pc, #32]	; (30d4 <k_sched_time_slice_set+0x58>)
    30b2:	dc09      	bgt.n	30c8 <k_sched_time_slice_set+0x4c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    30b4:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    30b6:	4b08      	ldr	r3, [pc, #32]	; (30d8 <k_sched_time_slice_set+0x5c>)
    30b8:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    30ba:	f7ff ffc9 	bl	3050 <z_reset_time_slice>
	__asm__ volatile(
    30be:	f386 8811 	msr	BASEPRI, r6
    30c2:	f3bf 8f6f 	isb	sy
	}
}
    30c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    30c8:	2802      	cmp	r0, #2
    30ca:	bfb8      	it	lt
    30cc:	2002      	movlt	r0, #2
    30ce:	e7f1      	b.n	30b4 <k_sched_time_slice_set+0x38>
    30d0:	20000344 	.word	0x20000344
    30d4:	20000374 	.word	0x20000374
    30d8:	20000370 	.word	0x20000370

000030dc <z_reschedule>:
{
#ifdef CONFIG_SMP
	_current_cpu->swap_ok = 0;
#endif

	return arch_irq_unlocked(key) && !arch_is_in_isr();
    30dc:	b949      	cbnz	r1, 30f2 <z_reschedule+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    30de:	f3ef 8005 	mrs	r0, IPSR
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
	if (resched(key.key) && need_swap()) {
    30e2:	b930      	cbnz	r0, 30f2 <z_reschedule+0x16>
	new_thread = _kernel.ready_q.cache;
    30e4:	4b05      	ldr	r3, [pc, #20]	; (30fc <z_reschedule+0x20>)
	if (resched(key.key) && need_swap()) {
    30e6:	69da      	ldr	r2, [r3, #28]
    30e8:	689b      	ldr	r3, [r3, #8]
    30ea:	429a      	cmp	r2, r3
    30ec:	d001      	beq.n	30f2 <z_reschedule+0x16>
	ret = arch_swap(key);
    30ee:	f7fd bfd5 	b.w	109c <arch_swap>
    30f2:	f381 8811 	msr	BASEPRI, r1
    30f6:	f3bf 8f6f 	isb	sy
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    30fa:	4770      	bx	lr
    30fc:	20000344 	.word	0x20000344

00003100 <k_sched_lock>:
	__asm__ volatile(
    3100:	f04f 0320 	mov.w	r3, #32
    3104:	f3ef 8111 	mrs	r1, BASEPRI
    3108:	f383 8812 	msr	BASEPRI_MAX, r3
    310c:	f3bf 8f6f 	isb	sy
static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
	__ASSERT(_current->base.sched_locked != 1U, "");

	--_current->base.sched_locked;
    3110:	4b04      	ldr	r3, [pc, #16]	; (3124 <k_sched_lock+0x24>)
    3112:	689a      	ldr	r2, [r3, #8]
    3114:	7bd3      	ldrb	r3, [r2, #15]
    3116:	3b01      	subs	r3, #1
    3118:	73d3      	strb	r3, [r2, #15]
	__asm__ volatile(
    311a:	f381 8811 	msr	BASEPRI, r1
    311e:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    3122:	4770      	bx	lr
    3124:	20000344 	.word	0x20000344

00003128 <update_cache>:
{
    3128:	b538      	push	{r3, r4, r5, lr}
    312a:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    312c:	480c      	ldr	r0, [pc, #48]	; (3160 <update_cache+0x38>)
    312e:	4d0d      	ldr	r5, [pc, #52]	; (3164 <update_cache+0x3c>)
    3130:	f001 f815 	bl	415e <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    3134:	4604      	mov	r4, r0
    3136:	b900      	cbnz	r0, 313a <update_cache+0x12>
    3138:	68ec      	ldr	r4, [r5, #12]
	if (z_is_thread_prevented_from_running(_current)) {
    313a:	68ab      	ldr	r3, [r5, #8]
	if (preempt_ok != 0) {
    313c:	b94a      	cbnz	r2, 3152 <update_cache+0x2a>
	if (z_is_thread_prevented_from_running(_current)) {
    313e:	7b5a      	ldrb	r2, [r3, #13]
    3140:	06d2      	lsls	r2, r2, #27
    3142:	d106      	bne.n	3152 <update_cache+0x2a>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    3144:	69a2      	ldr	r2, [r4, #24]
    3146:	b922      	cbnz	r2, 3152 <update_cache+0x2a>
	if (is_preempt(_current) || is_metairq(thread)) {
    3148:	89da      	ldrh	r2, [r3, #14]
    314a:	2a7f      	cmp	r2, #127	; 0x7f
    314c:	d901      	bls.n	3152 <update_cache+0x2a>
		_kernel.ready_q.cache = _current;
    314e:	61eb      	str	r3, [r5, #28]
}
    3150:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    3152:	429c      	cmp	r4, r3
    3154:	d001      	beq.n	315a <update_cache+0x32>
			z_reset_time_slice();
    3156:	f7ff ff7b 	bl	3050 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    315a:	61ec      	str	r4, [r5, #28]
}
    315c:	e7f8      	b.n	3150 <update_cache+0x28>
    315e:	bf00      	nop
    3160:	20000364 	.word	0x20000364
    3164:	20000344 	.word	0x20000344

00003168 <move_thread_to_end_of_prio_q>:
{
    3168:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    316a:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    316e:	7b43      	ldrb	r3, [r0, #13]
    3170:	2a00      	cmp	r2, #0
{
    3172:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3174:	da04      	bge.n	3180 <move_thread_to_end_of_prio_q+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3176:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    317a:	7343      	strb	r3, [r0, #13]

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));

	sys_dlist_remove(&thread->base.qnode_dlist);
    317c:	f000 ffc7 	bl	410e <sys_dlist_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    3180:	7b4b      	ldrb	r3, [r1, #13]
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    3182:	4a15      	ldr	r2, [pc, #84]	; (31d8 <move_thread_to_end_of_prio_q+0x70>)
    3184:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3188:	734b      	strb	r3, [r1, #13]
 */

static inline sys_dnode_t *sys_dlist_peek_next_no_check(sys_dlist_t *list,
							sys_dnode_t *node)
{
	return (node == list->tail) ? NULL : node->next;
    318a:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    318e:	f102 0520 	add.w	r5, r2, #32
    3192:	42ab      	cmp	r3, r5
    3194:	d01b      	beq.n	31ce <move_thread_to_end_of_prio_q+0x66>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3196:	b1d3      	cbz	r3, 31ce <move_thread_to_end_of_prio_q+0x66>
	int32_t b1 = thread_1->base.prio;
    3198:	f991 600e 	ldrsb.w	r6, [r1, #14]
	int32_t b2 = thread_2->base.prio;
    319c:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    31a0:	4286      	cmp	r6, r0
    31a2:	d00f      	beq.n	31c4 <move_thread_to_end_of_prio_q+0x5c>
		return b2 - b1;
    31a4:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    31a6:	2800      	cmp	r0, #0
    31a8:	dd0c      	ble.n	31c4 <move_thread_to_end_of_prio_q+0x5c>
 * @param successor the position before which "node" will be inserted
 * @param node the element to insert
 */
static inline void sys_dlist_insert(sys_dnode_t *successor, sys_dnode_t *node)
{
	sys_dnode_t *const prev = successor->prev;
    31aa:	6858      	ldr	r0, [r3, #4]

	node->prev = prev;
	node->next = successor;
    31ac:	e9c1 3000 	strd	r3, r0, [r1]
	prev->next = node;
    31b0:	6001      	str	r1, [r0, #0]
	successor->prev = node;
    31b2:	6059      	str	r1, [r3, #4]
	update_cache(thread == _current);
    31b4:	6890      	ldr	r0, [r2, #8]
    31b6:	1a43      	subs	r3, r0, r1
    31b8:	4258      	negs	r0, r3
}
    31ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    31be:	4158      	adcs	r0, r3
    31c0:	f7ff bfb2 	b.w	3128 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    31c4:	42a3      	cmp	r3, r4
    31c6:	d002      	beq.n	31ce <move_thread_to_end_of_prio_q+0x66>
    31c8:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    31ca:	2b00      	cmp	r3, #0
    31cc:	d1e6      	bne.n	319c <move_thread_to_end_of_prio_q+0x34>
	node->prev = tail;
    31ce:	e9c1 5400 	strd	r5, r4, [r1]
	tail->next = node;
    31d2:	6021      	str	r1, [r4, #0]
	list->tail = node;
    31d4:	6251      	str	r1, [r2, #36]	; 0x24
}
    31d6:	e7ed      	b.n	31b4 <move_thread_to_end_of_prio_q+0x4c>
    31d8:	20000344 	.word	0x20000344

000031dc <z_time_slice>:
{
    31dc:	b538      	push	{r3, r4, r5, lr}
    31de:	4601      	mov	r1, r0
	__asm__ volatile(
    31e0:	f04f 0320 	mov.w	r3, #32
    31e4:	f3ef 8411 	mrs	r4, BASEPRI
    31e8:	f383 8812 	msr	BASEPRI_MAX, r3
    31ec:	f3bf 8f6f 	isb	sy
	if (pending_current == _current) {
    31f0:	4b15      	ldr	r3, [pc, #84]	; (3248 <z_time_slice+0x6c>)
    31f2:	4a16      	ldr	r2, [pc, #88]	; (324c <z_time_slice+0x70>)
    31f4:	6898      	ldr	r0, [r3, #8]
    31f6:	6815      	ldr	r5, [r2, #0]
    31f8:	42a8      	cmp	r0, r5
    31fa:	d106      	bne.n	320a <z_time_slice+0x2e>
			z_reset_time_slice();
    31fc:	f7ff ff28 	bl	3050 <z_reset_time_slice>
	__asm__ volatile(
    3200:	f384 8811 	msr	BASEPRI, r4
    3204:	f3bf 8f6f 	isb	sy
}
    3208:	bd38      	pop	{r3, r4, r5, pc}
	pending_current = NULL;
    320a:	2500      	movs	r5, #0
    320c:	6015      	str	r5, [r2, #0]
	if (slice_time && sliceable(_current)) {
    320e:	4a10      	ldr	r2, [pc, #64]	; (3250 <z_time_slice+0x74>)
    3210:	6812      	ldr	r2, [r2, #0]
    3212:	b1ba      	cbz	r2, 3244 <z_time_slice+0x68>
		&& !z_is_idle_thread_object(thread);
    3214:	89c2      	ldrh	r2, [r0, #14]
    3216:	2a7f      	cmp	r2, #127	; 0x7f
    3218:	d814      	bhi.n	3244 <z_time_slice+0x68>
		&& !z_is_thread_prevented_from_running(thread)
    321a:	7b42      	ldrb	r2, [r0, #13]
    321c:	06d2      	lsls	r2, r2, #27
    321e:	d111      	bne.n	3244 <z_time_slice+0x68>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    3220:	4a0c      	ldr	r2, [pc, #48]	; (3254 <z_time_slice+0x78>)
    3222:	f990 500e 	ldrsb.w	r5, [r0, #14]
    3226:	6812      	ldr	r2, [r2, #0]
    3228:	4295      	cmp	r5, r2
    322a:	db0b      	blt.n	3244 <z_time_slice+0x68>
		&& !z_is_idle_thread_object(thread);
    322c:	4a0a      	ldr	r2, [pc, #40]	; (3258 <z_time_slice+0x7c>)
    322e:	4290      	cmp	r0, r2
    3230:	d008      	beq.n	3244 <z_time_slice+0x68>
		if (ticks >= _current_cpu->slice_ticks) {
    3232:	691a      	ldr	r2, [r3, #16]
    3234:	428a      	cmp	r2, r1
    3236:	dc02      	bgt.n	323e <z_time_slice+0x62>
			move_thread_to_end_of_prio_q(_current);
    3238:	f7ff ff96 	bl	3168 <move_thread_to_end_of_prio_q>
    323c:	e7de      	b.n	31fc <z_time_slice+0x20>
			_current_cpu->slice_ticks -= ticks;
    323e:	1a52      	subs	r2, r2, r1
		_current_cpu->slice_ticks = 0;
    3240:	611a      	str	r2, [r3, #16]
    3242:	e7dd      	b.n	3200 <z_time_slice+0x24>
    3244:	2200      	movs	r2, #0
    3246:	e7fb      	b.n	3240 <z_time_slice+0x64>
    3248:	20000344 	.word	0x20000344
    324c:	2000036c 	.word	0x2000036c
    3250:	20000374 	.word	0x20000374
    3254:	20000370 	.word	0x20000370
    3258:	200000d0 	.word	0x200000d0

0000325c <ready_thread>:
{
    325c:	b470      	push	{r4, r5, r6}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    325e:	f990 200d 	ldrsb.w	r2, [r0, #13]
    3262:	7b43      	ldrb	r3, [r0, #13]
    3264:	2a00      	cmp	r2, #0
    3266:	db2a      	blt.n	32be <ready_thread+0x62>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    3268:	06da      	lsls	r2, r3, #27
    326a:	d128      	bne.n	32be <ready_thread+0x62>
    326c:	6982      	ldr	r2, [r0, #24]
    326e:	bb32      	cbnz	r2, 32be <ready_thread+0x62>
	return list->head == list;
    3270:	4a14      	ldr	r2, [pc, #80]	; (32c4 <ready_thread+0x68>)
	thread->base.thread_state |= _THREAD_QUEUED;
    3272:	f063 037f 	orn	r3, r3, #127	; 0x7f
    3276:	7343      	strb	r3, [r0, #13]
	return (node == list->tail) ? NULL : node->next;
    3278:	e9d2 3408 	ldrd	r3, r4, [r2, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    327c:	f102 0520 	add.w	r5, r2, #32
    3280:	42ab      	cmp	r3, r5
    3282:	d017      	beq.n	32b4 <ready_thread+0x58>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3284:	b1b3      	cbz	r3, 32b4 <ready_thread+0x58>
	int32_t b1 = thread_1->base.prio;
    3286:	f990 600e 	ldrsb.w	r6, [r0, #14]
	int32_t b2 = thread_2->base.prio;
    328a:	f993 100e 	ldrsb.w	r1, [r3, #14]
	if (b1 != b2) {
    328e:	428e      	cmp	r6, r1
    3290:	d00b      	beq.n	32aa <ready_thread+0x4e>
		return b2 - b1;
    3292:	1b89      	subs	r1, r1, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    3294:	2900      	cmp	r1, #0
    3296:	dd08      	ble.n	32aa <ready_thread+0x4e>
	sys_dnode_t *const prev = successor->prev;
    3298:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    329a:	e9c0 3200 	strd	r3, r2, [r0]
	prev->next = node;
    329e:	6010      	str	r0, [r2, #0]
	successor->prev = node;
    32a0:	6058      	str	r0, [r3, #4]
}
    32a2:	bc70      	pop	{r4, r5, r6}
		update_cache(0);
    32a4:	2000      	movs	r0, #0
    32a6:	f7ff bf3f 	b.w	3128 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    32aa:	42a3      	cmp	r3, r4
    32ac:	d002      	beq.n	32b4 <ready_thread+0x58>
    32ae:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    32b0:	2b00      	cmp	r3, #0
    32b2:	d1ea      	bne.n	328a <ready_thread+0x2e>
	node->prev = tail;
    32b4:	e9c0 5400 	strd	r5, r4, [r0]
	tail->next = node;
    32b8:	6020      	str	r0, [r4, #0]
	list->tail = node;
    32ba:	6250      	str	r0, [r2, #36]	; 0x24
}
    32bc:	e7f1      	b.n	32a2 <ready_thread+0x46>
}
    32be:	bc70      	pop	{r4, r5, r6}
    32c0:	4770      	bx	lr
    32c2:	bf00      	nop
    32c4:	20000344 	.word	0x20000344

000032c8 <z_sched_start>:
{
    32c8:	b510      	push	{r4, lr}
	__asm__ volatile(
    32ca:	f04f 0220 	mov.w	r2, #32
    32ce:	f3ef 8411 	mrs	r4, BASEPRI
    32d2:	f382 8812 	msr	BASEPRI_MAX, r2
    32d6:	f3bf 8f6f 	isb	sy
	return (thread->base.thread_state & _THREAD_PRESTART) == 0U;
    32da:	7b42      	ldrb	r2, [r0, #13]
	if (z_has_thread_started(thread)) {
    32dc:	0751      	lsls	r1, r2, #29
    32de:	d404      	bmi.n	32ea <z_sched_start+0x22>
	__asm__ volatile(
    32e0:	f384 8811 	msr	BASEPRI, r4
    32e4:	f3bf 8f6f 	isb	sy
}
    32e8:	bd10      	pop	{r4, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    32ea:	f022 0204 	bic.w	r2, r2, #4
    32ee:	7342      	strb	r2, [r0, #13]
	ready_thread(thread);
    32f0:	f7ff ffb4 	bl	325c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    32f4:	4621      	mov	r1, r4
    32f6:	4802      	ldr	r0, [pc, #8]	; (3300 <z_sched_start+0x38>)
}
    32f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule(&sched_spinlock, key);
    32fc:	f7ff beee 	b.w	30dc <z_reschedule>
    3300:	2000078e 	.word	0x2000078e

00003304 <unready_thread>:
{
    3304:	b508      	push	{r3, lr}
	if (z_is_thread_queued(thread)) {
    3306:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return (thread->base.thread_state & state) != 0U;
    330a:	7b43      	ldrb	r3, [r0, #13]
    330c:	2a00      	cmp	r2, #0
{
    330e:	4601      	mov	r1, r0
	if (z_is_thread_queued(thread)) {
    3310:	da04      	bge.n	331c <unready_thread+0x18>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3312:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3316:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    3318:	f000 fef9 	bl	410e <sys_dlist_remove>
	update_cache(thread == _current);
    331c:	4b04      	ldr	r3, [pc, #16]	; (3330 <unready_thread+0x2c>)
    331e:	6898      	ldr	r0, [r3, #8]
    3320:	1a43      	subs	r3, r0, r1
    3322:	4258      	negs	r0, r3
    3324:	4158      	adcs	r0, r3
}
    3326:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	update_cache(thread == _current);
    332a:	f7ff befd 	b.w	3128 <update_cache>
    332e:	bf00      	nop
    3330:	20000344 	.word	0x20000344

00003334 <pend>:
{
    3334:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3338:	4606      	mov	r6, r0
    333a:	4615      	mov	r5, r2
    333c:	461c      	mov	r4, r3
	__asm__ volatile(
    333e:	f04f 0320 	mov.w	r3, #32
    3342:	f3ef 8711 	mrs	r7, BASEPRI
    3346:	f383 8812 	msr	BASEPRI_MAX, r3
    334a:	f3bf 8f6f 	isb	sy
		add_to_waitq_locked(thread, wait_q);
    334e:	f000 ff3e 	bl	41ce <add_to_waitq_locked>
	__asm__ volatile(
    3352:	f387 8811 	msr	BASEPRI, r7
    3356:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    335a:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
    335e:	bf08      	it	eq
    3360:	f1b5 3fff 	cmpeq.w	r5, #4294967295	; 0xffffffff
    3364:	d008      	beq.n	3378 <pend+0x44>
    3366:	462a      	mov	r2, r5
    3368:	4623      	mov	r3, r4
    336a:	f106 0018 	add.w	r0, r6, #24
    336e:	4903      	ldr	r1, [pc, #12]	; (337c <pend+0x48>)
}
    3370:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    3374:	f000 b9d2 	b.w	371c <z_add_timeout>
    3378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    337c:	0000418b 	.word	0x0000418b

00003380 <z_pend_curr>:
{
    3380:	b510      	push	{r4, lr}
	pending_current = _current;
    3382:	4b07      	ldr	r3, [pc, #28]	; (33a0 <z_pend_curr+0x20>)
    3384:	6898      	ldr	r0, [r3, #8]
    3386:	4b07      	ldr	r3, [pc, #28]	; (33a4 <z_pend_curr+0x24>)
{
    3388:	460c      	mov	r4, r1
	pending_current = _current;
    338a:	6018      	str	r0, [r3, #0]
{
    338c:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    338e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    3392:	f7ff ffcf 	bl	3334 <pend>
    3396:	4620      	mov	r0, r4
}
    3398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    339c:	f7fd be7e 	b.w	109c <arch_swap>
    33a0:	20000344 	.word	0x20000344
    33a4:	2000036c 	.word	0x2000036c

000033a8 <z_impl_k_thread_suspend>:
{
    33a8:	b570      	push	{r4, r5, r6, lr}
    33aa:	4604      	mov	r4, r0
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    33ac:	3018      	adds	r0, #24
    33ae:	f000 ff50 	bl	4252 <z_abort_timeout>
	__asm__ volatile(
    33b2:	f04f 0320 	mov.w	r3, #32
    33b6:	f3ef 8611 	mrs	r6, BASEPRI
    33ba:	f383 8812 	msr	BASEPRI_MAX, r3
    33be:	f3bf 8f6f 	isb	sy
		if (z_is_thread_queued(thread)) {
    33c2:	f994 200d 	ldrsb.w	r2, [r4, #13]
    33c6:	7b63      	ldrb	r3, [r4, #13]
    33c8:	2a00      	cmp	r2, #0
    33ca:	da05      	bge.n	33d8 <z_impl_k_thread_suspend+0x30>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    33cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    33d0:	7363      	strb	r3, [r4, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    33d2:	4620      	mov	r0, r4
    33d4:	f000 fe9b 	bl	410e <sys_dlist_remove>
		update_cache(thread == _current);
    33d8:	4d0b      	ldr	r5, [pc, #44]	; (3408 <z_impl_k_thread_suspend+0x60>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    33da:	7b63      	ldrb	r3, [r4, #13]
    33dc:	68a8      	ldr	r0, [r5, #8]
    33de:	f043 0310 	orr.w	r3, r3, #16
    33e2:	7363      	strb	r3, [r4, #13]
    33e4:	1b03      	subs	r3, r0, r4
    33e6:	4258      	negs	r0, r3
    33e8:	4158      	adcs	r0, r3
    33ea:	f7ff fe9d 	bl	3128 <update_cache>
	__asm__ volatile(
    33ee:	f386 8811 	msr	BASEPRI, r6
    33f2:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    33f6:	68ab      	ldr	r3, [r5, #8]
    33f8:	42a3      	cmp	r3, r4
    33fa:	d103      	bne.n	3404 <z_impl_k_thread_suspend+0x5c>
}
    33fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    3400:	f000 bea3 	b.w	414a <z_reschedule_unlocked>
}
    3404:	bd70      	pop	{r4, r5, r6, pc}
    3406:	bf00      	nop
    3408:	20000344 	.word	0x20000344

0000340c <k_sched_unlock>:
{
    340c:	b510      	push	{r4, lr}
	__asm__ volatile(
    340e:	f04f 0320 	mov.w	r3, #32
    3412:	f3ef 8411 	mrs	r4, BASEPRI
    3416:	f383 8812 	msr	BASEPRI_MAX, r3
    341a:	f3bf 8f6f 	isb	sy
		++_current->base.sched_locked;
    341e:	4b08      	ldr	r3, [pc, #32]	; (3440 <k_sched_unlock+0x34>)
    3420:	689a      	ldr	r2, [r3, #8]
    3422:	7bd3      	ldrb	r3, [r2, #15]
    3424:	3301      	adds	r3, #1
    3426:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    3428:	2000      	movs	r0, #0
    342a:	f7ff fe7d 	bl	3128 <update_cache>
	__asm__ volatile(
    342e:	f384 8811 	msr	BASEPRI, r4
    3432:	f3bf 8f6f 	isb	sy
}
    3436:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	z_reschedule_unlocked();
    343a:	f000 be86 	b.w	414a <z_reschedule_unlocked>
    343e:	bf00      	nop
    3440:	20000344 	.word	0x20000344

00003444 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    3444:	4b04      	ldr	r3, [pc, #16]	; (3458 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    3446:	2100      	movs	r1, #0
    3448:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    344c:	e9c3 2208 	strd	r2, r2, [r3, #32]
    3450:	4608      	mov	r0, r1
    3452:	f7ff be13 	b.w	307c <k_sched_time_slice_set>
    3456:	bf00      	nop
    3458:	20000344 	.word	0x20000344

0000345c <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    345c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	__asm__ volatile(
    345e:	f04f 0320 	mov.w	r3, #32
    3462:	f3ef 8511 	mrs	r5, BASEPRI
    3466:	f383 8812 	msr	BASEPRI_MAX, r3
    346a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    346e:	491a      	ldr	r1, [pc, #104]	; (34d8 <z_impl_k_yield+0x7c>)
    3470:	6888      	ldr	r0, [r1, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3472:	7b43      	ldrb	r3, [r0, #13]
    3474:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    3478:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    347a:	f000 fe48 	bl	410e <sys_dlist_remove>
	}
	queue_thread(_current);
    347e:	688b      	ldr	r3, [r1, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    3480:	7b5a      	ldrb	r2, [r3, #13]
	return list->head == list;
    3482:	4608      	mov	r0, r1
    3484:	f062 027f 	orn	r2, r2, #127	; 0x7f
    3488:	735a      	strb	r2, [r3, #13]
    348a:	f850 2f20 	ldr.w	r2, [r0, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    348e:	4282      	cmp	r2, r0
    3490:	d01c      	beq.n	34cc <z_impl_k_yield+0x70>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    3492:	b1da      	cbz	r2, 34cc <z_impl_k_yield+0x70>
	return (node == list->tail) ? NULL : node->next;
    3494:	6a4f      	ldr	r7, [r1, #36]	; 0x24
	int32_t b1 = thread_1->base.prio;
    3496:	f993 600e 	ldrsb.w	r6, [r3, #14]
	int32_t b2 = thread_2->base.prio;
    349a:	f992 400e 	ldrsb.w	r4, [r2, #14]
	if (b1 != b2) {
    349e:	42a6      	cmp	r6, r4
    34a0:	d00f      	beq.n	34c2 <z_impl_k_yield+0x66>
		return b2 - b1;
    34a2:	1ba4      	subs	r4, r4, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    34a4:	2c00      	cmp	r4, #0
    34a6:	dd0c      	ble.n	34c2 <z_impl_k_yield+0x66>
	sys_dnode_t *const prev = successor->prev;
    34a8:	6851      	ldr	r1, [r2, #4]
	node->next = successor;
    34aa:	e9c3 2100 	strd	r2, r1, [r3]
	prev->next = node;
    34ae:	600b      	str	r3, [r1, #0]
	successor->prev = node;
    34b0:	6053      	str	r3, [r2, #4]
	update_cache(1);
    34b2:	2001      	movs	r0, #1
    34b4:	f7ff fe38 	bl	3128 <update_cache>
    34b8:	4628      	mov	r0, r5
	z_swap(&sched_spinlock, key);
}
    34ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    34be:	f7fd bded 	b.w	109c <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    34c2:	42ba      	cmp	r2, r7
    34c4:	d002      	beq.n	34cc <z_impl_k_yield+0x70>
    34c6:	6812      	ldr	r2, [r2, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    34c8:	2a00      	cmp	r2, #0
    34ca:	d1e6      	bne.n	349a <z_impl_k_yield+0x3e>
	sys_dnode_t *const tail = list->tail;
    34cc:	6a4a      	ldr	r2, [r1, #36]	; 0x24
	node->prev = tail;
    34ce:	e9c3 0200 	strd	r0, r2, [r3]
	tail->next = node;
    34d2:	6013      	str	r3, [r2, #0]
	list->tail = node;
    34d4:	624b      	str	r3, [r1, #36]	; 0x24
}
    34d6:	e7ec      	b.n	34b2 <z_impl_k_yield+0x56>
    34d8:	20000344 	.word	0x20000344

000034dc <z_tick_sleep>:
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    34dc:	ea50 0301 	orrs.w	r3, r0, r1
{
    34e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    34e4:	4605      	mov	r5, r0
    34e6:	460e      	mov	r6, r1
	if (ticks == 0) {
    34e8:	d103      	bne.n	34f2 <z_tick_sleep+0x16>
	z_impl_k_yield();
    34ea:	f7ff ffb7 	bl	345c <z_impl_k_yield>
	if (ticks > 0) {
		return ticks;
	}
#endif

	return 0;
    34ee:	2000      	movs	r0, #0
    34f0:	e033      	b.n	355a <z_tick_sleep+0x7e>
	if (Z_TICK_ABS(ticks) <= 0) {
    34f2:	f06f 0401 	mvn.w	r4, #1
    34f6:	1a24      	subs	r4, r4, r0
    34f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    34fc:	eb63 0301 	sbc.w	r3, r3, r1
    3500:	2c01      	cmp	r4, #1
    3502:	f173 0300 	sbcs.w	r3, r3, #0
    3506:	da02      	bge.n	350e <z_tick_sleep+0x32>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    3508:	f000 fee3 	bl	42d2 <sys_clock_tick_get_32>
    350c:	1944      	adds	r4, r0, r5
    350e:	f04f 0320 	mov.w	r3, #32
    3512:	f3ef 8811 	mrs	r8, BASEPRI
    3516:	f383 8812 	msr	BASEPRI_MAX, r3
    351a:	f3bf 8f6f 	isb	sy
	pending_current = _current;
    351e:	4f10      	ldr	r7, [pc, #64]	; (3560 <z_tick_sleep+0x84>)
    3520:	4b10      	ldr	r3, [pc, #64]	; (3564 <z_tick_sleep+0x88>)
    3522:	68b8      	ldr	r0, [r7, #8]
    3524:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    3526:	f7ff feed 	bl	3304 <unready_thread>
	z_add_thread_timeout(_current, timeout);
    352a:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    352c:	490e      	ldr	r1, [pc, #56]	; (3568 <z_tick_sleep+0x8c>)
    352e:	462a      	mov	r2, r5
    3530:	4633      	mov	r3, r6
    3532:	3018      	adds	r0, #24
    3534:	f000 f8f2 	bl	371c <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    3538:	68ba      	ldr	r2, [r7, #8]
    353a:	7b53      	ldrb	r3, [r2, #13]
    353c:	f043 0310 	orr.w	r3, r3, #16
    3540:	7353      	strb	r3, [r2, #13]
    3542:	4640      	mov	r0, r8
    3544:	f7fd fdaa 	bl	109c <arch_swap>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    3548:	f000 fec3 	bl	42d2 <sys_clock_tick_get_32>
    354c:	1a20      	subs	r0, r4, r0
    354e:	eb63 0303 	sbc.w	r3, r3, r3
	if (ticks > 0) {
    3552:	2801      	cmp	r0, #1
    3554:	f173 0300 	sbcs.w	r3, r3, #0
    3558:	dbc9      	blt.n	34ee <z_tick_sleep+0x12>
}
    355a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    355e:	bf00      	nop
    3560:	20000344 	.word	0x20000344
    3564:	2000036c 	.word	0x2000036c
    3568:	0000418b 	.word	0x0000418b

0000356c <z_impl_k_sleep>:
	__ASSERT(!arch_is_in_isr(), "");

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    356c:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
    3570:	bf08      	it	eq
    3572:	f1b0 3fff 	cmpeq.w	r0, #4294967295	; 0xffffffff
{
    3576:	b508      	push	{r3, lr}
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    3578:	d106      	bne.n	3588 <z_impl_k_sleep+0x1c>
		k_thread_suspend(_current);
    357a:	4b08      	ldr	r3, [pc, #32]	; (359c <z_impl_k_sleep+0x30>)
    357c:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    357e:	f7ff ff13 	bl	33a8 <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    3582:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    3586:	bd08      	pop	{r3, pc}
	ticks = z_tick_sleep(ticks);
    3588:	f7ff ffa8 	bl	34dc <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    358c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    3590:	fb80 0303 	smull	r0, r3, r0, r3
    3594:	0bc0      	lsrs	r0, r0, #15
    3596:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
	return ret;
    359a:	e7f4      	b.n	3586 <z_impl_k_sleep+0x1a>
    359c:	20000344 	.word	0x20000344

000035a0 <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    35a0:	4b01      	ldr	r3, [pc, #4]	; (35a8 <z_impl_z_current_get+0x8>)
    35a2:	6898      	ldr	r0, [r3, #8]
    35a4:	4770      	bx	lr
    35a6:	bf00      	nop
    35a8:	20000344 	.word	0x20000344

000035ac <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    35ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    35b0:	4604      	mov	r4, r0
    35b2:	f04f 0320 	mov.w	r3, #32
    35b6:	f3ef 8611 	mrs	r6, BASEPRI
    35ba:	f383 8812 	msr	BASEPRI_MAX, r3
    35be:	f3bf 8f6f 	isb	sy
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    35c2:	7b43      	ldrb	r3, [r0, #13]
    35c4:	071a      	lsls	r2, r3, #28
    35c6:	d505      	bpl.n	35d4 <z_thread_abort+0x28>
	__asm__ volatile(
    35c8:	f386 8811 	msr	BASEPRI, r6
    35cc:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    35d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    35d4:	f023 0220 	bic.w	r2, r3, #32
    35d8:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    35dc:	09d2      	lsrs	r2, r2, #7
    35de:	d120      	bne.n	3622 <z_thread_abort+0x76>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    35e0:	7341      	strb	r1, [r0, #13]
		if (thread->base.pended_on != NULL) {
    35e2:	68a3      	ldr	r3, [r4, #8]
    35e4:	b113      	cbz	r3, 35ec <z_thread_abort+0x40>
			unpend_thread_no_timeout(thread);
    35e6:	4620      	mov	r0, r4
    35e8:	f000 fd99 	bl	411e <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    35ec:	f104 0018 	add.w	r0, r4, #24
    35f0:	f000 fe2f 	bl	4252 <z_abort_timeout>
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    35f4:	f104 0758 	add.w	r7, r4, #88	; 0x58
    35f8:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    35fc:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    35fe:	42bd      	cmp	r5, r7
    3600:	d000      	beq.n	3604 <z_thread_abort+0x58>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    3602:	b9b5      	cbnz	r5, 3632 <z_thread_abort+0x86>
		update_cache(1);
    3604:	2001      	movs	r0, #1
    3606:	f7ff fd8f 	bl	3128 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    360a:	4b10      	ldr	r3, [pc, #64]	; (364c <z_thread_abort+0xa0>)
    360c:	689b      	ldr	r3, [r3, #8]
    360e:	42a3      	cmp	r3, r4
    3610:	d1da      	bne.n	35c8 <z_thread_abort+0x1c>
    3612:	f3ef 8305 	mrs	r3, IPSR
    3616:	2b00      	cmp	r3, #0
    3618:	d1d6      	bne.n	35c8 <z_thread_abort+0x1c>
    361a:	4630      	mov	r0, r6
    361c:	f7fd fd3e 	bl	109c <arch_swap>
	return ret;
    3620:	e7d2      	b.n	35c8 <z_thread_abort+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    3622:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    3626:	f043 0308 	orr.w	r3, r3, #8
    362a:	7343      	strb	r3, [r0, #13]
	sys_dlist_remove(&thread->base.qnode_dlist);
    362c:	f000 fd6f 	bl	410e <sys_dlist_remove>
}
    3630:	e7d7      	b.n	35e2 <z_thread_abort+0x36>
		unpend_thread_no_timeout(thread);
    3632:	4628      	mov	r0, r5
    3634:	f000 fd73 	bl	411e <unpend_thread_no_timeout>
    3638:	f105 0018 	add.w	r0, r5, #24
    363c:	f000 fe09 	bl	4252 <z_abort_timeout>
    3640:	f8c5 8078 	str.w	r8, [r5, #120]	; 0x78
		ready_thread(thread);
    3644:	4628      	mov	r0, r5
    3646:	f7ff fe09 	bl	325c <ready_thread>
    364a:	e7d7      	b.n	35fc <z_thread_abort+0x50>
    364c:	20000344 	.word	0x20000344

00003650 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    3650:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    3652:	4806      	ldr	r0, [pc, #24]	; (366c <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    3654:	4a06      	ldr	r2, [pc, #24]	; (3670 <z_data_copy+0x20>)
    3656:	4907      	ldr	r1, [pc, #28]	; (3674 <z_data_copy+0x24>)
    3658:	1a12      	subs	r2, r2, r0
    365a:	f000 fac9 	bl	3bf0 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    365e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    3662:	4a05      	ldr	r2, [pc, #20]	; (3678 <z_data_copy+0x28>)
    3664:	4905      	ldr	r1, [pc, #20]	; (367c <z_data_copy+0x2c>)
    3666:	4806      	ldr	r0, [pc, #24]	; (3680 <z_data_copy+0x30>)
    3668:	f000 bac2 	b.w	3bf0 <memcpy>
    366c:	20000000 	.word	0x20000000
    3670:	200000d0 	.word	0x200000d0
    3674:	00004718 	.word	0x00004718
    3678:	00000000 	.word	0x00000000
    367c:	00004718 	.word	0x00004718
    3680:	20000000 	.word	0x20000000

00003684 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    3684:	4b03      	ldr	r3, [pc, #12]	; (3694 <elapsed+0x10>)
    3686:	681b      	ldr	r3, [r3, #0]
    3688:	b90b      	cbnz	r3, 368e <elapsed+0xa>
    368a:	f7fe bd9f 	b.w	21cc <sys_clock_elapsed>
}
    368e:	2000      	movs	r0, #0
    3690:	4770      	bx	lr
    3692:	bf00      	nop
    3694:	20000378 	.word	0x20000378

00003698 <next_timeout>:
	return list->head == list;
    3698:	4b11      	ldr	r3, [pc, #68]	; (36e0 <next_timeout+0x48>)

static int32_t next_timeout(void)
{
    369a:	b510      	push	{r4, lr}
    369c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    369e:	429c      	cmp	r4, r3
    36a0:	bf08      	it	eq
    36a2:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    36a4:	f7ff ffee 	bl	3684 <elapsed>
    36a8:	4603      	mov	r3, r0
	int32_t ret = to == NULL ? MAX_WAIT
    36aa:	b16c      	cbz	r4, 36c8 <next_timeout+0x30>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    36ac:	e9d4 0204 	ldrd	r0, r2, [r4, #16]
    36b0:	1ac0      	subs	r0, r0, r3
    36b2:	eb62 73e3 	sbc.w	r3, r2, r3, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    36b6:	2801      	cmp	r0, #1
    36b8:	f173 0200 	sbcs.w	r2, r3, #0
    36bc:	db0d      	blt.n	36da <next_timeout+0x42>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    36be:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
    36c2:	f173 0300 	sbcs.w	r3, r3, #0
    36c6:	db01      	blt.n	36cc <next_timeout+0x34>
	int32_t ret = to == NULL ? MAX_WAIT
    36c8:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    36cc:	4b05      	ldr	r3, [pc, #20]	; (36e4 <next_timeout+0x4c>)
    36ce:	691b      	ldr	r3, [r3, #16]
    36d0:	b113      	cbz	r3, 36d8 <next_timeout+0x40>
    36d2:	4298      	cmp	r0, r3
    36d4:	bfa8      	it	ge
    36d6:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    36d8:	bd10      	pop	{r4, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    36da:	2000      	movs	r0, #0
    36dc:	e7f6      	b.n	36cc <next_timeout+0x34>
    36de:	bf00      	nop
    36e0:	200000b4 	.word	0x200000b4
    36e4:	20000344 	.word	0x20000344

000036e8 <remove_timeout>:
{
    36e8:	b530      	push	{r4, r5, lr}
	return (node == list->tail) ? NULL : node->next;
    36ea:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    36ec:	b168      	cbz	r0, 370a <remove_timeout+0x22>
	return (node == list->tail) ? NULL : node->next;
    36ee:	4a0a      	ldr	r2, [pc, #40]	; (3718 <remove_timeout+0x30>)
    36f0:	6852      	ldr	r2, [r2, #4]
    36f2:	4290      	cmp	r0, r2
    36f4:	d009      	beq.n	370a <remove_timeout+0x22>
	if (next(t) != NULL) {
    36f6:	b143      	cbz	r3, 370a <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    36f8:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    36fc:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    3700:	1912      	adds	r2, r2, r4
    3702:	eb41 0105 	adc.w	r1, r1, r5
    3706:	e9c3 2104 	strd	r2, r1, [r3, #16]
 * @return N/A
 */

static inline void sys_dlist_remove(sys_dnode_t *node)
{
	sys_dnode_t *const prev = node->prev;
    370a:	6842      	ldr	r2, [r0, #4]
	sys_dnode_t *const next = node->next;

	prev->next = next;
    370c:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    370e:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    3710:	2300      	movs	r3, #0
	node->prev = NULL;
    3712:	e9c0 3300 	strd	r3, r3, [r0]
}
    3716:	bd30      	pop	{r4, r5, pc}
    3718:	200000b4 	.word	0x200000b4

0000371c <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    371c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
    3720:	bf08      	it	eq
    3722:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
{
    3726:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3728:	4604      	mov	r4, r0
    372a:	461f      	mov	r7, r3
    372c:	4615      	mov	r5, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    372e:	d067      	beq.n	3800 <z_add_timeout+0xe4>
#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
	to->fn = fn;
    3730:	6081      	str	r1, [r0, #8]
	__asm__ volatile(
    3732:	f04f 0320 	mov.w	r3, #32
    3736:	f3ef 8611 	mrs	r6, BASEPRI
    373a:	f383 8812 	msr	BASEPRI_MAX, r3
    373e:	f3bf 8f6f 	isb	sy

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    3742:	f06f 0201 	mvn.w	r2, #1
    3746:	1b53      	subs	r3, r2, r5
    3748:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
    374c:	eb6c 0307 	sbc.w	r3, ip, r7
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    3750:	2b00      	cmp	r3, #0
    3752:	db1b      	blt.n	378c <z_add_timeout+0x70>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    3754:	4b2b      	ldr	r3, [pc, #172]	; (3804 <z_add_timeout+0xe8>)
    3756:	e9d3 1300 	ldrd	r1, r3, [r3]
    375a:	1a52      	subs	r2, r2, r1
    375c:	eb6c 0303 	sbc.w	r3, ip, r3
    3760:	1b55      	subs	r5, r2, r5

			to->dticks = MAX(1, ticks);
    3762:	eb63 0307 	sbc.w	r3, r3, r7
    3766:	2d01      	cmp	r5, #1
    3768:	f173 0200 	sbcs.w	r2, r3, #0
    376c:	bfbc      	itt	lt
    376e:	2501      	movlt	r5, #1
    3770:	2300      	movlt	r3, #0
    3772:	e9c0 5304 	strd	r5, r3, [r0, #16]
	return list->head == list;
    3776:	4824      	ldr	r0, [pc, #144]	; (3808 <z_add_timeout+0xec>)
	sys_dnode_t *const tail = list->tail;
    3778:	e9d0 3c00 	ldrd	r3, ip, [r0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    377c:	4283      	cmp	r3, r0
    377e:	d118      	bne.n	37b2 <z_add_timeout+0x96>
	node->prev = tail;
    3780:	e9c4 0c00 	strd	r0, ip, [r4]
	tail->next = node;
    3784:	f8cc 4000 	str.w	r4, [ip]
	list->tail = node;
    3788:	6044      	str	r4, [r0, #4]
}
    378a:	e026      	b.n	37da <z_add_timeout+0xbe>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    378c:	f7ff ff7a 	bl	3684 <elapsed>
    3790:	3501      	adds	r5, #1
    3792:	f147 0700 	adc.w	r7, r7, #0
    3796:	182d      	adds	r5, r5, r0
    3798:	eb47 77e0 	adc.w	r7, r7, r0, asr #31
    379c:	e9c4 5704 	strd	r5, r7, [r4, #16]
    37a0:	e7e9      	b.n	3776 <z_add_timeout+0x5a>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    37a2:	1a52      	subs	r2, r2, r1
    37a4:	eb65 0507 	sbc.w	r5, r5, r7
	return (node == list->tail) ? NULL : node->next;
    37a8:	459c      	cmp	ip, r3
    37aa:	e9c4 2504 	strd	r2, r5, [r4, #16]
    37ae:	d0e7      	beq.n	3780 <z_add_timeout+0x64>
    37b0:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    37b2:	2b00      	cmp	r3, #0
    37b4:	d0e4      	beq.n	3780 <z_add_timeout+0x64>
			if (t->dticks > to->dticks) {
    37b6:	e9d3 1704 	ldrd	r1, r7, [r3, #16]
    37ba:	e9d4 2504 	ldrd	r2, r5, [r4, #16]
    37be:	428a      	cmp	r2, r1
    37c0:	eb75 0e07 	sbcs.w	lr, r5, r7
    37c4:	daed      	bge.n	37a2 <z_add_timeout+0x86>
				t->dticks -= to->dticks;
    37c6:	1a8a      	subs	r2, r1, r2
    37c8:	eb67 0505 	sbc.w	r5, r7, r5
    37cc:	e9c3 2504 	strd	r2, r5, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    37d0:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    37d2:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    37d6:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    37d8:	605c      	str	r4, [r3, #4]
	return list->head == list;
    37da:	6803      	ldr	r3, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    37dc:	4283      	cmp	r3, r0
    37de:	d00b      	beq.n	37f8 <z_add_timeout+0xdc>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    37e0:	429c      	cmp	r4, r3
    37e2:	d109      	bne.n	37f8 <z_add_timeout+0xdc>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    37e4:	f7ff ff58 	bl	3698 <next_timeout>

			if (next_time == 0 ||
    37e8:	b118      	cbz	r0, 37f2 <z_add_timeout+0xd6>
			    _current_cpu->slice_ticks != next_time) {
    37ea:	4b08      	ldr	r3, [pc, #32]	; (380c <z_add_timeout+0xf0>)
			if (next_time == 0 ||
    37ec:	691b      	ldr	r3, [r3, #16]
    37ee:	4283      	cmp	r3, r0
    37f0:	d002      	beq.n	37f8 <z_add_timeout+0xdc>
				sys_clock_set_timeout(next_time, false);
    37f2:	2100      	movs	r1, #0
    37f4:	f7fe fcb8 	bl	2168 <sys_clock_set_timeout>
	__asm__ volatile(
    37f8:	f386 8811 	msr	BASEPRI, r6
    37fc:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    3800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3802:	bf00      	nop
    3804:	200001d0 	.word	0x200001d0
    3808:	200000b4 	.word	0x200000b4
    380c:	20000344 	.word	0x20000344

00003810 <sys_clock_announce>:
		}
	}
}

void sys_clock_announce(int32_t ticks)
{
    3810:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    3814:	4605      	mov	r5, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    3816:	f7ff fce1 	bl	31dc <z_time_slice>
	__asm__ volatile(
    381a:	f04f 0320 	mov.w	r3, #32
    381e:	f3ef 8411 	mrs	r4, BASEPRI
    3822:	f383 8812 	msr	BASEPRI_MAX, r3
    3826:	f3bf 8f6f 	isb	sy
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    382a:	4e24      	ldr	r6, [pc, #144]	; (38bc <sys_clock_announce+0xac>)
	return list->head == list;
    382c:	f8df 8090 	ldr.w	r8, [pc, #144]	; 38c0 <sys_clock_announce+0xb0>
    3830:	6035      	str	r5, [r6, #0]

	while (first() != NULL && first()->dticks <= announce_remaining) {
		struct _timeout *t = first();
		int dt = t->dticks;

		curr_tick += dt;
    3832:	4d24      	ldr	r5, [pc, #144]	; (38c4 <sys_clock_announce+0xb4>)
    3834:	f8d8 0000 	ldr.w	r0, [r8]
	while (first() != NULL && first()->dticks <= announce_remaining) {
    3838:	6832      	ldr	r2, [r6, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    383a:	4540      	cmp	r0, r8
		curr_tick += dt;
    383c:	e9d5 1e00 	ldrd	r1, lr, [r5]
    3840:	ea4f 77e2 	mov.w	r7, r2, asr #31
    3844:	d00b      	beq.n	385e <sys_clock_announce+0x4e>
	while (first() != NULL && first()->dticks <= announce_remaining) {
    3846:	b150      	cbz	r0, 385e <sys_clock_announce+0x4e>
    3848:	e9d0 3c04 	ldrd	r3, ip, [r0, #16]
    384c:	429a      	cmp	r2, r3
    384e:	eb77 090c 	sbcs.w	r9, r7, ip
    3852:	da16      	bge.n	3882 <sys_clock_announce+0x72>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    3854:	1a9b      	subs	r3, r3, r2
    3856:	eb6c 0c07 	sbc.w	ip, ip, r7
    385a:	e9c0 3c04 	strd	r3, ip, [r0, #16]
	}

	curr_tick += announce_remaining;
    385e:	1852      	adds	r2, r2, r1
    3860:	eb4e 0707 	adc.w	r7, lr, r7
    3864:	e9c5 2700 	strd	r2, r7, [r5]
	announce_remaining = 0;
    3868:	2500      	movs	r5, #0
    386a:	6035      	str	r5, [r6, #0]

	sys_clock_set_timeout(next_timeout(), false);
    386c:	f7ff ff14 	bl	3698 <next_timeout>
    3870:	4629      	mov	r1, r5
    3872:	f7fe fc79 	bl	2168 <sys_clock_set_timeout>
	__asm__ volatile(
    3876:	f384 8811 	msr	BASEPRI, r4
    387a:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    387e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		curr_tick += dt;
    3882:	1859      	adds	r1, r3, r1
    3884:	eb4e 77e3 	adc.w	r7, lr, r3, asr #31
		announce_remaining -= dt;
    3888:	1ad3      	subs	r3, r2, r3
    388a:	6033      	str	r3, [r6, #0]
		t->dticks = 0;
    388c:	2200      	movs	r2, #0
    388e:	2300      	movs	r3, #0
    3890:	e9c0 2304 	strd	r2, r3, [r0, #16]
		curr_tick += dt;
    3894:	e9c5 1700 	strd	r1, r7, [r5]
		remove_timeout(t);
    3898:	f7ff ff26 	bl	36e8 <remove_timeout>
    389c:	f384 8811 	msr	BASEPRI, r4
    38a0:	f3bf 8f6f 	isb	sy
		t->fn(t);
    38a4:	6883      	ldr	r3, [r0, #8]
    38a6:	4798      	blx	r3
	__asm__ volatile(
    38a8:	f04f 0320 	mov.w	r3, #32
    38ac:	f3ef 8411 	mrs	r4, BASEPRI
    38b0:	f383 8812 	msr	BASEPRI_MAX, r3
    38b4:	f3bf 8f6f 	isb	sy
#endif

#ifdef CONFIG_SPIN_VALIDATE
	z_spin_lock_set_owner(l);
#endif
	return k;
    38b8:	e7bc      	b.n	3834 <sys_clock_announce+0x24>
    38ba:	bf00      	nop
    38bc:	20000378 	.word	0x20000378
    38c0:	200000b4 	.word	0x200000b4
    38c4:	200001d0 	.word	0x200001d0

000038c8 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    38c8:	b510      	push	{r4, lr}
    38ca:	f04f 0320 	mov.w	r3, #32
    38ce:	f3ef 8411 	mrs	r4, BASEPRI
    38d2:	f383 8812 	msr	BASEPRI_MAX, r3
    38d6:	f3bf 8f6f 	isb	sy
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    38da:	f7fe fc77 	bl	21cc <sys_clock_elapsed>
    38de:	4a05      	ldr	r2, [pc, #20]	; (38f4 <sys_clock_tick_get+0x2c>)
    38e0:	e9d2 3100 	ldrd	r3, r1, [r2]
    38e4:	18c0      	adds	r0, r0, r3
    38e6:	f141 0100 	adc.w	r1, r1, #0
	__asm__ volatile(
    38ea:	f384 8811 	msr	BASEPRI, r4
    38ee:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    38f2:	bd10      	pop	{r4, pc}
    38f4:	200001d0 	.word	0x200001d0

000038f8 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    38f8:	4a02      	ldr	r2, [pc, #8]	; (3904 <boot_banner+0xc>)
    38fa:	4903      	ldr	r1, [pc, #12]	; (3908 <boot_banner+0x10>)
    38fc:	4803      	ldr	r0, [pc, #12]	; (390c <boot_banner+0x14>)
    38fe:	f000 b828 	b.w	3952 <printk>
    3902:	bf00      	nop
    3904:	00004714 	.word	0x00004714
    3908:	000046d3 	.word	0x000046d3
    390c:	000046ee 	.word	0x000046ee

00003910 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    3910:	4770      	bx	lr

00003912 <sys_notify_validate>:

int sys_notify_validate(struct sys_notify *notify)
{
	int rv = 0;

	if (notify == NULL) {
    3912:	4603      	mov	r3, r0
    3914:	b158      	cbz	r0, 392e <sys_notify_validate+0x1c>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3916:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    3918:	f002 0203 	and.w	r2, r2, #3
		return -EINVAL;
	}

	/* Validate configuration based on mode */
	switch (sys_notify_get_method(notify)) {
    391c:	2a01      	cmp	r2, #1
    391e:	d003      	beq.n	3928 <sys_notify_validate+0x16>
    3920:	2a03      	cmp	r2, #3
    3922:	d104      	bne.n	392e <sys_notify_validate+0x1c>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		if (notify->method.callback == NULL) {
    3924:	6802      	ldr	r2, [r0, #0]
    3926:	b112      	cbz	r2, 392e <sys_notify_validate+0x1c>
		break;
	}

	/* Clear the result here instead of in all callers. */
	if (rv == 0) {
		notify->result = 0;
    3928:	2000      	movs	r0, #0
    392a:	6098      	str	r0, [r3, #8]
    392c:	4770      	bx	lr
		return -EINVAL;
    392e:	f06f 0015 	mvn.w	r0, #21
	}

	return rv;
}
    3932:	4770      	bx	lr

00003934 <sys_notify_finalize>:
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    3934:	6842      	ldr	r2, [r0, #4]
	uint32_t method = sys_notify_get_method(notify);

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
    3936:	6081      	str	r1, [r0, #8]
	return method & SYS_NOTIFY_METHOD_MASK;
    3938:	f002 0203 	and.w	r2, r2, #3
	switch (method) {
    393c:	2a03      	cmp	r2, #3
    393e:	f04f 0200 	mov.w	r2, #0
{
    3942:	4603      	mov	r3, r0
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    3944:	bf0c      	ite	eq
    3946:	6800      	ldreq	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    3948:	4610      	movne	r0, r2
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    394a:	605a      	str	r2, [r3, #4]
	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    394c:	4770      	bx	lr

0000394e <arch_printk_char_out>:
}
    394e:	2000      	movs	r0, #0
    3950:	4770      	bx	lr

00003952 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    3952:	b40f      	push	{r0, r1, r2, r3}
    3954:	b507      	push	{r0, r1, r2, lr}
    3956:	a904      	add	r1, sp, #16
    3958:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    395c:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    395e:	f7fc fd63 	bl	428 <vprintk>
	}
	va_end(ap);
}
    3962:	b003      	add	sp, #12
    3964:	f85d eb04 	ldr.w	lr, [sp], #4
    3968:	b004      	add	sp, #16
    396a:	4770      	bx	lr

0000396c <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    396c:	8b03      	ldrh	r3, [r0, #24]
	if ((state == ONOFF_STATE_OFF)
    396e:	f013 0307 	ands.w	r3, r3, #7
    3972:	d105      	bne.n	3980 <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    3974:	6803      	ldr	r3, [r0, #0]
		evt = EVT_START;
    3976:	2b00      	cmp	r3, #0
    3978:	bf0c      	ite	eq
    397a:	2000      	moveq	r0, #0
    397c:	2003      	movne	r0, #3
    397e:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    3980:	2b02      	cmp	r3, #2
    3982:	d105      	bne.n	3990 <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    3984:	8b43      	ldrh	r3, [r0, #26]
		evt = EVT_STOP;
    3986:	2b00      	cmp	r3, #0
    3988:	bf14      	ite	ne
    398a:	2000      	movne	r0, #0
    398c:	2004      	moveq	r0, #4
    398e:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    3990:	2b01      	cmp	r3, #1
    3992:	d105      	bne.n	39a0 <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    3994:	6803      	ldr	r3, [r0, #0]
		evt = EVT_RESET;
    3996:	2b00      	cmp	r3, #0
    3998:	bf0c      	ite	eq
    399a:	2000      	moveq	r0, #0
    399c:	2005      	movne	r0, #5
    399e:	4770      	bx	lr
	int evt = EVT_NOP;
    39a0:	2000      	movs	r0, #0
}
    39a2:	4770      	bx	lr

000039a4 <notify_one>:
{
    39a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    39a8:	460d      	mov	r5, r1
    39aa:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    39ac:	4619      	mov	r1, r3
    39ae:	1d28      	adds	r0, r5, #4
{
    39b0:	4690      	mov	r8, r2
    39b2:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    39b4:	f7ff ffbe 	bl	3934 <sys_notify_finalize>
	if (cb) {
    39b8:	4604      	mov	r4, r0
    39ba:	b138      	cbz	r0, 39cc <notify_one+0x28>
		cb(mgr, cli, state, res);
    39bc:	4633      	mov	r3, r6
    39be:	4642      	mov	r2, r8
    39c0:	4629      	mov	r1, r5
    39c2:	4638      	mov	r0, r7
    39c4:	46a4      	mov	ip, r4
}
    39c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    39ca:	4760      	bx	ip
}
    39cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000039d0 <transition_complete>:
{
    39d0:	b410      	push	{r4}
	__asm__ volatile(
    39d2:	f04f 0420 	mov.w	r4, #32
    39d6:	f3ef 8211 	mrs	r2, BASEPRI
    39da:	f384 8812 	msr	BASEPRI_MAX, r4
    39de:	f3bf 8f6f 	isb	sy
	mgr->last_res = res;
    39e2:	6141      	str	r1, [r0, #20]
}
    39e4:	bc10      	pop	{r4}
	process_event(mgr, EVT_COMPLETE, key);
    39e6:	2101      	movs	r1, #1
    39e8:	f7fc bd2c 	b.w	444 <process_event>

000039ec <validate_args>:
{
    39ec:	b510      	push	{r4, lr}
    39ee:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    39f0:	b140      	cbz	r0, 3a04 <validate_args+0x18>
    39f2:	b139      	cbz	r1, 3a04 <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    39f4:	1d08      	adds	r0, r1, #4
    39f6:	f7ff ff8c 	bl	3912 <sys_notify_validate>
	if ((rv == 0)
    39fa:	b928      	cbnz	r0, 3a08 <validate_args+0x1c>
	    && ((cli->notify.flags
    39fc:	68a3      	ldr	r3, [r4, #8]
    39fe:	f033 0303 	bics.w	r3, r3, #3
    3a02:	d001      	beq.n	3a08 <validate_args+0x1c>
		rv = -EINVAL;
    3a04:	f06f 0015 	mvn.w	r0, #21
}
    3a08:	bd10      	pop	{r4, pc}

00003a0a <onoff_manager_init>:
{
    3a0a:	b538      	push	{r3, r4, r5, lr}
    3a0c:	460c      	mov	r4, r1
	if ((mgr == NULL)
    3a0e:	4605      	mov	r5, r0
    3a10:	b158      	cbz	r0, 3a2a <onoff_manager_init+0x20>
	    || (transitions == NULL)
    3a12:	b151      	cbz	r1, 3a2a <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    3a14:	680b      	ldr	r3, [r1, #0]
    3a16:	b143      	cbz	r3, 3a2a <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    3a18:	684b      	ldr	r3, [r1, #4]
    3a1a:	b133      	cbz	r3, 3a2a <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    3a1c:	221c      	movs	r2, #28
    3a1e:	2100      	movs	r1, #0
    3a20:	f000 f8f1 	bl	3c06 <memset>
    3a24:	612c      	str	r4, [r5, #16]
	return 0;
    3a26:	2000      	movs	r0, #0
}
    3a28:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    3a2a:	f06f 0015 	mvn.w	r0, #21
    3a2e:	e7fb      	b.n	3a28 <onoff_manager_init+0x1e>

00003a30 <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    3a30:	b570      	push	{r4, r5, r6, lr}
    3a32:	4604      	mov	r4, r0
    3a34:	460e      	mov	r6, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    3a36:	f7ff ffd9 	bl	39ec <validate_args>

	if (rv < 0) {
    3a3a:	1e05      	subs	r5, r0, #0
    3a3c:	db31      	blt.n	3aa2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa>
    3a3e:	f04f 0320 	mov.w	r3, #32
    3a42:	f3ef 8111 	mrs	r1, BASEPRI
    3a46:	f383 8812 	msr	BASEPRI_MAX, r3
    3a4a:	f3bf 8f6f 	isb	sy

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    3a4e:	8b63      	ldrh	r3, [r4, #26]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    3a50:	8b20      	ldrh	r0, [r4, #24]
	if (mgr->refs == SERVICE_REFS_MAX) {
    3a52:	f64f 75ff 	movw	r5, #65535	; 0xffff
    3a56:	42ab      	cmp	r3, r5
    3a58:	f000 0207 	and.w	r2, r0, #7
    3a5c:	d02e      	beq.n	3abc <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x24>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    3a5e:	2a02      	cmp	r2, #2
    3a60:	d10e      	bne.n	3a80 <onoff_request+0x50>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    3a62:	3301      	adds	r3, #1
    3a64:	8363      	strh	r3, [r4, #26]
	rv = state;
    3a66:	4615      	mov	r5, r2
		notify = true;
    3a68:	2301      	movs	r3, #1
	__asm__ volatile(
    3a6a:	f381 8811 	msr	BASEPRI, r1
    3a6e:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    3a72:	b1b3      	cbz	r3, 3aa2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa>
			notify_one(mgr, cli, state, 0);
    3a74:	2300      	movs	r3, #0
    3a76:	4631      	mov	r1, r6
    3a78:	4620      	mov	r0, r4
    3a7a:	f7ff ff93 	bl	39a4 <notify_one>
    3a7e:	e010      	b.n	3aa2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xa>
	} else if ((state == ONOFF_STATE_OFF)
    3a80:	0783      	lsls	r3, r0, #30
    3a82:	d001      	beq.n	3a88 <onoff_request+0x58>
		   || (state == ONOFF_STATE_TO_ON)) {
    3a84:	2a06      	cmp	r2, #6
    3a86:	d10e      	bne.n	3aa6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xe>
	parent->next = child;
    3a88:	2300      	movs	r3, #0
    3a8a:	6033      	str	r3, [r6, #0]
 *
 * @return A pointer on the last node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_tail(sys_slist_t *list)
{
	return list->tail;
    3a8c:	6863      	ldr	r3, [r4, #4]
 * @param node A pointer on the node to append
 */
static inline void sys_slist_append(sys_slist_t *list,
				    sys_snode_t *node);

Z_GENLIST_APPEND(slist, snode)
    3a8e:	b993      	cbnz	r3, 3ab6 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1e>
	list->head = node;
    3a90:	e9c4 6600 	strd	r6, r6, [r4]
	if (start) {
    3a94:	4615      	mov	r5, r2
    3a96:	b962      	cbnz	r2, 3ab2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1a>
		process_event(mgr, EVT_RECHECK, key);
    3a98:	460a      	mov	r2, r1
    3a9a:	4620      	mov	r0, r4
    3a9c:	2102      	movs	r1, #2
    3a9e:	f7fc fcd1 	bl	444 <process_event>
		}
	}

	return rv;
}
    3aa2:	4628      	mov	r0, r5
    3aa4:	bd70      	pop	{r4, r5, r6, pc}
		rv = -EIO;
    3aa6:	2a05      	cmp	r2, #5
    3aa8:	bf0c      	ite	eq
    3aaa:	f06f 0585 	mvneq.w	r5, #133	; 0x85
    3aae:	f06f 0504 	mvnne.w	r5, #4
    3ab2:	2300      	movs	r3, #0
    3ab4:	e7d9      	b.n	3a6a <onoff_request+0x3a>
	parent->next = child;
    3ab6:	601e      	str	r6, [r3, #0]
	list->tail = node;
    3ab8:	6066      	str	r6, [r4, #4]
}
    3aba:	e7eb      	b.n	3a94 <onoff_request+0x64>
		rv = -EAGAIN;
    3abc:	f06f 050a 	mvn.w	r5, #10
    3ac0:	e7f7      	b.n	3ab2 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0x1a>

00003ac2 <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    3ac2:	4604      	mov	r4, r0
    3ac4:	b508      	push	{r3, lr}
    3ac6:	4608      	mov	r0, r1
    3ac8:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    3aca:	461a      	mov	r2, r3
    3acc:	47a0      	blx	r4
	return z_impl_z_current_get();
    3ace:	f7ff fd67 	bl	35a0 <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    3ad2:	f7fd fccb 	bl	146c <z_impl_k_thread_abort>

00003ad6 <encode_uint>:
{
    3ad6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3ada:	469a      	mov	sl, r3
	bool upcase = isupper((int)conv->specifier);
    3adc:	78d3      	ldrb	r3, [r2, #3]
	switch (specifier) {
    3ade:	2b6f      	cmp	r3, #111	; 0x6f
{
    3ae0:	4680      	mov	r8, r0
    3ae2:	460f      	mov	r7, r1
    3ae4:	4615      	mov	r5, r2
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    3ae6:	f1a3 0b41 	sub.w	fp, r3, #65	; 0x41
	switch (specifier) {
    3aea:	d029      	beq.n	3b40 <encode_uint+0x6a>
    3aec:	d824      	bhi.n	3b38 <encode_uint+0x62>
		return 16;
    3aee:	2b58      	cmp	r3, #88	; 0x58
    3af0:	bf14      	ite	ne
    3af2:	260a      	movne	r6, #10
    3af4:	2610      	moveq	r6, #16
	char *bp = bps + (bpe - bps);
    3af6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
		unsigned int lsv = (unsigned int)(value % radix);
    3afa:	4632      	mov	r2, r6
    3afc:	2300      	movs	r3, #0
    3afe:	4640      	mov	r0, r8
    3b00:	4639      	mov	r1, r7
    3b02:	f7fc fafd 	bl	100 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3b06:	2a09      	cmp	r2, #9
    3b08:	b2d4      	uxtb	r4, r2
    3b0a:	d81e      	bhi.n	3b4a <encode_uint+0x74>
    3b0c:	3430      	adds	r4, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    3b0e:	45b0      	cmp	r8, r6
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3b10:	b2e4      	uxtb	r4, r4
	} while ((value != 0) && (bps < bp));
    3b12:	f177 0300 	sbcs.w	r3, r7, #0
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3b16:	f809 4d01 	strb.w	r4, [r9, #-1]!
	} while ((value != 0) && (bps < bp));
    3b1a:	d301      	bcc.n	3b20 <encode_uint+0x4a>
    3b1c:	45d1      	cmp	r9, sl
    3b1e:	d811      	bhi.n	3b44 <encode_uint+0x6e>
	if (conv->flag_hash) {
    3b20:	782b      	ldrb	r3, [r5, #0]
    3b22:	069b      	lsls	r3, r3, #26
    3b24:	d505      	bpl.n	3b32 <encode_uint+0x5c>
		if (radix == 8) {
    3b26:	2e08      	cmp	r6, #8
    3b28:	d115      	bne.n	3b56 <encode_uint+0x80>
			conv->altform_0 = true;
    3b2a:	78ab      	ldrb	r3, [r5, #2]
    3b2c:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    3b30:	70ab      	strb	r3, [r5, #2]
}
    3b32:	4648      	mov	r0, r9
    3b34:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    3b38:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    3b3c:	2b70      	cmp	r3, #112	; 0x70
    3b3e:	e7d7      	b.n	3af0 <encode_uint+0x1a>
	switch (specifier) {
    3b40:	2608      	movs	r6, #8
    3b42:	e7d8      	b.n	3af6 <encode_uint+0x20>
		value /= radix;
    3b44:	4680      	mov	r8, r0
    3b46:	460f      	mov	r7, r1
    3b48:	e7d7      	b.n	3afa <encode_uint+0x24>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    3b4a:	f1bb 0f19 	cmp.w	fp, #25
    3b4e:	bf94      	ite	ls
    3b50:	3437      	addls	r4, #55	; 0x37
    3b52:	3457      	addhi	r4, #87	; 0x57
    3b54:	e7db      	b.n	3b0e <encode_uint+0x38>
		} else if (radix == 16) {
    3b56:	2e10      	cmp	r6, #16
    3b58:	d1eb      	bne.n	3b32 <encode_uint+0x5c>
			conv->altform_0c = true;
    3b5a:	78ab      	ldrb	r3, [r5, #2]
    3b5c:	f043 0310 	orr.w	r3, r3, #16
    3b60:	e7e6      	b.n	3b30 <encode_uint+0x5a>

00003b62 <outs>:
{
    3b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    3b66:	4607      	mov	r7, r0
    3b68:	4688      	mov	r8, r1
    3b6a:	4615      	mov	r5, r2
    3b6c:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    3b6e:	4614      	mov	r4, r2
    3b70:	42b4      	cmp	r4, r6
    3b72:	eba4 0005 	sub.w	r0, r4, r5
    3b76:	d302      	bcc.n	3b7e <outs+0x1c>
    3b78:	b93e      	cbnz	r6, 3b8a <outs+0x28>
    3b7a:	7823      	ldrb	r3, [r4, #0]
    3b7c:	b12b      	cbz	r3, 3b8a <outs+0x28>
		int rc = out((int)*sp++, ctx);
    3b7e:	f814 0b01 	ldrb.w	r0, [r4], #1
    3b82:	4641      	mov	r1, r8
    3b84:	47b8      	blx	r7
		if (rc < 0) {
    3b86:	2800      	cmp	r0, #0
    3b88:	daf2      	bge.n	3b70 <outs+0xe>
}
    3b8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00003b8e <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    3b8e:	4770      	bx	lr

00003b90 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    3b90:	2200      	movs	r2, #0
    3b92:	e9c0 2200 	strd	r2, r2, [r0]
    3b96:	6082      	str	r2, [r0, #8]
}
    3b98:	4770      	bx	lr

00003b9a <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    3b9a:	f000 ba90 	b.w	40be <z_fatal_error>

00003b9e <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    3b9e:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    3ba0:	6800      	ldr	r0, [r0, #0]
    3ba2:	f000 ba8c 	b.w	40be <z_fatal_error>

00003ba6 <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    3ba6:	2100      	movs	r1, #0
    3ba8:	2001      	movs	r0, #1
    3baa:	f7ff bff6 	b.w	3b9a <z_arm_fatal_error>

00003bae <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    3bae:	b508      	push	{r3, lr}
	handler();
    3bb0:	f7fd fa4c 	bl	104c <z_SysNmiOnReset>
	z_arm_int_exit();
}
    3bb4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    3bb8:	f7fd bb2c 	b.w	1214 <z_arm_exc_exit>

00003bbc <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    3bbc:	3901      	subs	r1, #1
    3bbe:	4603      	mov	r3, r0
    3bc0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    3bc4:	b90a      	cbnz	r2, 3bca <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    3bc6:	701a      	strb	r2, [r3, #0]

	return dest;
}
    3bc8:	4770      	bx	lr
		*d = *s;
    3bca:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    3bce:	e7f7      	b.n	3bc0 <strcpy+0x4>

00003bd0 <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    3bd0:	4603      	mov	r3, r0
	size_t n = 0;
    3bd2:	2000      	movs	r0, #0

	while (*s != '\0') {
    3bd4:	5c1a      	ldrb	r2, [r3, r0]
    3bd6:	b902      	cbnz	r2, 3bda <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    3bd8:	4770      	bx	lr
		n++;
    3bda:	3001      	adds	r0, #1
    3bdc:	e7fa      	b.n	3bd4 <strlen+0x4>

00003bde <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    3bde:	4603      	mov	r3, r0
	size_t n = 0;
    3be0:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    3be2:	5c1a      	ldrb	r2, [r3, r0]
    3be4:	b10a      	cbz	r2, 3bea <strnlen+0xc>
    3be6:	4288      	cmp	r0, r1
    3be8:	d100      	bne.n	3bec <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    3bea:	4770      	bx	lr
		n++;
    3bec:	3001      	adds	r0, #1
    3bee:	e7f8      	b.n	3be2 <strnlen+0x4>

00003bf0 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    3bf0:	b510      	push	{r4, lr}
    3bf2:	1e43      	subs	r3, r0, #1
    3bf4:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    3bf6:	4291      	cmp	r1, r2
    3bf8:	d100      	bne.n	3bfc <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    3bfa:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    3bfc:	f811 4b01 	ldrb.w	r4, [r1], #1
    3c00:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    3c04:	e7f7      	b.n	3bf6 <memcpy+0x6>

00003c06 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    3c06:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    3c08:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    3c0a:	4603      	mov	r3, r0
	while (n > 0) {
    3c0c:	4293      	cmp	r3, r2
    3c0e:	d100      	bne.n	3c12 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    3c10:	4770      	bx	lr
		*(d_byte++) = c_byte;
    3c12:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    3c16:	e7f9      	b.n	3c0c <memset+0x6>

00003c18 <_stdout_hook_default>:
}
    3c18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3c1c:	4770      	bx	lr

00003c1e <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    3c1e:	b084      	sub	sp, #16
    3c20:	ab04      	add	r3, sp, #16
    3c22:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    3c26:	f89d 3004 	ldrb.w	r3, [sp, #4]
    3c2a:	2b06      	cmp	r3, #6
    3c2c:	d108      	bne.n	3c40 <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    3c2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3c32:	2201      	movs	r2, #1
    3c34:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    3c38:	f3bf 8f4f 	dsb	sy
        __WFE();
    3c3c:	bf20      	wfe
    while (true)
    3c3e:	e7fd      	b.n	3c3c <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    3c40:	b004      	add	sp, #16
    3c42:	4770      	bx	lr

00003c44 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    3c44:	b084      	sub	sp, #16
    3c46:	ab04      	add	r3, sp, #16
    3c48:	e903 0007 	stmdb	r3, {r0, r1, r2}
    3c4c:	2300      	movs	r3, #0
    3c4e:	f383 8811 	msr	BASEPRI, r3
    3c52:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    3c56:	b004      	add	sp, #16
    3c58:	4770      	bx	lr

00003c5a <get_status>:
	return GET_STATUS(get_sub_data(dev, type)->flags);
    3c5a:	6903      	ldr	r3, [r0, #16]
    3c5c:	b2c9      	uxtb	r1, r1
    3c5e:	220c      	movs	r2, #12
    3c60:	fb01 3302 	mla	r3, r1, r2, r3
    3c64:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
    3c66:	f000 0007 	and.w	r0, r0, #7
    3c6a:	4770      	bx	lr

00003c6c <set_on_state>:
	__asm__ volatile(
    3c6c:	f04f 0320 	mov.w	r3, #32
    3c70:	f3ef 8211 	mrs	r2, BASEPRI
    3c74:	f383 8812 	msr	BASEPRI_MAX, r3
    3c78:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    3c7c:	6803      	ldr	r3, [r0, #0]
    3c7e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    3c82:	f043 0302 	orr.w	r3, r3, #2
    3c86:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    3c88:	f382 8811 	msr	BASEPRI, r2
    3c8c:	f3bf 8f6f 	isb	sy
}
    3c90:	4770      	bx	lr

00003c92 <stop>:
{
    3c92:	4603      	mov	r3, r0
    3c94:	b570      	push	{r4, r5, r6, lr}
	struct nrf_clock_control_data *data = dev->data;
    3c96:	6900      	ldr	r0, [r0, #16]
	return &data->subsys[type];
    3c98:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    3c9a:	f04f 0420 	mov.w	r4, #32
    3c9e:	f3ef 8611 	mrs	r6, BASEPRI
    3ca2:	f384 8812 	msr	BASEPRI_MAX, r4
    3ca6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    3caa:	250c      	movs	r5, #12
    3cac:	fb05 0401 	mla	r4, r5, r1, r0
    3cb0:	6c24      	ldr	r4, [r4, #64]	; 0x40
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    3cb2:	f014 04c0 	ands.w	r4, r4, #192	; 0xc0
    3cb6:	d001      	beq.n	3cbc <stop+0x2a>
    3cb8:	42a2      	cmp	r2, r4
    3cba:	d110      	bne.n	3cde <stop+0x4c>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    3cbc:	fb05 0001 	mla	r0, r5, r1, r0
    3cc0:	2201      	movs	r2, #1
    3cc2:	6402      	str	r2, [r0, #64]	; 0x40
	int err = 0;
    3cc4:	2000      	movs	r0, #0
	__asm__ volatile(
    3cc6:	f386 8811 	msr	BASEPRI, r6
    3cca:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    3cce:	b928      	cbnz	r0, 3cdc <stop+0x4a>
	get_sub_config(dev, type)->stop();
    3cd0:	685b      	ldr	r3, [r3, #4]
    3cd2:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    3cd6:	684b      	ldr	r3, [r1, #4]
    3cd8:	4798      	blx	r3
	return 0;
    3cda:	2000      	movs	r0, #0
}
    3cdc:	bd70      	pop	{r4, r5, r6, pc}
		err = -EPERM;
    3cde:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    3ce2:	e7f0      	b.n	3cc6 <stop+0x34>

00003ce4 <api_stop>:
	return stop(dev, subsys, CTX_API);
    3ce4:	2280      	movs	r2, #128	; 0x80
    3ce6:	f7ff bfd4 	b.w	3c92 <stop>

00003cea <async_start>:
{
    3cea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3cec:	9f06      	ldr	r7, [sp, #24]
	struct nrf_clock_control_data *data = dev->data;
    3cee:	6904      	ldr	r4, [r0, #16]
{
    3cf0:	4605      	mov	r5, r0
    3cf2:	b2c9      	uxtb	r1, r1
	__asm__ volatile(
    3cf4:	f04f 0020 	mov.w	r0, #32
    3cf8:	f3ef 8c11 	mrs	ip, BASEPRI
    3cfc:	f380 8812 	msr	BASEPRI_MAX, r0
    3d00:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    3d04:	260c      	movs	r6, #12
    3d06:	fb06 4601 	mla	r6, r6, r1, r4
    3d0a:	6c30      	ldr	r0, [r6, #64]	; 0x40
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    3d0c:	f000 0e07 	and.w	lr, r0, #7
    3d10:	f1be 0f01 	cmp.w	lr, #1
    3d14:	d111      	bne.n	3d3a <async_start+0x50>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    3d16:	6437      	str	r7, [r6, #64]	; 0x40
	int err = 0;
    3d18:	2600      	movs	r6, #0
	__asm__ volatile(
    3d1a:	f38c 8811 	msr	BASEPRI, ip
    3d1e:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    3d22:	b946      	cbnz	r6, 3d36 <async_start+0x4c>
	subdata->cb = cb;
    3d24:	200c      	movs	r0, #12
    3d26:	fb00 4401 	mla	r4, r0, r1, r4
	subdata->user_data = user_data;
    3d2a:	e9c4 230e 	strd	r2, r3, [r4, #56]	; 0x38
	 get_sub_config(dev, type)->start();
    3d2e:	686b      	ldr	r3, [r5, #4]
    3d30:	f853 3031 	ldr.w	r3, [r3, r1, lsl #3]
    3d34:	4798      	blx	r3
}
    3d36:	4630      	mov	r0, r6
    3d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    3d3a:	f000 00c0 	and.w	r0, r0, #192	; 0xc0
		err = -EALREADY;
    3d3e:	4287      	cmp	r7, r0
    3d40:	bf14      	ite	ne
    3d42:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
    3d46:	f06f 0677 	mvneq.w	r6, #119	; 0x77
    3d4a:	e7e6      	b.n	3d1a <async_start+0x30>

00003d4c <api_start>:
{
    3d4c:	b513      	push	{r0, r1, r4, lr}
	return async_start(dev, subsys, cb, user_data, CTX_API);
    3d4e:	2480      	movs	r4, #128	; 0x80
    3d50:	9400      	str	r4, [sp, #0]
    3d52:	f7ff ffca 	bl	3cea <async_start>
}
    3d56:	b002      	add	sp, #8
    3d58:	bd10      	pop	{r4, pc}

00003d5a <onoff_started_callback>:
	return &data->mgr[type];
    3d5a:	6900      	ldr	r0, [r0, #16]
{
    3d5c:	b410      	push	{r4}
	return &data->mgr[type];
    3d5e:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    3d60:	241c      	movs	r4, #28
    3d62:	fb03 0004 	mla	r0, r3, r4, r0
    3d66:	2100      	movs	r1, #0
}
    3d68:	bc10      	pop	{r4}
	notify(mgr, 0);
    3d6a:	4710      	bx	r2

00003d6c <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    3d6c:	2000      	movs	r0, #0
    3d6e:	f000 b906 	b.w	3f7e <nrfx_clock_start>

00003d72 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    3d72:	2000      	movs	r0, #0
    3d74:	f7fe bb92 	b.w	249c <nrfx_clock_stop>

00003d78 <blocking_start_callback>:
{
    3d78:	4610      	mov	r0, r2
		arch_syscall_invoke1(*(uintptr_t *)&sem, K_SYSCALL_K_SEM_GIVE);
		return;
	}
#endif
	compiler_barrier();
	z_impl_k_sem_give(sem);
    3d7a:	f7ff b921 	b.w	2fc0 <z_impl_k_sem_give>

00003d7e <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    3d7e:	6843      	ldr	r3, [r0, #4]
    3d80:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    3d82:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    3d86:	600b      	str	r3, [r1, #0]
}
    3d88:	2000      	movs	r0, #0
    3d8a:	4770      	bx	lr

00003d8c <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    3d8c:	6843      	ldr	r3, [r0, #4]
    3d8e:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    3d90:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    3d94:	4042      	eors	r2, r0
    3d96:	400a      	ands	r2, r1
    3d98:	4042      	eors	r2, r0
    p_reg->OUT = value;
    3d9a:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    3d9e:	2000      	movs	r0, #0
    3da0:	4770      	bx	lr

00003da2 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    3da2:	6843      	ldr	r3, [r0, #4]
    3da4:	685b      	ldr	r3, [r3, #4]
}
    3da6:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    3da8:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    3dac:	4770      	bx	lr

00003dae <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    3dae:	6843      	ldr	r3, [r0, #4]
    3db0:	685b      	ldr	r3, [r3, #4]
}
    3db2:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    3db4:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    3db8:	4770      	bx	lr

00003dba <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    3dba:	6843      	ldr	r3, [r0, #4]
    3dbc:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    3dbe:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    3dc2:	404b      	eors	r3, r1
    p_reg->OUT = value;
    3dc4:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    3dc8:	2000      	movs	r0, #0
    3dca:	4770      	bx	lr

00003dcc <gpio_nrfx_manage_callback>:
	return port->data;
    3dcc:	6903      	ldr	r3, [r0, #16]
	return list->head;
    3dce:	6858      	ldr	r0, [r3, #4]
{
    3dd0:	b530      	push	{r4, r5, lr}
	if (!sys_slist_is_empty(callbacks)) {
    3dd2:	b158      	cbz	r0, 3dec <gpio_nrfx_manage_callback+0x20>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3dd4:	2400      	movs	r4, #0
    3dd6:	4281      	cmp	r1, r0
    3dd8:	d112      	bne.n	3e00 <gpio_nrfx_manage_callback+0x34>
	return node->next;
    3dda:	6808      	ldr	r0, [r1, #0]
	return list->tail;
    3ddc:	689d      	ldr	r5, [r3, #8]
Z_GENLIST_REMOVE(slist, snode)
    3dde:	b954      	cbnz	r4, 3df6 <gpio_nrfx_manage_callback+0x2a>
    3de0:	428d      	cmp	r5, r1
	list->head = node;
    3de2:	6058      	str	r0, [r3, #4]
Z_GENLIST_REMOVE(slist, snode)
    3de4:	d100      	bne.n	3de8 <gpio_nrfx_manage_callback+0x1c>
	list->tail = node;
    3de6:	6098      	str	r0, [r3, #8]
	parent->next = child;
    3de8:	2000      	movs	r0, #0
    3dea:	6008      	str	r0, [r1, #0]
	if (set) {
    3dec:	b96a      	cbnz	r2, 3e0a <gpio_nrfx_manage_callback+0x3e>
	return 0;
    3dee:	2000      	movs	r0, #0
}
    3df0:	bd30      	pop	{r4, r5, pc}
    3df2:	4628      	mov	r0, r5
    3df4:	e7ef      	b.n	3dd6 <gpio_nrfx_manage_callback+0xa>
Z_GENLIST_REMOVE(slist, snode)
    3df6:	428d      	cmp	r5, r1
	parent->next = child;
    3df8:	6020      	str	r0, [r4, #0]
	list->tail = node;
    3dfa:	bf08      	it	eq
    3dfc:	609c      	streq	r4, [r3, #8]
}
    3dfe:	e7f3      	b.n	3de8 <gpio_nrfx_manage_callback+0x1c>
	return node->next;
    3e00:	6805      	ldr	r5, [r0, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3e02:	4604      	mov	r4, r0
    3e04:	2d00      	cmp	r5, #0
    3e06:	d1f4      	bne.n	3df2 <gpio_nrfx_manage_callback+0x26>
			if (!set) {
    3e08:	b13a      	cbz	r2, 3e1a <gpio_nrfx_manage_callback+0x4e>
Z_GENLIST_PREPEND(slist, snode)
    3e0a:	6898      	ldr	r0, [r3, #8]
	parent->next = child;
    3e0c:	685a      	ldr	r2, [r3, #4]
    3e0e:	600a      	str	r2, [r1, #0]
	list->head = node;
    3e10:	6059      	str	r1, [r3, #4]
Z_GENLIST_PREPEND(slist, snode)
    3e12:	2800      	cmp	r0, #0
    3e14:	d1eb      	bne.n	3dee <gpio_nrfx_manage_callback+0x22>
	list->tail = node;
    3e16:	6099      	str	r1, [r3, #8]
}
    3e18:	e7ea      	b.n	3df0 <gpio_nrfx_manage_callback+0x24>
				return -EINVAL;
    3e1a:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    3e1e:	e7e7      	b.n	3df0 <gpio_nrfx_manage_callback+0x24>

00003e20 <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    3e20:	6902      	ldr	r2, [r0, #16]
{
    3e22:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    3e24:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    3e28:	e883 0003 	stmia.w	r3, {r0, r1}
}
    3e2c:	2000      	movs	r0, #0
    3e2e:	4770      	bx	lr

00003e30 <uarte_nrfx_err_check>:
	return config->uarte_regs;
    3e30:	6843      	ldr	r3, [r0, #4]
    3e32:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    3e34:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    3e38:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    3e3c:	4770      	bx	lr

00003e3e <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    3e3e:	6843      	ldr	r3, [r0, #4]
	return dev->data;
    3e40:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    3e42:	681b      	ldr	r3, [r3, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3e44:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    3e48:	b148      	cbz	r0, 3e5e <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    3e4a:	7c52      	ldrb	r2, [r2, #17]
    3e4c:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3e4e:	2000      	movs	r0, #0
    3e50:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    3e54:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3e58:	2201      	movs	r2, #1
    3e5a:	601a      	str	r2, [r3, #0]
	return 0;
    3e5c:	4770      	bx	lr
		return -1;
    3e5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
    3e62:	4770      	bx	lr

00003e64 <nrf_gpio_cfg_input>:
{
    3e64:	b507      	push	{r0, r1, r2, lr}
    3e66:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3e68:	a801      	add	r0, sp, #4
    3e6a:	f7fd fef9 	bl	1c60 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    3e6e:	9b01      	ldr	r3, [sp, #4]
    3e70:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    3e74:	0089      	lsls	r1, r1, #2
    reg->PIN_CNF[pin_number] = cnf;
    3e76:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
}
    3e7a:	b003      	add	sp, #12
    3e7c:	f85d fb04 	ldr.w	pc, [sp], #4

00003e80 <is_tx_ready.isra.0>:
	return config->uarte_regs;
    3e80:	6802      	ldr	r2, [r0, #0]
static bool is_tx_ready(const struct device *dev)
    3e82:	4603      	mov	r3, r0
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3e84:	f8d2 0158 	ldr.w	r0, [r2, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    3e88:	b940      	cbnz	r0, 3e9c <is_tx_ready.isra.0+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    3e8a:	685b      	ldr	r3, [r3, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    3e8c:	079b      	lsls	r3, r3, #30
    3e8e:	d406      	bmi.n	3e9e <is_tx_ready.isra.0+0x1e>
    3e90:	f8d2 0120 	ldr.w	r0, [r2, #288]	; 0x120
    3e94:	3800      	subs	r0, #0
    3e96:	bf18      	it	ne
    3e98:	2001      	movne	r0, #1
    3e9a:	4770      	bx	lr
    3e9c:	2001      	movs	r0, #1
}
    3e9e:	4770      	bx	lr

00003ea0 <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    3ea0:	6843      	ldr	r3, [r0, #4]
    3ea2:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    3ea4:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    3ea8:	05d1      	lsls	r1, r2, #23
    3eaa:	d518      	bpl.n	3ede <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3eac:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    3eb0:	b1aa      	cbz	r2, 3ede <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    3eb2:	f04f 0120 	mov.w	r1, #32
    3eb6:	f3ef 8211 	mrs	r2, BASEPRI
    3eba:	f381 8812 	msr	BASEPRI_MAX, r1
    3ebe:	f3bf 8f6f 	isb	sy
    3ec2:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    3ec6:	b131      	cbz	r1, 3ed6 <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3ec8:	2100      	movs	r1, #0
    3eca:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    3ece:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3ed2:	2101      	movs	r1, #1
    3ed4:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    3ed6:	f382 8811 	msr	BASEPRI, r2
    3eda:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    3ede:	6842      	ldr	r2, [r0, #4]
    3ee0:	6852      	ldr	r2, [r2, #4]
    3ee2:	06d2      	lsls	r2, r2, #27
    3ee4:	d515      	bpl.n	3f12 <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    3ee6:	f04f 0120 	mov.w	r1, #32
    3eea:	f3ef 8211 	mrs	r2, BASEPRI
    3eee:	f381 8812 	msr	BASEPRI_MAX, r1
    3ef2:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3ef6:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    3efa:	b111      	cbz	r1, 3f02 <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    3efc:	2100      	movs	r1, #0
    3efe:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    3f02:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    3f06:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    3f0a:	f382 8811 	msr	BASEPRI, r2
    3f0e:	f3bf 8f6f 	isb	sy
}
    3f12:	4770      	bx	lr

00003f14 <uarte_1_init>:
#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    3f14:	b510      	push	{r4, lr}
    3f16:	2200      	movs	r2, #0
    3f18:	4604      	mov	r4, r0
    3f1a:	2101      	movs	r1, #1
    3f1c:	2028      	movs	r0, #40	; 0x28
    3f1e:	f7fd f87d 	bl	101c <z_arm_irq_priority_set>
    3f22:	2028      	movs	r0, #40	; 0x28
    3f24:	f7fd f85c 	bl	fe0 <arch_irq_enable>
    3f28:	4620      	mov	r0, r4
    3f2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3f2e:	f7fd bfb9 	b.w	1ea4 <uarte_instance_init.constprop.0>

00003f32 <uarte_0_init>:
UART_NRF_UARTE_DEVICE(0);
    3f32:	b510      	push	{r4, lr}
    3f34:	2200      	movs	r2, #0
    3f36:	4604      	mov	r4, r0
    3f38:	2101      	movs	r1, #1
    3f3a:	2002      	movs	r0, #2
    3f3c:	f7fd f86e 	bl	101c <z_arm_irq_priority_set>
    3f40:	2002      	movs	r0, #2
    3f42:	f7fd f84d 	bl	fe0 <arch_irq_enable>
    3f46:	4620      	mov	r0, r4
    3f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3f4c:	f7fd bfaa 	b.w	1ea4 <uarte_instance_init.constprop.0>

00003f50 <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    3f50:	4770      	bx	lr

00003f52 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3f52:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
            if (var1 == 0x08)
    3f56:	f8d3 0130 	ldr.w	r0, [r3, #304]	; 0x130
}
    3f5a:	f1a0 0308 	sub.w	r3, r0, #8
    3f5e:	4258      	negs	r0, r3
    3f60:	4158      	adcs	r0, r3
    3f62:	4770      	bx	lr

00003f64 <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    3f64:	4700      	bx	r0

00003f66 <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    3f66:	f000 b9b8 	b.w	42da <z_impl_k_busy_wait>

00003f6a <nrfx_clock_enable>:
{
    3f6a:	b508      	push	{r3, lr}
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    3f6c:	2000      	movs	r0, #0
    3f6e:	f7fd f847 	bl	1000 <arch_irq_is_enabled>
    3f72:	b918      	cbnz	r0, 3f7c <nrfx_clock_enable+0x12>
}
    3f74:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    3f78:	f7fd b832 	b.w	fe0 <arch_irq_enable>
    3f7c:	bd08      	pop	{r3, pc}

00003f7e <nrfx_clock_start>:
    switch (domain)
    3f7e:	b110      	cbz	r0, 3f86 <nrfx_clock_start+0x8>
    3f80:	2801      	cmp	r0, #1
    3f82:	d01d      	beq.n	3fc0 <nrfx_clock_start+0x42>
    3f84:	4770      	bx	lr
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    3f86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3f8a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3f8e:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
    3f92:	03c9      	lsls	r1, r1, #15
    3f94:	d512      	bpl.n	3fbc <nrfx_clock_start+0x3e>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    3f96:	f002 0203 	and.w	r2, r2, #3
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    3f9a:	2a01      	cmp	r2, #1
    3f9c:	d10e      	bne.n	3fbc <nrfx_clock_start+0x3e>
    p_reg->LFCLKSRC = (uint32_t)(source);
    3f9e:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3fa2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3fa6:	2200      	movs	r2, #0
    3fa8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    3fac:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    p_reg->INTENSET = mask;
    3fb0:	2202      	movs	r2, #2
    3fb2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3fb6:	2201      	movs	r2, #1
    3fb8:	609a      	str	r2, [r3, #8]
}
    3fba:	4770      	bx	lr
    p_reg->LFCLKSRC = (uint32_t)(source);
    3fbc:	2200      	movs	r2, #0
    3fbe:	e7ee      	b.n	3f9e <nrfx_clock_start+0x20>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3fc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3fc4:	2200      	movs	r2, #0
    3fc6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    3fca:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    p_reg->INTENSET = mask;
    3fce:	f8c3 0304 	str.w	r0, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3fd2:	6018      	str	r0, [r3, #0]
}
    3fd4:	4770      	bx	lr

00003fd6 <nrf_gpio_reconfigure>:
{
    3fd6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    3fd8:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3fda:	a801      	add	r0, sp, #4
{
    3fdc:	e9dd 4608 	ldrd	r4, r6, [sp, #32]
    3fe0:	4617      	mov	r7, r2
    3fe2:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    3fe4:	f7fe faca 	bl	257c <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    3fe8:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    3fea:	2f00      	cmp	r7, #0
    3fec:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    3ff0:	bf14      	ite	ne
    3ff2:	2302      	movne	r3, #2
    3ff4:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    3ff6:	2900      	cmp	r1, #0
    3ff8:	bf18      	it	ne
    3ffa:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    3ffe:	2d00      	cmp	r5, #0
    4000:	bf14      	ite	ne
    4002:	f04f 0c0c 	movne.w	ip, #12
    4006:	f04f 0c00 	moveq.w	ip, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    400a:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    400c:	ea43 030c 	orr.w	r3, r3, ip
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    4010:	bf14      	ite	ne
    4012:	f44f 6ce0 	movne.w	ip, #1792	; 0x700
    4016:	f04f 0c00 	moveq.w	ip, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    401a:	2e00      	cmp	r6, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    401c:	ea43 030c 	orr.w	r3, r3, ip
    uint32_t cnf = reg->PIN_CNF[pin_number];
    4020:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    4024:	bf14      	ite	ne
    4026:	f44f 3c40 	movne.w	ip, #196608	; 0x30000
    402a:	f04f 0c00 	moveq.w	ip, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    402e:	ea43 030c 	orr.w	r3, r3, ip
    cnf &= ~to_update;
    4032:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    4036:	b101      	cbz	r1, 403a <nrf_gpio_reconfigure+0x64>
    4038:	7809      	ldrb	r1, [r1, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    403a:	b10f      	cbz	r7, 4040 <nrf_gpio_reconfigure+0x6a>
    403c:	783f      	ldrb	r7, [r7, #0]
    403e:	007f      	lsls	r7, r7, #1
    4040:	4319      	orrs	r1, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    4042:	b10d      	cbz	r5, 4048 <nrf_gpio_reconfigure+0x72>
    4044:	782d      	ldrb	r5, [r5, #0]
    4046:	00ad      	lsls	r5, r5, #2
    4048:	4339      	orrs	r1, r7
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    404a:	b10c      	cbz	r4, 4050 <nrf_gpio_reconfigure+0x7a>
    404c:	7822      	ldrb	r2, [r4, #0]
    404e:	0214      	lsls	r4, r2, #8
    4050:	430d      	orrs	r5, r1
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    4052:	b10e      	cbz	r6, 4058 <nrf_gpio_reconfigure+0x82>
    4054:	7836      	ldrb	r6, [r6, #0]
    4056:	0436      	lsls	r6, r6, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    4058:	432c      	orrs	r4, r5
    405a:	4334      	orrs	r4, r6
    reg->PIN_CNF[pin_number] = cnf;
    405c:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    4060:	b003      	add	sp, #12
    4062:	bdf0      	pop	{r4, r5, r6, r7, pc}

00004064 <nrf_gpio_cfg_sense_set>:
{
    4064:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    4066:	f10d 030f 	add.w	r3, sp, #15
    406a:	9301      	str	r3, [sp, #4]
    406c:	2300      	movs	r3, #0
{
    406e:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    4072:	9300      	str	r3, [sp, #0]
    4074:	461a      	mov	r2, r3
    4076:	4619      	mov	r1, r3
    4078:	f7ff ffad 	bl	3fd6 <nrf_gpio_reconfigure>
}
    407c:	b005      	add	sp, #20
    407e:	f85d fb04 	ldr.w	pc, [sp], #4

00004082 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    4082:	f7fe bde1 	b.w	2c48 <_DoInit>

00004086 <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    4086:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    4088:	f7ff fffb 	bl	4082 <SEGGER_RTT_Init>

	return 0;
}
    408c:	2000      	movs	r0, #0
    408e:	bd08      	pop	{r3, pc}

00004090 <z_device_state_init>:
}
    4090:	4770      	bx	lr

00004092 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    4092:	b138      	cbz	r0, 40a4 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    4094:	68c3      	ldr	r3, [r0, #12]
    4096:	8818      	ldrh	r0, [r3, #0]
    4098:	f3c0 0008 	ubfx	r0, r0, #0, #9
    409c:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    40a0:	4258      	negs	r0, r3
    40a2:	4158      	adcs	r0, r3
}
    40a4:	4770      	bx	lr

000040a6 <arch_system_halt>:
	__asm__ volatile(
    40a6:	f04f 0220 	mov.w	r2, #32
    40aa:	f3ef 8311 	mrs	r3, BASEPRI
    40ae:	f382 8812 	msr	BASEPRI_MAX, r2
    40b2:	f3bf 8f6f 	isb	sy
	/* TODO: What's the best way to totally halt the system if SMP
	 * is enabled?
	 */

	(void)arch_irq_lock();
	for (;;) {
    40b6:	e7fe      	b.n	40b6 <arch_system_halt+0x10>

000040b8 <k_sys_fatal_error_handler>:
/* LCOV_EXCL_STOP */

/* LCOV_EXCL_START */
__weak void k_sys_fatal_error_handler(unsigned int reason,
				      const z_arch_esf_t *esf)
{
    40b8:	b508      	push	{r3, lr}
	ARG_UNUSED(esf);

	LOG_PANIC();
	LOG_ERR("Halting system");
	arch_system_halt(reason);
    40ba:	f7ff fff4 	bl	40a6 <arch_system_halt>

000040be <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    40be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    40c0:	4605      	mov	r5, r0
    40c2:	460e      	mov	r6, r1
    40c4:	f04f 0320 	mov.w	r3, #32
    40c8:	f3ef 8711 	mrs	r7, BASEPRI
    40cc:	f383 8812 	msr	BASEPRI_MAX, r3
    40d0:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    40d4:	f7ff fa64 	bl	35a0 <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    40d8:	4631      	mov	r1, r6
    40da:	4604      	mov	r4, r0
    40dc:	4628      	mov	r0, r5
    40de:	f7ff ffeb 	bl	40b8 <k_sys_fatal_error_handler>
	__asm__ volatile(
    40e2:	f387 8811 	msr	BASEPRI, r7
    40e6:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    40ea:	4620      	mov	r0, r4
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    40ec:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    40f0:	f7fd b9bc 	b.w	146c <z_impl_k_thread_abort>

000040f4 <k_is_in_isr>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    40f4:	f3ef 8005 	mrs	r0, IPSR
}
    40f8:	3800      	subs	r0, #0
    40fa:	bf18      	it	ne
    40fc:	2001      	movne	r0, #1
    40fe:	4770      	bx	lr

00004100 <z_pm_save_idle_exit>:
{
    4100:	b508      	push	{r3, lr}
	pm_system_resume();
    4102:	f7fc fe8b 	bl	e1c <pm_system_resume>
}
    4106:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    410a:	f7ff bf21 	b.w	3f50 <sys_clock_idle_exit>

0000410e <sys_dlist_remove>:
	sys_dnode_t *const next = node->next;
    410e:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    4112:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    4114:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    4116:	2300      	movs	r3, #0
	node->prev = NULL;
    4118:	e9c0 3300 	strd	r3, r3, [r0]
	sys_dnode_init(node);
}
    411c:	4770      	bx	lr

0000411e <unpend_thread_no_timeout>:
{
    411e:	b508      	push	{r3, lr}
	sys_dlist_remove(&thread->base.qnode_dlist);
    4120:	f7ff fff5 	bl	410e <sys_dlist_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    4124:	7b43      	ldrb	r3, [r0, #13]
    4126:	f023 0302 	bic.w	r3, r3, #2
    412a:	7343      	strb	r3, [r0, #13]
	thread->base.pended_on = NULL;
    412c:	2300      	movs	r3, #0
    412e:	6083      	str	r3, [r0, #8]
}
    4130:	bd08      	pop	{r3, pc}

00004132 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    4132:	4603      	mov	r3, r0
    4134:	b920      	cbnz	r0, 4140 <z_reschedule_irqlock+0xe>
    4136:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    413a:	b90a      	cbnz	r2, 4140 <z_reschedule_irqlock+0xe>
	ret = arch_swap(key);
    413c:	f7fc bfae 	b.w	109c <arch_swap>
    4140:	f383 8811 	msr	BASEPRI, r3
    4144:	f3bf 8f6f 	isb	sy
}
    4148:	4770      	bx	lr

0000414a <z_reschedule_unlocked>:
	__asm__ volatile(
    414a:	f04f 0320 	mov.w	r3, #32
    414e:	f3ef 8011 	mrs	r0, BASEPRI
    4152:	f383 8812 	msr	BASEPRI_MAX, r3
    4156:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    415a:	f7ff bfea 	b.w	4132 <z_reschedule_irqlock>

0000415e <z_priq_dumb_best>:
{
    415e:	4603      	mov	r3, r0
	return list->head == list;
    4160:	6800      	ldr	r0, [r0, #0]
}
    4162:	4283      	cmp	r3, r0
    4164:	bf08      	it	eq
    4166:	2000      	moveq	r0, #0
    4168:	4770      	bx	lr

0000416a <z_ready_thread>:
{
    416a:	b510      	push	{r4, lr}
    416c:	f04f 0320 	mov.w	r3, #32
    4170:	f3ef 8411 	mrs	r4, BASEPRI
    4174:	f383 8812 	msr	BASEPRI_MAX, r3
    4178:	f3bf 8f6f 	isb	sy
			ready_thread(thread);
    417c:	f7ff f86e 	bl	325c <ready_thread>
	__asm__ volatile(
    4180:	f384 8811 	msr	BASEPRI, r4
    4184:	f3bf 8f6f 	isb	sy
}
    4188:	bd10      	pop	{r4, pc}

0000418a <z_thread_timeout>:
{
    418a:	b510      	push	{r4, lr}
    418c:	4601      	mov	r1, r0
	__asm__ volatile(
    418e:	f04f 0320 	mov.w	r3, #32
    4192:	f3ef 8411 	mrs	r4, BASEPRI
    4196:	f383 8812 	msr	BASEPRI_MAX, r3
    419a:	f3bf 8f6f 	isb	sy
		if (!killed) {
    419e:	f810 3c0b 	ldrb.w	r3, [r0, #-11]
    41a2:	f013 0f28 	tst.w	r3, #40	; 0x28
    41a6:	d10d      	bne.n	41c4 <z_thread_timeout+0x3a>
			if (thread->base.pended_on != NULL) {
    41a8:	f851 3c10 	ldr.w	r3, [r1, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    41ac:	3818      	subs	r0, #24
			if (thread->base.pended_on != NULL) {
    41ae:	b10b      	cbz	r3, 41b4 <z_thread_timeout+0x2a>
				unpend_thread_no_timeout(thread);
    41b0:	f7ff ffb5 	bl	411e <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    41b4:	f811 3c0b 	ldrb.w	r3, [r1, #-11]
    41b8:	f023 0314 	bic.w	r3, r3, #20
    41bc:	f801 3c0b 	strb.w	r3, [r1, #-11]
			ready_thread(thread);
    41c0:	f7ff f84c 	bl	325c <ready_thread>
	__asm__ volatile(
    41c4:	f384 8811 	msr	BASEPRI, r4
    41c8:	f3bf 8f6f 	isb	sy
}
    41cc:	bd10      	pop	{r4, pc}

000041ce <add_to_waitq_locked>:
{
    41ce:	b538      	push	{r3, r4, r5, lr}
    41d0:	4604      	mov	r4, r0
    41d2:	460d      	mov	r5, r1
	unready_thread(thread);
    41d4:	f7ff f896 	bl	3304 <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    41d8:	7b63      	ldrb	r3, [r4, #13]
    41da:	f043 0302 	orr.w	r3, r3, #2
    41de:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    41e0:	b195      	cbz	r5, 4208 <add_to_waitq_locked+0x3a>
    41e2:	682b      	ldr	r3, [r5, #0]
		thread->base.pended_on = wait_q;
    41e4:	60a5      	str	r5, [r4, #8]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    41e6:	429d      	cmp	r5, r3
    41e8:	d015      	beq.n	4216 <add_to_waitq_locked+0x48>
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    41ea:	b1a3      	cbz	r3, 4216 <add_to_waitq_locked+0x48>
	int32_t b1 = thread_1->base.prio;
    41ec:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    41f0:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    41f4:	4291      	cmp	r1, r2
    41f6:	d008      	beq.n	420a <add_to_waitq_locked+0x3c>
		return b2 - b1;
    41f8:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    41fa:	2a00      	cmp	r2, #0
    41fc:	dd05      	ble.n	420a <add_to_waitq_locked+0x3c>
	sys_dnode_t *const prev = successor->prev;
    41fe:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    4200:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    4204:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    4206:	605c      	str	r4, [r3, #4]
}
    4208:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    420a:	686a      	ldr	r2, [r5, #4]
    420c:	4293      	cmp	r3, r2
    420e:	d002      	beq.n	4216 <add_to_waitq_locked+0x48>
    4210:	681b      	ldr	r3, [r3, #0]
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    4212:	2b00      	cmp	r3, #0
    4214:	d1ec      	bne.n	41f0 <add_to_waitq_locked+0x22>
	sys_dnode_t *const tail = list->tail;
    4216:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    4218:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    421c:	601c      	str	r4, [r3, #0]
	list->tail = node;
    421e:	606c      	str	r4, [r5, #4]
}
    4220:	e7f2      	b.n	4208 <add_to_waitq_locked+0x3a>

00004222 <z_unpend_first_thread>:
{
    4222:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    4224:	f04f 0320 	mov.w	r3, #32
    4228:	f3ef 8511 	mrs	r5, BASEPRI
    422c:	f383 8812 	msr	BASEPRI_MAX, r3
    4230:	f3bf 8f6f 	isb	sy
		thread = _priq_wait_best(&wait_q->waitq);
    4234:	f7ff ff93 	bl	415e <z_priq_dumb_best>
		if (thread != NULL) {
    4238:	4604      	mov	r4, r0
    423a:	b120      	cbz	r0, 4246 <z_unpend_first_thread+0x24>
			unpend_thread_no_timeout(thread);
    423c:	f7ff ff6f 	bl	411e <unpend_thread_no_timeout>
    4240:	3018      	adds	r0, #24
    4242:	f000 f806 	bl	4252 <z_abort_timeout>
	__asm__ volatile(
    4246:	f385 8811 	msr	BASEPRI, r5
    424a:	f3bf 8f6f 	isb	sy
}
    424e:	4620      	mov	r0, r4
    4250:	bd38      	pop	{r3, r4, r5, pc}

00004252 <z_abort_timeout>:
{
    4252:	b510      	push	{r4, lr}
	__asm__ volatile(
    4254:	f04f 0220 	mov.w	r2, #32
    4258:	f3ef 8411 	mrs	r4, BASEPRI
    425c:	f382 8812 	msr	BASEPRI_MAX, r2
    4260:	f3bf 8f6f 	isb	sy
		if (sys_dnode_is_linked(&to->node)) {
    4264:	6803      	ldr	r3, [r0, #0]
    4266:	b13b      	cbz	r3, 4278 <z_abort_timeout+0x26>
			remove_timeout(to);
    4268:	f7ff fa3e 	bl	36e8 <remove_timeout>
			ret = 0;
    426c:	2000      	movs	r0, #0
	__asm__ volatile(
    426e:	f384 8811 	msr	BASEPRI, r4
    4272:	f3bf 8f6f 	isb	sy
}
    4276:	bd10      	pop	{r4, pc}
	int ret = -EINVAL;
    4278:	f06f 0015 	mvn.w	r0, #21
    427c:	e7f7      	b.n	426e <z_abort_timeout+0x1c>

0000427e <z_get_next_timeout_expiry>:
{
    427e:	b510      	push	{r4, lr}
	__asm__ volatile(
    4280:	f04f 0320 	mov.w	r3, #32
    4284:	f3ef 8411 	mrs	r4, BASEPRI
    4288:	f383 8812 	msr	BASEPRI_MAX, r3
    428c:	f3bf 8f6f 	isb	sy
		ret = next_timeout();
    4290:	f7ff fa02 	bl	3698 <next_timeout>
	__asm__ volatile(
    4294:	f384 8811 	msr	BASEPRI, r4
    4298:	f3bf 8f6f 	isb	sy
}
    429c:	bd10      	pop	{r4, pc}

0000429e <z_set_timeout_expiry>:
{
    429e:	b570      	push	{r4, r5, r6, lr}
    42a0:	4604      	mov	r4, r0
    42a2:	460d      	mov	r5, r1
	__asm__ volatile(
    42a4:	f04f 0320 	mov.w	r3, #32
    42a8:	f3ef 8611 	mrs	r6, BASEPRI
    42ac:	f383 8812 	msr	BASEPRI_MAX, r3
    42b0:	f3bf 8f6f 	isb	sy
		int next_to = next_timeout();
    42b4:	f7ff f9f0 	bl	3698 <next_timeout>
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    42b8:	2801      	cmp	r0, #1
    42ba:	dd05      	ble.n	42c8 <z_set_timeout_expiry+0x2a>
    42bc:	42a0      	cmp	r0, r4
    42be:	db03      	blt.n	42c8 <z_set_timeout_expiry+0x2a>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    42c0:	4629      	mov	r1, r5
    42c2:	4620      	mov	r0, r4
    42c4:	f7fd ff50 	bl	2168 <sys_clock_set_timeout>
	__asm__ volatile(
    42c8:	f386 8811 	msr	BASEPRI, r6
    42cc:	f3bf 8f6f 	isb	sy
}
    42d0:	bd70      	pop	{r4, r5, r6, pc}

000042d2 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    42d2:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    42d4:	f7ff faf8 	bl	38c8 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    42d8:	bd08      	pop	{r3, pc}

000042da <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    42da:	b108      	cbz	r0, 42e0 <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    42dc:	f7fd b9d4 	b.w	1688 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    42e0:	4770      	bx	lr
	...

000042e4 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    42e4:	f7fd bf9a 	b.w	221c <SystemInit>
