INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_6/project_8_6.srcs/sources_1/new/Lab8_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module T_ff
INFO: [VRFC 10-311] analyzing module counter_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_6/project_8_6.srcs/sim_1/new/Lab8_6_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_8bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_6/project_8_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
