=====
SETUP
0.006
13.077
13.084
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0
8.340
8.722
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26
9.990
10.497
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30
10.654
10.942
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s23
11.537
12.085
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s28
12.260
12.839
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s25
12.839
12.989
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n535_s15
12.989
13.075
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_8_s0
13.077
=====
SETUP
0.033
13.042
13.074
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0
8.323
8.706
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24
9.746
10.313
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29
10.491
10.947
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s22
11.542
12.049
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s28
12.224
12.803
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s25
12.803
12.953
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n531_s15
12.953
13.039
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_12_s0
13.042
=====
SETUP
0.049
13.011
13.061
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0
8.340
8.722
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26
9.990
10.497
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30
10.654
10.942
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s23
11.751
12.040
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s30
12.194
12.772
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s27
12.772
12.922
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n532_s15
12.922
13.009
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_11_s0
13.011
=====
SETUP
0.052
13.022
13.074
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0
8.340
8.722
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26
9.990
10.497
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30
10.654
10.942
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s24
11.462
12.030
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s38
12.205
12.784
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s35
12.784
12.934
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s15
12.934
13.020
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_13_s0
13.022
=====
SETUP
0.130
12.937
13.067
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[6]_3_s0
8.323
8.706
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s24
9.746
10.313
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s29
10.491
10.947
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s24
11.547
12.126
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s30
12.131
12.698
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s27
12.698
12.848
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n533_s15
12.848
12.934
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_10_s0
12.937
=====
SETUP
0.160
12.847
13.007
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s
8.325
10.335
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_11_s0
12.847
=====
SETUP
0.186
12.840
13.026
AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0
8.302
8.685
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1
10.582
11.039
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2
11.044
11.500
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n603_s1
11.682
12.256
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n604_s0
12.261
12.840
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_9_s0
12.840
=====
SETUP
0.186
12.840
13.026
AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0
8.302
8.685
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1
10.582
11.039
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2
11.044
11.500
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n603_s1
11.682
12.256
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n603_s0
12.261
12.840
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_10_s0
12.840
=====
SETUP
0.273
12.802
13.076
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[6]_2_s0
8.340
8.722
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s26
9.990
10.497
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s30
10.654
10.942
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s23
11.542
11.831
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s28
11.985
12.564
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s25
12.564
12.714
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n534_s15
12.714
12.800
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_9_s0
12.802
=====
SETUP
0.311
12.771
13.082
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0
8.325
8.707
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25
9.114
9.688
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22
9.839
10.417
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n542_s26
11.959
12.532
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n542_s24
12.532
12.682
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n542_s15
12.682
12.769
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_1_s0
12.771
=====
SETUP
0.474
12.552
13.026
AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0
8.302
8.685
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1
10.582
11.039
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2
11.044
11.500
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n606_s2
11.510
12.089
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n607_s0
12.264
12.552
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_6_s0
12.552
=====
SETUP
0.474
12.552
13.026
AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/o_phase_out_25_s0
8.302
8.685
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n610_s1
10.582
11.039
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n605_s2
11.044
11.500
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n606_s2
11.510
12.089
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n606_s0
12.264
12.552
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/lut_addr_7_s0
12.552
=====
SETUP
0.478
12.612
13.090
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0
8.325
8.707
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25
9.114
9.688
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22
9.839
10.417
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s32
11.795
12.374
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s29
12.374
12.524
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n536_s15
12.524
12.610
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_7_s0
12.612
=====
SETUP
0.490
12.539
13.029
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s
8.325
10.335
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_1_s0
12.539
=====
SETUP
0.490
12.539
13.029
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s
8.325
10.335
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_9_s0
12.539
=====
SETUP
0.510
12.562
13.073
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0
8.325
8.707
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25
9.114
9.688
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22
9.839
10.267
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n541_s28
11.816
12.324
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n541_s25
12.324
12.474
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n541_s15
12.474
12.560
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_2_s0
12.562
=====
SETUP
0.518
12.567
13.085
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0
8.325
8.707
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25
9.114
9.688
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22
9.839
10.417
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n539_s28
11.750
12.329
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n539_s25
12.329
12.479
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n539_s15
12.479
12.565
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_4_s0
12.567
=====
SETUP
0.523
12.498
13.021
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s
8.325
10.335
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_5_s0
12.498
=====
SETUP
0.523
12.488
13.012
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
8.316
10.326
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_4_s0
12.488
=====
SETUP
0.528
12.500
13.029
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_1_s
8.325
10.335
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_doutb[0]_0_s0
12.500
=====
SETUP
0.534
12.551
13.085
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/addr_dx_sin_17_s0
8.325
8.707
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s25
9.114
9.688
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n530_s22
9.839
10.417
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n537_s30
11.745
12.312
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n537_s27
12.312
12.462
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/n537_s15
12.462
12.549
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/o_sine_6_s0
12.551
=====
SETUP
0.562
12.450
13.012
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
8.316
10.326
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_8_s0
12.450
=====
SETUP
0.606
12.375
12.981
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
8.316
10.326
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_5_s0
12.375
=====
SETUP
0.655
12.373
13.029
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
8.316
10.326
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_0_s0
12.373
=====
SETUP
0.655
12.373
13.029
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/U_rom_style/rom_rom_0_0_s
8.316
10.326
AD9744_DDS/u_dds_compiler_core/u_dds_lut_table/pre_douta[0]_1_s0
12.373
=====
HOLD
-1.156
2.554
3.710
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/capture_window_sel_13_s1
2.113
2.257
gw_gao_inst_0/u_la0_top/n1672_s1
2.356
2.554
gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0
2.554
=====
HOLD
0.215
3.922
3.707
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/address_counter_6_s0
3.673
3.817
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_18_s
3.922
=====
HOLD
0.224
2.377
2.152
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1
2.121
2.265
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s
2.377
=====
HOLD
0.227
2.342
2.115
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
2.342
=====
HOLD
0.231
2.387
2.156
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
2.132
2.276
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
2.387
=====
HOLD
0.275
6.172
5.897
AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0
5.872
6.013
AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/n10_s2
6.019
6.172
AD9744_DDS/u_dds_compiler_core/u_dds_pha_gen/local_cnt_0_s0
6.172
=====
HOLD
0.275
2.405
2.131
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
2.105
2.247
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n261_s0
2.253
2.405
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1
2.405
=====
HOLD
0.275
2.413
2.138
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1
2.113
2.254
gw_gao_inst_0/u_la0_top/n1704_s3
2.260
2.413
gw_gao_inst_0/u_la0_top/capture_window_sel_12_s1
2.413
=====
HOLD
0.275
2.431
2.156
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1
2.131
2.272
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n385_s1
2.278
2.431
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1
2.431
=====
HOLD
0.275
3.967
3.692
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/word_count_2_s0
3.667
3.808
gw_gao_inst_0/u_la0_top/data_to_word_counter_2_s0
3.814
3.967
gw_gao_inst_0/u_la0_top/word_count_2_s0
3.967
=====
HOLD
0.275
3.971
3.696
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/word_count_11_s0
3.671
3.812
gw_gao_inst_0/u_la0_top/data_to_word_counter_11_s0
3.818
3.971
gw_gao_inst_0/u_la0_top/word_count_11_s0
3.971
=====
HOLD
0.278
3.990
3.712
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/bit_count_2_s1
3.687
3.828
gw_gao_inst_0/u_la0_top/n558_s2
3.837
3.990
gw_gao_inst_0/u_la0_top/bit_count_2_s1
3.990
=====
HOLD
0.278
3.970
3.692
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/word_count_1_s0
3.667
3.808
gw_gao_inst_0/u_la0_top/data_to_word_counter_1_s0
3.817
3.970
gw_gao_inst_0/u_la0_top/word_count_1_s0
3.970
=====
HOLD
0.278
3.974
3.696
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/word_count_8_s0
3.671
3.812
gw_gao_inst_0/u_la0_top/data_to_word_counter_8_s0
3.821
3.974
gw_gao_inst_0/u_la0_top/word_count_8_s0
3.974
=====
HOLD
0.278
3.981
3.703
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/address_counter_2_s0
3.678
3.819
gw_gao_inst_0/u_la0_top/data_to_addr_counter_2_s0
3.828
3.981
gw_gao_inst_0/u_la0_top/address_counter_2_s0
3.981
=====
HOLD
0.278
2.409
2.131
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1
2.105
2.247
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n263_s2
2.256
2.409
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1
2.409
=====
HOLD
0.281
2.438
2.157
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1
2.132
2.273
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n389_s1
2.285
2.438
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1
2.438
=====
HOLD
0.281
2.442
2.161
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1
2.136
2.277
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n390_s1
2.289
2.442
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1
2.442
=====
HOLD
0.281
2.441
2.160
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1
2.135
2.276
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n387_s1
2.288
2.441
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1
2.441
=====
HOLD
0.281
3.969
3.688
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/address_counter_7_s0
3.663
3.804
gw_gao_inst_0/u_la0_top/data_to_addr_counter_7_s0
3.816
3.969
gw_gao_inst_0/u_la0_top/address_counter_7_s0
3.969
=====
HOLD
0.287
2.422
2.135
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1
2.109
2.253
gw_gao_inst_0/u_la0_top/n1715_s1
2.269
2.422
gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1
2.422
=====
HOLD
0.309
2.465
2.156
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1
2.132
2.276
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_11_s
2.465
=====
HOLD
0.310
2.463
2.152
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_13_s1
2.121
2.265
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s
2.463
=====
HOLD
0.311
4.022
3.711
gw_gao_inst_0/tck_ibuf
0.000
0.675
gw_gao_inst_0/u_gw_jtag
0.675
1.351
gw_gao_inst_0/u_la0_top/address_counter_13_s0
3.682
3.826
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_16_s
4.022
=====
HOLD
0.312
2.464
2.152
clk_in_ad_1_0_ibuf
0.000
0.675
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
2.132
2.276
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s
2.464
