Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jul 14 19:57:28 2025
| Host         : DESKTOP-8L9PMU5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  61          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (61)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (157)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (55)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (61)
-------------------------
 There are 61 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (157)
--------------------------------------------------
 There are 157 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (55)
-------------------------------------
 There are 55 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  172          inf        0.000                      0                  172           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.370ns  (logic 1.742ns (51.690%)  route 1.628ns (48.310%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/Q
                         net (fo=4, routed)           0.811     1.289    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[3]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.326     1.615 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_4/O
                         net (fo=2, routed)           0.817     2.432    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_4_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.332     2.764 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_8/O
                         net (fo=1, routed)           0.000     2.764    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     3.370 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.370    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[7]
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 1.733ns (52.120%)  route 1.592ns (47.880%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/Q
                         net (fo=4, routed)           0.902     1.420    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_i[2]
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.153     1.573 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2/O
                         net (fo=2, routed)           0.690     2.263    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.327     2.590 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5/O
                         net (fo=1, routed)           0.000     2.590    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.991 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.325 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.325    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[5]
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.311ns  (logic 1.683ns (50.829%)  route 1.628ns (49.171%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[3]/Q
                         net (fo=4, routed)           0.811     1.289    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[3]
    SLICE_X3Y80          LUT3 (Prop_lut3_I2_O)        0.326     1.615 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_4/O
                         net (fo=2, routed)           0.817     2.432    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_4_n_0
    SLICE_X3Y81          LUT4 (Prop_lut4_I3_O)        0.332     2.764 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_8/O
                         net (fo=1, routed)           0.000     2.764    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_8_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     3.311 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.311    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[6]
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.214ns  (logic 1.622ns (50.467%)  route 1.592ns (49.533%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/C
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_i_reg[2]/Q
                         net (fo=4, routed)           0.902     1.420    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_i[2]
    SLICE_X3Y80          LUT3 (Prop_lut3_I1_O)        0.153     1.573 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2/O
                         net (fo=2, routed)           0.690     2.263    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_2_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.327     2.590 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5/O
                         net (fo=1, routed)           0.000     2.590    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_5_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.991 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.991    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.214 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.214    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[4]
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.910ns  (logic 0.124ns (4.262%)  route 2.786ns (95.738%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=48, routed)          1.813     2.910    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv
    SLICE_X2Y82          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.910ns  (logic 0.124ns (4.262%)  route 2.786ns (95.738%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=48, routed)          1.813     2.910    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv
    SLICE_X2Y82          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.875ns  (logic 1.574ns (54.743%)  route 1.301ns (45.257%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/Q
                         net (fo=4, routed)           0.832     1.288    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.152     1.440 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4/O
                         net (fo=2, routed)           0.469     1.909    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.326     2.235 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_7/O
                         net (fo=1, routed)           0.000     2.235    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     2.875 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.875    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[3]
    SLICE_X3Y80          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.815ns  (logic 1.514ns (53.778%)  route 1.301ns (46.222%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT3=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/C
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/Q
                         net (fo=4, routed)           0.832     1.288    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/a[0]
    SLICE_X3Y80          LUT3 (Prop_lut3_I0_O)        0.152     1.440 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4/O
                         net (fo=2, routed)           0.469     1.909    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_4_n_0
    SLICE_X3Y80          LUT4 (Prop_lut4_I3_O)        0.326     2.235 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_7/O
                         net (fo=1, routed)           0.000     2.235    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[3]_i_7_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.815 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.815    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[2]
    SLICE_X3Y80          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.776ns  (logic 0.124ns (4.467%)  route 2.652ns (95.533%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=48, routed)          1.679     2.776    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv
    SLICE_X4Y80          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.776ns  (logic 0.124ns (4.467%)  route 2.652ns (95.533%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.973     0.973    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n
    SLICE_X2Y82          LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_1/O
                         net (fo=48, routed)          1.679     2.776    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_rst_n_inv
    SLICE_X4Y80          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_a_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/C
    SLICE_X4Y79          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg/Q
                         net (fo=1, routed)           0.061     0.189    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/auto_restart_status_reg_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.099     0.288 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_1/O
                         net (fo=1, routed)           0.000     0.288    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_task_ap_done_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.682%)  route 0.149ns (51.318%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.149     0.290    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.682%)  route 0.149ns (51.318%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.149     0.290    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.682%)  route 0.149ns (51.318%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.149     0.290    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.141ns (48.682%)  route 0.149ns (51.318%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.149     0.290    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.647%)  route 0.154ns (45.353%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/Q
                         net (fo=5, routed)           0.154     0.295    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/p_5_in[7]
    SLICE_X0Y81          LUT5 (Prop_lut5_I4_O)        0.045     0.340 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_i_1/O
                         net (fo=1, routed)           0.000     0.340    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_auto_restart_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.069%)  route 0.164ns (46.931%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[2]/C
    SLICE_X3Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg[2]/Q
                         net (fo=8, routed)           0.164     0.305    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X4Y82          LUT5 (Prop_lut5_I2_O)        0.045     0.350 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.000     0.350    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_i_1_n_0
    SLICE_X4Y82          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.361%)  route 0.169ns (47.639%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/C
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_start_reg/Q
                         net (fo=14, routed)          0.169     0.310    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/ap_done
    SLICE_X1Y79          LUT6 (Prop_lut6_I1_O)        0.045     0.355 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_i_1/O
                         net (fo=1, routed)           0.000     0.355    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_i_1_n_0
    SLICE_X1Y79          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_ap_ready_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.872%)  route 0.173ns (48.128%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/C
    SLICE_X4Y82          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/s_axi_BUS_A_BVALID
    SLICE_X4Y82          LUT5 (Prop_lut5_I4_O)        0.045     0.359 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_2/O
                         net (fo=1, routed)           0.000     0.359    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate[1]_i_2_n_0
    SLICE_X4Y82          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/FSM_onehot_wstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.275ns (76.500%)  route 0.084ns (23.500%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE                         0.000     0.000 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[6]/C
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_b_reg[6]/Q
                         net (fo=4, routed)           0.084     0.248    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/b[6]
    SLICE_X3Y81          LUT4 (Prop_lut4_I1_O)        0.045     0.293 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_6/O
                         net (fo=1, routed)           0.000     0.293    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o[7]_i_6_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.359 r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.359    bd_0_i/hls_inst/inst/BUS_A_s_axi_U/c_o[6]
    SLICE_X3Y81          FDRE                                         r  bd_0_i/hls_inst/inst/BUS_A_s_axi_U/int_c_o_reg[6]/D
  -------------------------------------------------------------------    -------------------





