$date
	Tue Aug 06 01:20:28 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module myModule $end
$var reg 1 ! clk $end
$var reg 4 " counter [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 "
0!
$end
#5
b1 "
1!
#10
0!
#15
b10 "
1!
#20
0!
#25
b11 "
1!
#30
0!
#35
b100 "
1!
#40
0!
#45
b101 "
1!
#50
0!
#55
b110 "
1!
#60
0!
#65
b111 "
1!
#70
0!
#75
b1000 "
1!
#80
0!
