Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Sep  8 15:45:09 2024
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.309        0.000                      0                11657        0.019        0.000                      0                11657        4.020        0.000                       0                  3662  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.309        0.000                      0                11657        0.019        0.000                      0                11657        4.020        0.000                       0                  3662  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/result_1_reg_2947_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.268ns  (logic 2.856ns (30.814%)  route 6.412ns (69.186%))
  Logic Levels:           8  (CARRY4=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns = ( 12.703 - 10.000 ) 
    Source Clock Delay      (SCD):    3.177ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.883     3.177    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X2Y22         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     4.059 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_4/DOBDO[0]
                         net (fo=267, routed)         2.477     6.536    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/d_i_rs2_reg_2856[0]
    SLICE_X65Y80         LUT6 (Prop_lut6_I4_O)        0.124     6.660 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/rv2_reg_2930[15]_i_10/O
                         net (fo=1, routed)           0.000     6.660    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/rv2_reg_2930[15]_i_10_n_0
    SLICE_X65Y80         MUXF7 (Prop_muxf7_I0_O)      0.212     6.872 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/rv2_reg_2930_reg[15]_i_4/O
                         net (fo=1, routed)           0.843     7.716    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/rv2_reg_2930_reg[15]_i_4_n_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I3_O)        0.299     8.015 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/rv2_reg_2930[15]_i_1/O
                         net (fo=10, routed)          1.689     9.703    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_16[15]
    SLICE_X53Y68         LUT6 (Prop_lut6_I0_O)        0.124     9.827 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_1_reg_2947[0]_i_21/O
                         net (fo=1, routed)           0.000     9.827    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_1_reg_2947[0]_i_21_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.377 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_1_reg_2947_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.377    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_1_reg_2947_reg[0]_i_9_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.605 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_1_reg_2947_reg[0]_i_4/CO[2]
                         net (fo=1, routed)           0.797    11.403    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_1_reg_2947_reg[0]_i_4_n_1
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.313    11.716 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_1_reg_2947[0]_i_2/O
                         net (fo=1, routed)           0.606    12.322    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_1_reg_2947[0]_i_2_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.446 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_1_reg_2947[0]_i_1/O
                         net (fo=1, routed)           0.000    12.446    design_1_i/rv32i_npp_ip_0/inst/dout_tmp
    SLICE_X54Y71         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/result_1_reg_2947_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.524    12.703    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X54Y71         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/result_1_reg_2947_reg[0]/C
                         clock pessimism              0.129    12.832    
                         clock uncertainty           -0.154    12.678    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)        0.077    12.755    design_1_i/rv32i_npp_ip_0/inst/result_1_reg_2947_reg[0]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -12.446    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_2/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 0.456ns (4.994%)  route 8.675ns (95.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 13.000 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.638     2.932    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X35Y71         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  design_1_i/rv32i_npp_ip_0/inst/ap_CS_fsm_reg[1]/Q
                         net (fo=1044, routed)        8.675    12.063    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/Q[1]
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_2/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.820    13.000    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y20         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_2/CLKBWRCLK
                         clock pessimism              0.129    13.128    
                         clock uncertainty           -0.154    12.974    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    12.614    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_2
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                         -12.063    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 1.714ns (19.689%)  route 6.991ns (80.311%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.001ns = ( 13.001 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.639     2.933    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y55         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[2]/Q
                         net (fo=176, routed)         0.873     4.324    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_predicate_pred478_state4_reg_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I1_O)        0.124     4.448 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_predicate_pred478_state4_i_2/O
                         net (fo=13, routed)          0.694     5.141    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_predicate_pred478_state4_reg
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.150     5.291 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_predicate_pred500_state4_i_2/O
                         net (fo=21, routed)          0.900     6.192    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_phi_mux_result_30_phi_fu_559_p481179_out
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.326     6.518 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/shl_ln236_reg_3058[1]_i_4/O
                         net (fo=1, routed)           0.433     6.951    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/shl_ln236_reg_3058[1]_i_4_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/shl_ln236_reg_3058[1]_i_1/O
                         net (fo=24, routed)          0.699     7.774    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_22_reg_2977_reg[1]
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.152     7.926 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0_i_19/O
                         net (fo=24, routed)          2.174    10.101    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0_i_19_n_0
    SLICE_X89Y91         LUT5 (Prop_lut5_I3_O)        0.320    10.421 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_6_i_17/O
                         net (fo=1, routed)           1.218    11.638    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6_0[0]
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.822    13.001    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y21         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6/CLKBWRCLK
                         clock pessimism              0.129    13.130    
                         clock uncertainty           -0.154    12.975    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.734    12.241    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_6
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.483ns (17.625%)  route 6.931ns (82.375%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.838 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.639     2.933    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y55         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.518     3.451 r  design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[2]/Q
                         net (fo=176, routed)         0.873     4.324    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_predicate_pred478_state4_reg_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I1_O)        0.124     4.448 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_predicate_pred478_state4_i_2/O
                         net (fo=13, routed)          0.694     5.141    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_predicate_pred478_state4_reg
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.150     5.291 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_predicate_pred500_state4_i_2/O
                         net (fo=21, routed)          0.900     6.192    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_phi_mux_result_30_phi_fu_559_p481179_out
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.326     6.518 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/shl_ln236_reg_3058[1]_i_4/O
                         net (fo=1, routed)           0.433     6.951    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/shl_ln236_reg_3058[1]_i_4_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.075 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/shl_ln236_reg_3058[1]_i_1/O
                         net (fo=24, routed)          0.699     7.774    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_22_reg_2977_reg[1]
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.124     7.898 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_19/O
                         net (fo=24, routed)          2.126    10.025    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_19_n_0
    SLICE_X90Y37         LUT5 (Prop_lut5_I3_O)        0.117    10.142 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_i_18__0/O
                         net (fo=1, routed)           1.206    11.347    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5_0[0]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.659    12.838    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/CLKBWRCLK
                         clock pessimism              0.115    12.953    
                         clock uncertainty           -0.154    12.799    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.756    12.043    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5
  -------------------------------------------------------------------
                         required time                         12.043    
                         arrival time                         -11.347    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/result_21_reg_2982_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.588ns  (logic 2.490ns (28.994%)  route 6.098ns (71.006%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        2.016     3.310    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     4.192 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_7/DOBDO[0]
                         net (fo=70, routed)          4.114     8.307    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/data10
    SLICE_X35Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.431 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_25_reg_2962[18]_i_2/O
                         net (fo=6, routed)           0.910     9.341    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_25_reg_2962[18]_i_2_n_0
    SLICE_X41Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.465 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_25_reg_2962[18]_i_1/O
                         net (fo=4, routed)           0.477     9.942    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/d_i_type_reg_490_reg[0]_3[18]
    SLICE_X46Y63         LUT1 (Prop_lut1_I0_O)        0.124    10.066 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982[19]_i_4/O
                         net (fo=1, routed)           0.000    10.066    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982[19]_i_4_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.446 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.446    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982_reg[19]_i_2_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.563 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.563    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982_reg[23]_i_2_n_0
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.680 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.680    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982_reg[27]_i_2_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.995 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.596    11.592    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_19_fu_1653_p2[31]
    SLICE_X47Y66         LUT4 (Prop_lut4_I0_O)        0.307    11.899 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982[31]_i_1/O
                         net (fo=1, routed)           0.000    11.899    design_1_i/rv32i_npp_ip_0/inst/result_21_fu_1659_p3[31]
    SLICE_X47Y66         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/result_21_reg_2982_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.471    12.650    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X47Y66         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/result_21_reg_2982_reg[31]/C
                         clock pessimism              0.129    12.779    
                         clock uncertainty           -0.154    12.625    
    SLICE_X47Y66         FDRE (Setup_fdre_C_D)        0.031    12.656    design_1_i/rv32i_npp_ip_0/inst/result_21_reg_2982_reg[31]
  -------------------------------------------------------------------
                         required time                         12.656    
                         arrival time                         -11.899    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.468ns  (logic 2.932ns (34.623%)  route 5.536ns (65.377%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        2.001     3.295    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X4Y24         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.749 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6/DOBDO[0]
                         net (fo=15, routed)          3.650     9.400    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/q0[4]
    SLICE_X49Y68         LUT5 (Prop_lut5_I0_O)        0.152     9.552 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/d_i_type_reg_490[0]_i_2/O
                         net (fo=1, routed)           0.858    10.410    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/d_i_type_reg_490[0]_i_2_n_0
    SLICE_X49Y68         LUT6 (Prop_lut6_I1_O)        0.326    10.736 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/d_i_type_reg_490[0]_i_1/O
                         net (fo=1, routed)           1.028    11.764    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U_n_110
    SLICE_X52Y55         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.466    12.645    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X52Y55         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[0]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)       -0.067    12.553    design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[0]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -11.764    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_4/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.799ns (9.692%)  route 7.445ns (90.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.648     2.942    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/ap_clk
    SLICE_X34Y87         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/FSM_onehot_rstate_reg[1]/Q
                         net (fo=1627, routed)        6.856    10.276    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_1_7_0
    SLICE_X90Y20         LUT4 (Prop_lut4_I2_O)        0.321    10.597 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_4_i_7/O
                         net (fo=1, routed)           0.589    11.186    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_4_i_7_n_0
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_4/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.650    12.829    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X4Y4          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_4/CLKARDCLK
                         clock pessimism              0.115    12.944    
                         clock uncertainty           -0.154    12.790    
    RAMB36_X4Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.790    12.000    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_1_4
  -------------------------------------------------------------------
                         required time                         12.000    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a01_reg_3037[0]_i_10_psbram/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.368ns  (logic 1.262ns (15.082%)  route 7.106ns (84.918%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 12.838 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.712     3.006    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    SLICE_X54Y52         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a01_reg_3037[0]_i_10_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.518     3.524 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a01_reg_3037[0]_i_10_psbram/Q
                         net (fo=82, routed)          1.036     4.560    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/q0[6]
    SLICE_X52Y54         LUT6 (Prop_lut6_I3_O)        0.124     4.684 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_47/O
                         net (fo=20, routed)          0.859     5.543    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_47_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.667 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a1_reg_3048[3]_i_5/O
                         net (fo=14, routed)          0.720     6.387    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a1_reg_3048[3]_i_5_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I0_O)        0.124     6.511 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a1_reg_3048[10]_i_4/O
                         net (fo=1, routed)           0.596     7.107    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a1_reg_3048[10]_i_4_n_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a1_reg_3048[10]_i_2/O
                         net (fo=1, routed)           0.463     7.694    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a1_reg_3048[10]_i_2_n_0
    SLICE_X50Y58         LUT5 (Prop_lut5_I0_O)        0.124     7.818 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/a1_reg_3048[10]_i_1/O
                         net (fo=4, routed)           1.217     9.035    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/zext_ln239_fu_1801_p1[7]
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.124     9.159 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_24/O
                         net (fo=24, routed)          2.215    11.374    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_3_1[10]
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.659    12.838    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y6          RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5/CLKBWRCLK
                         clock pessimism              0.115    12.953    
                         clock uncertainty           -0.154    12.799    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    12.233    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_1_0_5
  -------------------------------------------------------------------
                         required time                         12.233    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_7/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/result_21_reg_2982_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.466ns (29.065%)  route 6.019ns (70.935%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    3.310ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        2.016     3.310    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_clk
    RAMB36_X5Y22         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     4.192 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_7/DOBDO[0]
                         net (fo=70, routed)          4.442     8.634    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/data10
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.758 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_25_reg_2962[13]_i_2/O
                         net (fo=9, routed)           0.983     9.741    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_25_reg_2962[13]_i_2_n_0
    SLICE_X48Y61         LUT2 (Prop_lut2_I1_O)        0.124     9.865 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/reg_664[15]_i_4/O
                         net (fo=1, routed)           0.000     9.865    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/reg_664[15]_i_4_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.415 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/reg_664_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.415    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/reg_664_reg[15]_i_1_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.529 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/reg_664_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.529    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/reg_664_reg[19]_i_1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.643 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/reg_664_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.643    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/reg_664_reg[23]_i_1_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.899 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/reg_664_reg[27]_i_1/O[2]
                         net (fo=2, routed)           0.594    11.493    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_3_1[26]
    SLICE_X45Y65         LUT4 (Prop_lut4_I3_O)        0.302    11.795 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_21_reg_2982[26]_i_1/O
                         net (fo=1, routed)           0.000    11.795    design_1_i/rv32i_npp_ip_0/inst/result_21_fu_1659_p3[26]
    SLICE_X45Y65         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/result_21_reg_2982_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.472    12.651    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X45Y65         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/result_21_reg_2982_reg[26]/C
                         clock pessimism              0.129    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X45Y65         FDRE (Setup_fdre_C_D)        0.031    12.657    design_1_i/rv32i_npp_ip_0/inst/result_21_reg_2982_reg[26]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                  0.862    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_5/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 1.713ns (20.534%)  route 6.629ns (79.466%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    2.933ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.639     2.933    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y55         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.518     3.451 f  design_1_i/rv32i_npp_ip_0/inst/d_i_type_reg_490_reg[2]/Q
                         net (fo=176, routed)         0.873     4.324    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_predicate_pred478_state4_reg_0
    SLICE_X51Y54         LUT6 (Prop_lut6_I1_O)        0.124     4.448 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_predicate_pred478_state4_i_2/O
                         net (fo=13, routed)          0.694     5.141    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_predicate_pred478_state4_reg
    SLICE_X53Y55         LUT4 (Prop_lut4_I3_O)        0.150     5.291 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_predicate_pred500_state4_i_2/O
                         net (fo=21, routed)          0.900     6.192    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/ap_phi_mux_result_30_phi_fu_559_p481179_out
    SLICE_X52Y56         LUT6 (Prop_lut6_I0_O)        0.326     6.518 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/shl_ln236_reg_3058[1]_i_4/O
                         net (fo=1, routed)           0.433     6.951    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/shl_ln236_reg_3058[1]_i_4_n_0
    SLICE_X52Y56         LUT5 (Prop_lut5_I4_O)        0.124     7.075 f  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/shl_ln236_reg_3058[1]_i_1/O
                         net (fo=24, routed)          0.699     7.774    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/result_22_reg_2977_reg[1]
    SLICE_X52Y56         LUT5 (Prop_lut5_I0_O)        0.152     7.926 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0_i_19/O
                         net (fo=24, routed)          1.878     9.804    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_0_i_19_n_0
    SLICE_X90Y67         LUT5 (Prop_lut5_I3_O)        0.319    10.123 r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_code_ram/mem_reg_2_1_5_i_17/O
                         net (fo=1, routed)           1.152    11.275    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_5_0[0]
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_5/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.644    12.823    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/ap_clk
    RAMB36_X5Y13         RAMB36E1                                     r  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_5/CLKBWRCLK
                         clock pessimism              0.229    13.052    
                         clock uncertainty           -0.154    12.898    
    RAMB36_X5Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.756    12.142    design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_2_1_5
  -------------------------------------------------------------------
                         required time                         12.142    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  0.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_23_fu_394_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_55_reg_2762_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.267%)  route 0.209ns (59.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.542     0.878    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X51Y78         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_23_fu_394_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y78         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_23_fu_394_reg[27]/Q
                         net (fo=1, routed)           0.209     1.228    design_1_i/rv32i_npp_ip_0/inst/reg_file_23_fu_394[27]
    SLICE_X48Y75         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_55_reg_2762_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.808     1.174    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X48Y75         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_55_reg_2762_reg[27]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X48Y75         FDRE (Hold_fdre_C_D)         0.070     1.209    design_1_i/rv32i_npp_ip_0/inst/reg_file_55_reg_2762_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_31_fu_426_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_63_reg_2810_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.542     0.878    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_31_fu_426_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.148     1.026 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_31_fu_426_reg[31]/Q
                         net (fo=1, routed)           0.158     1.184    design_1_i/rv32i_npp_ip_0/inst/reg_file_31_fu_426[31]
    SLICE_X49Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_63_reg_2810_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.811     1.177    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X49Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_63_reg_2810_reg[31]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X49Y77         FDRE (Hold_fdre_C_D)         0.019     1.161    design_1_i/rv32i_npp_ip_0/inst/reg_file_63_reg_2810_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_30_fu_422_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_62_reg_2804_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.894%)  route 0.212ns (60.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.546     0.882    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X48Y79         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_30_fu_422_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_30_fu_422_reg[29]/Q
                         net (fo=1, routed)           0.212     1.235    design_1_i/rv32i_npp_ip_0/inst/reg_file_30_fu_422[29]
    SLICE_X50Y82         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_62_reg_2804_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.812     1.178    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y82         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_62_reg_2804_reg[29]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y82         FDRE (Hold_fdre_C_D)         0.063     1.206    design_1_i/rv32i_npp_ip_0/inst/reg_file_62_reg_2804_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_17_fu_370_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_49_reg_2726_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.683%)  route 0.233ns (62.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.546     0.882    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X43Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_17_fu_370_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_17_fu_370_reg[31]/Q
                         net (fo=1, routed)           0.233     1.256    design_1_i/rv32i_npp_ip_0/inst/reg_file_17_fu_370[31]
    SLICE_X50Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_49_reg_2726_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.807     1.173    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_49_reg_2726_reg[31]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.076     1.214    design_1_i/rv32i_npp_ip_0/inst/reg_file_49_reg_2726_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_17_fu_370_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_49_reg_2726_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.350%)  route 0.208ns (59.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.548     0.884    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X49Y81         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_17_fu_370_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_17_fu_370_reg[15]/Q
                         net (fo=1, routed)           0.208     1.233    design_1_i/rv32i_npp_ip_0/inst/reg_file_17_fu_370[15]
    SLICE_X53Y81         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_49_reg_2726_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.811     1.177    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X53Y81         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_49_reg_2726_reg[15]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.047     1.189    design_1_i/rv32i_npp_ip_0/inst/reg_file_49_reg_2726_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_15_fu_362_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_47_reg_2714_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.710%)  route 0.243ns (63.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.539     0.875    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X52Y74         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_15_fu_362_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_15_fu_362_reg[20]/Q
                         net (fo=1, routed)           0.243     1.259    design_1_i/rv32i_npp_ip_0/inst/reg_file_15_fu_362[20]
    SLICE_X46Y73         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_47_reg_2714_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.809     1.175    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X46Y73         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_47_reg_2714_reg[20]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X46Y73         FDRE (Hold_fdre_C_D)         0.063     1.203    design_1_i/rv32i_npp_ip_0/inst/reg_file_47_reg_2714_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_8_fu_334_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_40_reg_2672_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.655%)  route 0.187ns (59.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.543     0.879    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X48Y76         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_8_fu_334_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.128     1.007 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_8_fu_334_reg[31]/Q
                         net (fo=1, routed)           0.187     1.193    design_1_i/rv32i_npp_ip_0/inst/reg_file_8_fu_334[31]
    SLICE_X50Y76         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_40_reg_2672_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.805     1.171    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y76         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_40_reg_2672_reg[31]/C
                         clock pessimism             -0.035     1.136    
    SLICE_X50Y76         FDRE (Hold_fdre_C_D)        -0.001     1.135    design_1_i/rv32i_npp_ip_0/inst/reg_file_40_reg_2672_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_18_fu_374_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_50_reg_2732_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.148ns (45.558%)  route 0.177ns (54.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.546     0.882    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X46Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_18_fu_374_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y77         FDRE (Prop_fdre_C_Q)         0.148     1.030 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_18_fu_374_reg[31]/Q
                         net (fo=1, routed)           0.177     1.206    design_1_i/rv32i_npp_ip_0/inst/reg_file_18_fu_374[31]
    SLICE_X50Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_50_reg_2732_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.807     1.173    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_50_reg_2732_reg[31]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.010     1.148    design_1_i/rv32i_npp_ip_0/inst/reg_file_50_reg_2732_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_22_fu_390_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_54_reg_2756_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.905%)  route 0.241ns (63.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.547     0.883    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X43Y79         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_22_fu_390_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_22_fu_390_reg[31]/Q
                         net (fo=1, routed)           0.241     1.265    design_1_i/rv32i_npp_ip_0/inst/reg_file_22_fu_390[31]
    SLICE_X50Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_54_reg_2756_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.807     1.173    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y77         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_54_reg_2756_reg[31]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X50Y77         FDRE (Hold_fdre_C_D)         0.064     1.202    design_1_i/rv32i_npp_ip_0/inst/reg_file_54_reg_2756_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.202    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/rv32i_npp_ip_0/inst/reg_file_31_fu_426_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rv32i_npp_ip_0/inst/reg_file_63_reg_2810_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.700%)  route 0.239ns (59.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.542     0.878    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X50Y78         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_31_fu_426_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  design_1_i/rv32i_npp_ip_0/inst/reg_file_31_fu_426_reg[26]/Q
                         net (fo=1, routed)           0.239     1.281    design_1_i/rv32i_npp_ip_0/inst/reg_file_31_fu_426[26]
    SLICE_X43Y78         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_63_reg_2810_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.812     1.178    design_1_i/rv32i_npp_ip_0/inst/ap_clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/rv32i_npp_ip_0/inst/reg_file_63_reg_2810_reg[26]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X43Y78         FDRE (Hold_fdre_C_D)         0.072     1.215    design_1_i/rv32i_npp_ip_0/inst/reg_file_63_reg_2810_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.281    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8   design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8   design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y5   design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y5   design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y11  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y11  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y16  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y16  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y14  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X5Y14  design_1_i/rv32i_npp_ip_0/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_4/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y83  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y83  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y84  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y84  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y83  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y83  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y79  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y84  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y84  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.218ns  (logic 0.124ns (5.590%)  route 2.094ns (94.410%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.443     1.443    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y92         LUT1 (Prop_lut1_I0_O)        0.124     1.567 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.652     2.218    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        1.479     2.658    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.045ns (5.231%)  route 0.815ns (94.769%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.562     0.562    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X35Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.607 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.254     0.860    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X38Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3662, routed)        0.824     1.190    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X38Y95         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





