# FPGA_Research_Project
This is the first repo created for the Chip creation project under Prof. Akhilesh Jaiswal. Containing SVerilog design files

  ![image](https://github.com/Danjj21/FPGA_Research_Project/assets/104698571/b249ad38-e7f2-4f82-9c73-fe5e608c2800)

  Attempting to bring processing to an FPGA replicating behaviours seen in eyes
