
---------- Begin Simulation Statistics ----------
final_tick                                 6884477500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67832                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725120                       # Number of bytes of host memory used
host_op_rate                                   108644                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   147.42                       # Real time elapsed on the host
host_tick_rate                               46698777                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000004                       # Number of instructions simulated
sim_ops                                      16016672                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.006884                       # Number of seconds simulated
sim_ticks                                  6884477500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   9670078                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8784680                       # number of cc regfile writes
system.cpu.committedInsts                    10000004                       # Number of Instructions Simulated
system.cpu.committedOps                      16016672                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.376895                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.376895                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1008085                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   533453                       # number of floating regfile writes
system.cpu.idleCycles                          133439                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               153370                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1446753                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.441459                       # Inst execution rate
system.cpu.iew.exec_refs                      4833299                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1593434                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1505990                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3929862                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                916                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4311                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1662468                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23252217                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               3239865                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            338438                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19847390                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  10365                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2462950                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 131442                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2477168                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            354                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        81658                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          71712                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25785135                       # num instructions consuming a value
system.cpu.iew.wb_count                      19604137                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.575008                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14826659                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.423793                       # insts written-back per cycle
system.cpu.iew.wb_sent                       19715684                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 30982145                       # number of integer regfile reads
system.cpu.int_regfile_writes                16037485                       # number of integer regfile writes
system.cpu.ipc                               0.726272                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.726272                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            216033      1.07%      1.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14555574     72.11%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   61      0.00%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 48335      0.24%     73.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              133043      0.66%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1435      0.01%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9103      0.05%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                38854      0.19%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     74.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20453      0.10%     74.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              256747      1.27%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               6086      0.03%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7862      0.04%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           3544      0.02%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3235291     16.03%     91.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1248212      6.18%     97.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           43459      0.22%     98.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         361733      1.79%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20185831                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  949026                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1866426                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       889137                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1078182                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      283151                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014027                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  136946     48.37%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    153      0.05%     48.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.42% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    978      0.35%     48.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 29518     10.42%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   41      0.01%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     59.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 103520     36.56%     95.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 10583      3.74%     99.50% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               637      0.22%     99.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              773      0.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               19303923                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           52454981                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18715000                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          29409838                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23250891                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  20185831                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1326                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         7235479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             31080                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            123                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     14081653                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13635517                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.480386                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.105218                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7583200     55.61%     55.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1305831      9.58%     65.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1128525      8.28%     73.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1159681      8.50%     81.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              796307      5.84%     87.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              628536      4.61%     92.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              617880      4.53%     96.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              215737      1.58%     98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              199820      1.47%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13635517                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.466039                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            252671                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            93527                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3929862                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1662468                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8351084                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         13768956                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         85450                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        61859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       124742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 2918974                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2412062                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            131134                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1500274                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1486183                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.060772                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  193224                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           21882                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10556                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11326                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1808                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7229143                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            130222                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12668255                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.264316                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.121647                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7447211     58.79%     58.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1739891     13.73%     72.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1115530      8.81%     81.33% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          866220      6.84%     88.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          221890      1.75%     89.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          434627      3.43%     93.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          133521      1.05%     94.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           89680      0.71%     95.11% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          619685      4.89%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12668255                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000004                       # Number of instructions committed
system.cpu.commit.opsCommitted               16016672                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4150461                       # Number of memory references committed
system.cpu.commit.loads                       2695202                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                    1221874                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     829848                       # Number of committed floating point instructions.
system.cpu.commit.integer                    15504649                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                156974                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       177488      1.11%      1.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11214635     70.02%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     71.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.25%     71.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       128428      0.80%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.01%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.05%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        18147      0.11%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.10%     72.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       253856      1.58%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.01%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt         3698      0.02%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult         1849      0.01%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2669945     16.67%     90.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1117553      6.98%     97.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        25257      0.16%     97.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       337706      2.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     16016672                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        619685                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3741347                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3741347                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3741347                       # number of overall hits
system.cpu.dcache.overall_hits::total         3741347                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       107261                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         107261                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       107261                       # number of overall misses
system.cpu.dcache.overall_misses::total        107261                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5721338995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5721338995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5721338995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5721338995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3848608                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3848608                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3848608                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3848608                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.027870                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.027870                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.027870                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.027870                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 53340.347330                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53340.347330                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 53340.347330                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53340.347330                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27658                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          152                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               778                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              27                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.550129                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.629630                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        43132                       # number of writebacks
system.cpu.dcache.writebacks::total             43132                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        46962                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        46962                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        46962                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        46962                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60299                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60299                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60299                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3478545495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3478545495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3478545495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3478545495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015668                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015668                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015668                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015668                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57688.278330                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57688.278330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57688.278330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57688.278330                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59786                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2323018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2323018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        70328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3069170500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3069170500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2393346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2393346                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43640.804516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43640.804516                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        46950                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        46950                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        23378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        23378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    863788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    863788000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009768                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009768                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36948.755240                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36948.755240                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1418329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1418329                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2652168495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2652168495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455262                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025379                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71810.264398                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71810.264398                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36921                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2614757495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2614757495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025371                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70820.332467                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70820.332467                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.498978                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3801646                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60298                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.047630                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.498978                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995115                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995115                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          326                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7757514                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7757514                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1344374                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               8632247                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2669737                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                857717                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 131442                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1375972                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1864                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               25398910                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9226                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     3238388                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1593447                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          3212                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16699                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1444799                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15766111                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     2918974                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1689963                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      12049916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  266524                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  933                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          6563                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1316197                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21865                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           13635517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.967991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.135893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9155392     67.14%     67.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   159055      1.17%     68.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   497367      3.65%     71.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   363630      2.67%     74.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   329377      2.42%     77.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   281695      2.07%     79.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   375624      2.75%     81.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   176844      1.30%     83.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2296533     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13635517                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.211997                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.145048                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1312893                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1312893                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1312893                       # number of overall hits
system.cpu.icache.overall_hits::total         1312893                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3304                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3304                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3304                       # number of overall misses
system.cpu.icache.overall_misses::total          3304                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    202265000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    202265000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    202265000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    202265000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1316197                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1316197                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1316197                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1316197                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002510                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002510                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002510                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002510                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61218.220339                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61218.220339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61218.220339                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61218.220339                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2073                       # number of writebacks
system.cpu.icache.writebacks::total              2073                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          720                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          720                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          720                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2584                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    160841500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    160841500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    160841500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    160841500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001963                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001963                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001963                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001963                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62245.162539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62245.162539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62245.162539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62245.162539                       # average overall mshr miss latency
system.cpu.icache.replacements                   2073                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1312893                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1312893                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3304                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3304                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    202265000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    202265000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1316197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1316197                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002510                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61218.220339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61218.220339                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          720                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    160841500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    160841500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001963                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62245.162539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62245.162539                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.619094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1315477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2584                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            509.085526                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.619094                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.981678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.981678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2634978                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2634978                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1317293                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1417                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      843228                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1234643                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2128                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 354                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 207199                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    639                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   6884477500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 131442                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1708170                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 4193100                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13351                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3099452                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4490002                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               24616907                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  9907                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 804669                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 710482                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2926889                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             100                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            31647599                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    67271812                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 39577754                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1115050                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21428780                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 10218721                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     745                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 721                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4112767                       # count of insts added to the skid buffer
system.cpu.rob.reads                         35281853                       # The number of ROB reads
system.cpu.rob.writes                        47460537                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000004                       # Number of Instructions committed
system.cpu.thread_0.numOps                   16016672                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  463                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                15375                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15838                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 463                       # number of overall hits
system.l2.overall_hits::.cpu.data               15375                       # number of overall hits
system.l2.overall_hits::total                   15838                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2116                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44923                       # number of demand (read+write) misses
system.l2.demand_misses::total                  47039                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2116                       # number of overall misses
system.l2.overall_misses::.cpu.data             44923                       # number of overall misses
system.l2.overall_misses::total                 47039                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    151923000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3224575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3376498500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    151923000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3224575500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3376498500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60298                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62877                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60298                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62877                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.820473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.745016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.748111                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.820473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.745016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.748111                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71797.258979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71780.056986                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71780.830800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71797.258979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71780.056986                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71780.830800                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               28261                       # number of writebacks
system.l2.writebacks::total                     28261                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2116                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44923                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             47039                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2116                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44923                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            47039                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    130303750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2765081750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2895385500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    130303750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2765081750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2895385500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820473                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.745016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.748111                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820473                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.745016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.748111                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61580.222117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61551.582708                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61552.871022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61580.222117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61551.582708                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61552.871022                       # average overall mshr miss latency
system.l2.replacements                          39307                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        43132                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43132                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        43132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43132                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2068                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2068                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2068                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2068                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1130                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1130                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35792                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2547362500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2547362500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.969395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.969395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71171.281292                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71171.281292                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2181002250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2181002250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.969395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.969395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60935.467423                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60935.467423                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                463                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    151923000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    151923000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2579                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.820473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71797.258979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71797.258979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2116                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    130303750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    130303750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820473                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61580.222117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61580.222117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14245                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677213000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677213000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        23376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         23376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.390614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.390614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74166.356368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74166.356368                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584079500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.390614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.390614                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 63966.652064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 63966.652064                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7757.168891                       # Cycle average of tags in use
system.l2.tags.total_refs                      124728                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     47499                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.625908                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.933028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       259.093904                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7440.141959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031628                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.908220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.946920                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         8102                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1045323                       # Number of tag accesses
system.l2.tags.data_accesses                  1045323                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     28261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003006347500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1754                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1754                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              121990                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26529                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       47039                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      28261                       # Number of write requests accepted
system.mem_ctrls.readBursts                     47039                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    28261                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.38                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 47039                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                28261                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1754                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.812999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.152709                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    169.567512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1745     99.49%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.46%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1754                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1754                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.101482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.095176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.470424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1672     95.32%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.23%     95.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               60      3.42%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      1.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1754                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3010496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1808704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    437.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    262.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    6870286500                       # Total gap between requests
system.mem_ctrls.avgGap                      91238.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135424                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2874752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1807488                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 19670919.107513971627                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 417570106.082850873470                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 262545414.666545152664                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2116                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        44923                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        28261                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     60475000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1282670750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 149306216000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28579.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28552.65                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5283118.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135424                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2875072                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3010496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135424                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1808704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1808704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2116                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        44923                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          47039                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        28261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         28261                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     19670919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    417616587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        437287507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     19670919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     19670919                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    262722044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       262722044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    262722044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     19670919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    417616587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       700009550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                47034                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28242                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3267                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2845                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2916                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2793                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2914                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2682                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1859                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2033                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1876                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1721                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1761                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1502                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               461258250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             235170000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1343145750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9806.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28556.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40071                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              25692                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.20                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.97                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9513                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   506.429518                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   293.235939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   420.010394                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         2674     28.11%     28.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1496     15.73%     43.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          621      6.53%     50.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          432      4.54%     54.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          252      2.65%     57.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          348      3.66%     61.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          240      2.52%     63.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          308      3.24%     66.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3142     33.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9513                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3010176                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1807488                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              437.241025                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              262.545415                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.47                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               87.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        35435820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18834585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      174001800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75904020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 543341760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1583856720                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1309865280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    3741239985                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   543.431217                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3374532750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    229840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3280104750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        32487000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17267250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      161820960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      71519220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 543341760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1586714130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1307459040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    3720609360                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   540.434530                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3369819500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    229840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3284818000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11247                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        28261                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10150                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35792                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35792                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11247                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       132489                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       132489                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 132489                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4819200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4819200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4819200                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             47039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   47039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               47039                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            49623500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           58798750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             25960                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        71393                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2073                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27700                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36922                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36922                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2584                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        23376                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7236                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       180384                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                187620                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       297728                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6619520                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6917248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           39312                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1809024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           102190                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008973                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.094303                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 101273     99.10%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    917      0.90%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             102190                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   6884477500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          107576000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3878495                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90447500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
