<profile>

<section name = "Vitis HLS Report for 'axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2'" level="0">
<item name = "Date">Thu Sep 28 15:25:30 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">axi4_conv2D</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">302, 302, 3.020 us, 3.020 us, 302, 302, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_13_1_VITIS_LOOP_14_2">300, 300, 31, 18, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1090, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 378, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 321, -</column>
<column name="Register">-, -, 1644, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8ns_8s_16_1_1_U1">mul_8ns_8s_16_1_1, 0, 0, 0, 42, 0</column>
<column name="mul_8ns_8s_16_1_1_U2">mul_8ns_8s_16_1_1, 0, 0, 0, 42, 0</column>
<column name="mul_8ns_8s_16_1_1_U3">mul_8ns_8s_16_1_1, 0, 0, 0, 42, 0</column>
<column name="mul_8ns_8s_16_1_1_U4">mul_8ns_8s_16_1_1, 0, 0, 0, 42, 0</column>
<column name="mul_8ns_8s_16_1_1_U5">mul_8ns_8s_16_1_1, 0, 0, 0, 42, 0</column>
<column name="mul_8ns_8s_16_1_1_U6">mul_8ns_8s_16_1_1, 0, 0, 0, 42, 0</column>
<column name="mul_8ns_8s_16_1_1_U7">mul_8ns_8s_16_1_1, 0, 0, 0, 42, 0</column>
<column name="mul_8ns_8s_16_1_1_U8">mul_8ns_8s_16_1_1, 0, 0, 0, 42, 0</column>
<column name="mul_8ns_8s_16_1_1_U9">mul_8ns_8s_16_1_1, 0, 0, 0, 42, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1027_fu_527_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln13_1_fu_757_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln13_fu_548_p2">+, 0, 0, 13, 5, 3</column>
<column name="add_ln14_fu_782_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln186_10_fu_628_p2">+, 0, 0, 71, 64, 2</column>
<column name="add_ln186_12_fu_640_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln186_14_fu_651_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln186_16_fu_663_p2">+, 0, 0, 71, 64, 2</column>
<column name="add_ln186_17_fu_1018_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln186_20_fu_691_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln186_21_fu_773_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln186_22_fu_777_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln186_23_fu_1014_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln186_24_fu_964_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln186_25_fu_955_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln186_26_fu_959_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln186_27_fu_968_p2">+, 0, 0, 8, 8, 8</column>
<column name="add_ln186_2_fu_581_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln186_4_fu_593_p2">+, 0, 0, 71, 64, 2</column>
<column name="add_ln186_6_fu_605_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln186_8_fu_616_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln186_fu_570_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln840_1_fu_841_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln840_2_fu_895_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln840_3_fu_976_p2">+, 0, 0, 21, 21, 21</column>
<column name="add_ln840_4_fu_751_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln840_5_fu_924_p2">+, 0, 0, 24, 17, 17</column>
<column name="add_ln840_6_fu_939_p2">+, 0, 0, 25, 18, 18</column>
<column name="add_ln840_7_fu_949_p2">+, 0, 0, 26, 19, 19</column>
<column name="add_ln840_8_fu_984_p2">+, 0, 0, 21, 21, 21</column>
<column name="add_ln840_fu_867_p2">+, 0, 0, 28, 21, 21</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage12_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage13_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage14_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage15_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage16_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage17_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage8_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage9_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage9_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1027_1_fu_542_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="icmp_ln1027_fu_521_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="icmp_ln1035_fu_1000_p2">icmp, 0, 0, 12, 13, 1</column>
<column name="ap_block_pp0_stage12_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_11001">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1035_fu_1031_p2">or, 0, 0, 2, 1, 1</column>
<column name="acc_sat_fu_1037_p3">select, 0, 0, 8, 1, 8</column>
<column name="indvars_iv17_mid2_fu_554_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln1027_1_fu_768_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln1027_fu_762_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln1035_fu_1023_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">93, 19, 1, 19</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvars_iv17_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvars_iv34_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvars_iv_load">9, 2, 5, 10</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_120">9, 2, 5, 10</column>
<column name="indvars_iv17_fu_108">9, 2, 5, 10</column>
<column name="indvars_iv34_fu_116">9, 2, 5, 10</column>
<column name="indvars_iv_fu_112">9, 2, 5, 10</column>
<column name="m_axi_gmem_ARADDR">93, 19, 64, 1216</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_sat_reg_1443">8, 0, 8, 0</column>
<column name="add_ln13_reg_1178">5, 0, 5, 0</column>
<column name="add_ln186_20_reg_1263">8, 0, 8, 0</column>
<column name="add_ln186_20_reg_1263_pp0_iter1_reg">8, 0, 8, 0</column>
<column name="add_ln186_22_reg_1333">8, 0, 8, 0</column>
<column name="add_ln186_26_reg_1433">8, 0, 8, 0</column>
<column name="add_ln186_27_reg_1438">8, 0, 8, 0</column>
<column name="add_ln840_1_reg_1368">17, 0, 17, 0</column>
<column name="add_ln840_2_reg_1408">18, 0, 18, 0</column>
<column name="add_ln840_4_reg_1323">17, 0, 17, 0</column>
<column name="add_ln840_5_reg_1423">17, 0, 17, 0</column>
<column name="add_ln840_7_reg_1428">19, 0, 19, 0</column>
<column name="add_ln840_reg_1388">21, 0, 21, 0</column>
<column name="ap_CS_fsm">18, 0, 18, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="gmem_addr_10_read_reg_1328">8, 0, 8, 0</column>
<column name="gmem_addr_10_reg_1213">64, 0, 64, 0</column>
<column name="gmem_addr_11_read_reg_1303">8, 0, 8, 0</column>
<column name="gmem_addr_11_reg_1133">64, 0, 64, 0</column>
<column name="gmem_addr_12_read_reg_1353">8, 0, 8, 0</column>
<column name="gmem_addr_12_reg_1219">64, 0, 64, 0</column>
<column name="gmem_addr_13_read_reg_1283">8, 0, 8, 0</column>
<column name="gmem_addr_13_reg_1139">64, 0, 64, 0</column>
<column name="gmem_addr_14_read_reg_1373">8, 0, 8, 0</column>
<column name="gmem_addr_14_reg_1225">64, 0, 64, 0</column>
<column name="gmem_addr_15_read_reg_1258">8, 0, 8, 0</column>
<column name="gmem_addr_15_reg_1145">64, 0, 64, 0</column>
<column name="gmem_addr_16_read_reg_1393">8, 0, 8, 0</column>
<column name="gmem_addr_16_reg_1231">64, 0, 64, 0</column>
<column name="gmem_addr_17_read_reg_1243">8, 0, 8, 0</column>
<column name="gmem_addr_17_reg_1151">64, 0, 64, 0</column>
<column name="gmem_addr_18_read_reg_1413">8, 0, 8, 0</column>
<column name="gmem_addr_18_reg_1237">64, 0, 64, 0</column>
<column name="gmem_addr_1_read_reg_1403">8, 0, 8, 0</column>
<column name="gmem_addr_1_reg_1103">64, 0, 64, 0</column>
<column name="gmem_addr_2_read_reg_1248">8, 0, 8, 0</column>
<column name="gmem_addr_2_reg_1189">64, 0, 64, 0</column>
<column name="gmem_addr_3_read_reg_1383">8, 0, 8, 0</column>
<column name="gmem_addr_3_reg_1109">64, 0, 64, 0</column>
<column name="gmem_addr_4_read_reg_1268">8, 0, 8, 0</column>
<column name="gmem_addr_4_reg_1195">64, 0, 64, 0</column>
<column name="gmem_addr_5_read_reg_1363">8, 0, 8, 0</column>
<column name="gmem_addr_5_reg_1115">64, 0, 64, 0</column>
<column name="gmem_addr_6_read_reg_1288">8, 0, 8, 0</column>
<column name="gmem_addr_6_reg_1201">64, 0, 64, 0</column>
<column name="gmem_addr_7_read_reg_1348">8, 0, 8, 0</column>
<column name="gmem_addr_7_reg_1121">64, 0, 64, 0</column>
<column name="gmem_addr_8_read_reg_1308">8, 0, 8, 0</column>
<column name="gmem_addr_8_reg_1207">64, 0, 64, 0</column>
<column name="gmem_addr_9_read_reg_1318">8, 0, 8, 0</column>
<column name="gmem_addr_9_reg_1127">64, 0, 64, 0</column>
<column name="icmp_ln1027_1_reg_1172">1, 0, 1, 0</column>
<column name="icmp_ln1027_reg_1157">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_120">5, 0, 5, 0</column>
<column name="indvars_iv17_fu_108">5, 0, 5, 0</column>
<column name="indvars_iv17_mid2_reg_1183">5, 0, 5, 0</column>
<column name="indvars_iv34_fu_116">5, 0, 5, 0</column>
<column name="indvars_iv34_load_reg_1166">5, 0, 5, 0</column>
<column name="indvars_iv_fu_112">5, 0, 5, 0</column>
<column name="indvars_iv_load_reg_1161">5, 0, 5, 0</column>
<column name="mul_ln1494_1_reg_1273">16, 0, 16, 0</column>
<column name="mul_ln1494_2_reg_1293">16, 0, 16, 0</column>
<column name="mul_ln1494_4_reg_1338">16, 0, 16, 0</column>
<column name="mul_ln1494_reg_1253">16, 0, 16, 0</column>
<column name="trunc_ln840_1_reg_1278">8, 0, 8, 0</column>
<column name="trunc_ln840_2_reg_1298">8, 0, 8, 0</column>
<column name="trunc_ln840_3_reg_1313">8, 0, 8, 0</column>
<column name="trunc_ln840_4_reg_1343">8, 0, 8, 0</column>
<column name="trunc_ln840_5_reg_1358">8, 0, 8, 0</column>
<column name="trunc_ln840_6_reg_1378">8, 0, 8, 0</column>
<column name="trunc_ln840_7_reg_1398">8, 0, 8, 0</column>
<column name="trunc_ln840_8_reg_1418">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, axi4_conv2D_Pipeline_VITIS_LOOP_13_1_VITIS_LOOP_14_2, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 11, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="image_out">in, 64, ap_none, image_out, scalar</column>
<column name="add_ln186_15">in, 64, ap_none, add_ln186_15, scalar</column>
<column name="add_ln186_13">in, 64, ap_none, add_ln186_13, scalar</column>
<column name="add_ln186_11">in, 64, ap_none, add_ln186_11, scalar</column>
<column name="add_ln186_9">in, 64, ap_none, add_ln186_9, scalar</column>
<column name="add_ln186_7">in, 64, ap_none, add_ln186_7, scalar</column>
<column name="add_ln186_5">in, 64, ap_none, add_ln186_5, scalar</column>
<column name="add_ln186_3">in, 64, ap_none, add_ln186_3, scalar</column>
<column name="add_ln186_1">in, 64, ap_none, add_ln186_1, scalar</column>
<column name="weights">in, 64, ap_none, weights, scalar</column>
<column name="image_in">in, 64, ap_none, image_in, scalar</column>
<column name="add_ln186_18">in, 64, ap_none, add_ln186_18, scalar</column>
<column name="add_ln186_19">in, 64, ap_none, add_ln186_19, scalar</column>
<column name="acc_V">in, 21, ap_none, acc_V, scalar</column>
<column name="trunc_ln">in, 8, ap_none, trunc_ln, scalar</column>
</table>
</item>
</section>
</profile>
