

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 23:59:05 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.18|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    219|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    264|
|Register         |        -|      -|     243|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     243|    483|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_268_p2           |     +    |      0|  0|  32|          32|           1|
    |i_s_fu_294_p2         |     +    |      0|  0|  32|          32|           1|
    |j_s_fu_308_p2         |     +    |      0|  0|  32|          32|           1|
    |ap_sig_bdd_70         |    and   |      0|  0|   1|           1|           1|
    |result_1_s_fu_287_p2  |    and   |      0|  0|   1|           1|           1|
    |tmp6_fu_303_p2        |   icmp   |      0|  0|  40|          32|          32|
    |tmp_5_fu_281_p2       |   icmp   |      0|  0|  40|          32|          32|
    |tmp_fu_253_p2         |   icmp   |      0|  0|  40|          32|           1|
    |ap_sig_bdd_52         |    or    |      0|  0|   1|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 219|         195|          71|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |cmdOut_V                    |   2|          4|    2|          8|
    |cmdOut_V_preg               |   2|          3|    2|          6|
    |currentIteration            |  32|          3|   32|         96|
    |currentIteration_preg       |  32|          2|   32|         64|
    |i_1_reg2mem_reg_207         |  32|          2|   32|         64|
    |i_reg2mem_reg_183           |  32|          2|   32|         64|
    |iterations_in_sig           |  32|          2|   32|         64|
    |j_1_reg2mem_reg_159         |  32|          2|   32|         64|
    |op2_assign_reg2mem_reg_196  |  32|          2|   32|         64|
    |priorityOut_V               |   4|          2|    4|          8|
    |val_assign_reg2mem_reg_172  |  32|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 264|         26|  264|        566|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   4|   0|    4|          0|
    |cmdOut_V_preg                  |   2|   0|    2|          0|
    |currentIteration_preg          |  32|   0|   32|          0|
    |fullOut_preg                   |   1|   0|    1|          0|
    |i_1_reg2mem_reg_207            |  32|   0|   32|          0|
    |i_reg2mem_reg_183              |  32|   0|   32|          0|
    |iterations_ap_vld_preg         |   1|   0|    1|          0|
    |iterations_preg                |  32|   0|   32|          0|
    |j_1_reg2mem_reg_159            |  32|   0|   32|          0|
    |localEmpty_fu_86               |   1|   0|    1|          0|
    |localEmpty_load_reg_355        |   1|   0|    1|          0|
    |localFull_fu_82                |   1|   0|    1|          0|
    |op2_assign_reg2mem_reg_196     |  32|   0|   32|          0|
    |priorityOut_V_preg             |   4|   0|    4|          0|
    |result_reg2mem_0_fu_90         |   1|   0|    1|          0|
    |result_reg2mem_0_load_reg_367  |   1|   0|    1|          0|
    |result_reg2mem_1_reg_220       |   1|   0|    1|          0|
    |tmp_reg_332                    |   1|   0|    1|          0|
    |val_assign_reg2mem_reg_172     |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 243|   0|  243|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_return          | out |    1| ap_ctrl_hs |     runQueue     | return value |
|priorityOut_V      | out |    4|   ap_none  |   priorityOut_V  |    pointer   |
|priorityIn_V       |  in |    4|   ap_none  |   priorityIn_V   |    pointer   |
|cmdOut_V           | out |    2|   ap_none  |     cmdOut_V     |    pointer   |
|empty              |  in |    1|   ap_none  |       empty      |    pointer   |
|full               |  in |    1|   ap_none  |       full       |    pointer   |
|fullOut            | out |    1|   ap_none  |      fullOut     |    pointer   |
|iterations         |  in |   32|   ap_vld   |    iterations    |    scalar    |
|iterations_ap_vld  |  in |    1|   ap_vld   |    iterations    |    scalar    |
|finished           | out |    1|   ap_ovld  |     finished     |    pointer   |
|finished_ap_vld    | out |    1|   ap_ovld  |     finished     |    pointer   |
|currentIteration   | out |   32|   ap_none  | currentIteration |    pointer   |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	8  / (!tmp)
	3  / (tmp)
3 --> 
	4  / (!localFull_load)
	5  / (localFull_load)
4 --> 
	4  / (!localFull_load_1)
	5  / (localFull_load_1)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	7  / (!localEmpty_load & !localEmpty_load_1)
	8  / (localEmpty_load) | (localEmpty_load_1)
8 --> 
	9  / (!tmp) | (!tmp6)
	3  / (tmp & tmp6)
9 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: iterations_read [1/1] 0.00ns
:11  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

ST_1: localFull [1/1] 0.00ns
:12  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:13  %localEmpty = alloca i1, align 1


 <State 2>: 3.81ns
ST_2: stg_13 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !14

ST_2: stg_14 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityIn_V), !map !18

ST_2: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !22

ST_2: stg_16 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !26

ST_2: stg_17 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !30

ST_2: stg_18 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !34

ST_2: stg_19 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !38

ST_2: stg_20 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %finished), !map !44

ST_2: stg_21 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32* %currentIteration), !map !48

ST_2: stg_22 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !52

ST_2: stg_23 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_2: stg_24 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecWire(i32* %currentIteration, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_25 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecWire(i1* %finished, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_26 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecIFCore(i32 %iterations, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_27 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_28 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_29 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_30 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_31 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_32 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i4* %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_33 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_34 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: stg_35 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: tmp_2 [1/1] 0.00ns
:26  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6)

ST_2: stg_37 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1) nounwind

ST_2: stg_38 [1/1] 0.00ns
:28  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: tmp [1/1] 2.52ns
:29  %tmp = icmp sgt i32 %iterations_read, 0

ST_2: stg_40 [1/1] 1.30ns
:30  br i1 %tmp, label %1, label %.loopexit38

ST_2: result_reg2mem_0 [1/1] 0.00ns
:0  %result_reg2mem_0 = alloca i1, align 1

ST_2: stg_42 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 0)

ST_2: stg_43 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: full_read [1/1] 0.00ns
:3  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_2: stg_45 [1/1] 1.41ns
:4  store volatile i1 %full_read, i1* %localFull, align 1

ST_2: stg_46 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: stg_47 [1/1] 1.30ns
:6  store i1 true, i1* %result_reg2mem_0, align 1

ST_2: stg_48 [1/1] 1.57ns
:7  br label %3


 <State 3>: 1.57ns
ST_3: j_1_reg2mem [1/1] 0.00ns
:0  %j_1_reg2mem = phi i32 [ 1, %1 ], [ %j_s, %2 ]

ST_3: stg_50 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: stg_51 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: localFull_load [1/1] 0.00ns
:3  %localFull_load = load volatile i1* %localFull, align 1

ST_3: stg_53 [1/1] 1.57ns
:4  br i1 %localFull_load, label %.loopexit37, label %.preheader36


 <State 4>: 2.44ns
ST_4: val_assign_reg2mem [1/1] 0.00ns
.preheader36:0  %val_assign_reg2mem = phi i32 [ %i_reg2mem, %.preheader36 ], [ 0, %3 ]

ST_4: i_reg2mem [1/1] 0.00ns
.preheader36:1  %i_reg2mem = phi i32 [ %i, %.preheader36 ], [ 1, %3 ]

ST_4: stg_56 [1/1] 0.00ns
.preheader36:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: tmp_1 [1/1] 0.00ns
.preheader36:3  %tmp_1 = trunc i32 %val_assign_reg2mem to i4

ST_4: stg_58 [1/1] 0.00ns
.preheader36:4  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_4: full_read_1 [1/1] 0.00ns
.preheader36:5  %full_read_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_4: stg_60 [1/1] 0.00ns
.preheader36:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read_1)

ST_4: stg_61 [1/1] 0.00ns
.preheader36:7  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_4: localFull_1 [1/1] 0.00ns
.preheader36:8  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_4: stg_63 [1/1] 1.41ns
.preheader36:9  store volatile i1 %localFull_1, i1* %localFull, align 1

ST_4: localFull_load_1 [1/1] 0.00ns
.preheader36:10  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_4: i [1/1] 2.44ns
.preheader36:11  %i = add nsw i32 %i_reg2mem, 1

ST_4: stg_66 [1/1] 0.00ns
.preheader36:12  br i1 %localFull_load_1, label %.loopexit37, label %.preheader36


 <State 5>: 1.30ns
ST_5: stg_67 [1/1] 0.00ns
.loopexit37:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: stg_68 [1/1] 0.00ns
.loopexit37:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_5: localEmpty_1 [1/1] 0.00ns
.loopexit37:2  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_5: stg_70 [1/1] 1.30ns
.loopexit37:3  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 6>: 1.57ns
ST_6: stg_71 [1/1] 0.00ns
.loopexit37:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: stg_72 [1/1] 0.00ns
.loopexit37:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_6: localEmpty_load [1/1] 0.00ns
.loopexit37:6  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_6: stg_74 [1/1] 1.57ns
.loopexit37:7  br i1 %localEmpty_load, label %4, label %.preheader


 <State 7>: 5.18ns
ST_7: op2_assign_reg2mem [1/1] 0.00ns
.preheader:0  %op2_assign_reg2mem = phi i32 [ %i_1_reg2mem, %.pre ], [ 0, %.loopexit37 ]

ST_7: i_1_reg2mem [1/1] 0.00ns
.preheader:1  %i_1_reg2mem = phi i32 [ %i_s, %.pre ], [ 1, %.loopexit37 ]

ST_7: result_reg2mem_0_load_1 [1/1] 0.00ns
.preheader:2  %result_reg2mem_0_load_1 = load i1* %result_reg2mem_0, align 1

ST_7: stg_78 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: priorityIn_V_read [1/1] 0.00ns
.preheader:4  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.volatile.i4P(i4* %priorityIn_V)

ST_7: tmp_4 [1/1] 0.00ns
.preheader:5  %tmp_4 = zext i4 %priorityIn_V_read to i32

ST_7: tmp_5 [1/1] 2.52ns
.preheader:6  %tmp_5 = icmp eq i32 %tmp_4, %op2_assign_reg2mem

ST_7: result_1_s [1/1] 1.37ns
.preheader:7  %result_1_s = and i1 %tmp_5, %result_reg2mem_0_load_1

ST_7: localEmpty_2 [1/1] 0.00ns
.preheader:8  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_7: stg_84 [1/1] 1.30ns
.preheader:9  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1

ST_7: localEmpty_load_1 [1/1] 0.00ns
.preheader:10  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_7: i_s [1/1] 2.44ns
.preheader:11  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_7: stg_87 [1/1] 0.00ns
.preheader:12  br i1 %localEmpty_load_1, label %.loopexit, label %.pre

ST_7: stg_88 [1/1] 1.30ns
.pre:0  store i1 %result_1_s, i1* %result_reg2mem_0, align 1

ST_7: stg_89 [1/1] 0.00ns
.pre:1  br label %.preheader

ST_7: stg_90 [1/1] 1.30ns
.loopexit:0  store i1 %result_1_s, i1* %result_reg2mem_0, align 1

ST_7: stg_91 [1/1] 0.00ns
.loopexit:1  br label %4

ST_7: result_reg2mem_0_load [1/1] 0.00ns
:0  %result_reg2mem_0_load = load i1* %result_reg2mem_0, align 1


 <State 8>: 3.81ns
ST_8: stg_93 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_8: stg_94 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: tmp6 [1/1] 2.52ns
:3  %tmp6 = icmp slt i32 %j_1_reg2mem, %iterations_read

ST_8: j_s [1/1] 2.44ns
:4  %j_s = add nsw i32 %j_1_reg2mem, 1

ST_8: stg_97 [1/1] 1.30ns
:5  br i1 %tmp6, label %2, label %.loopexit38

ST_8: stg_98 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 %j_1_reg2mem)

ST_8: stg_99 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: full_read_3 [1/1] 0.00ns
:2  %full_read_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_8: stg_101 [1/1] 1.41ns
:3  store volatile i1 %full_read_3, i1* %localFull, align 1

ST_8: stg_102 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_8: stg_103 [1/1] 0.00ns
:5  br label %3

ST_8: result_reg2mem_1 [1/1] 0.00ns
.loopexit38:0  %result_reg2mem_1 = phi i1 [ true, %0 ], [ %result_reg2mem_0_load, %4 ]

ST_8: empty_2 [1/1] 0.00ns
.loopexit38:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_2)


 <State 9>: 0.00ns
ST_9: stg_106 [1/1] 0.00ns
.loopexit38:2  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %finished, i1 true)

ST_9: stg_107 [1/1] 0.00ns
.loopexit38:3  call void (...)* @_ssdm_op_SpecIFCore(i1* %finished, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_9: stg_108 [1/1] 0.00ns
.loopexit38:4  ret i1 %result_reg2mem_1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3cdcc40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3cf7db0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3cea870; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3ce98f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3ce2c10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3cddd90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iterations]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x3cd6770; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3ccb040; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ currentIteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x3cf9800; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
iterations_read         (read           ) [ 0011111110]
localFull               (alloca         ) [ 0011111110]
localEmpty              (alloca         ) [ 0011111110]
stg_13                  (specbitsmap    ) [ 0000000000]
stg_14                  (specbitsmap    ) [ 0000000000]
stg_15                  (specbitsmap    ) [ 0000000000]
stg_16                  (specbitsmap    ) [ 0000000000]
stg_17                  (specbitsmap    ) [ 0000000000]
stg_18                  (specbitsmap    ) [ 0000000000]
stg_19                  (specbitsmap    ) [ 0000000000]
stg_20                  (specbitsmap    ) [ 0000000000]
stg_21                  (specbitsmap    ) [ 0000000000]
stg_22                  (specbitsmap    ) [ 0000000000]
stg_23                  (spectopmodule  ) [ 0000000000]
stg_24                  (specwire       ) [ 0000000000]
stg_25                  (specwire       ) [ 0000000000]
stg_26                  (specifcore     ) [ 0000000000]
stg_27                  (specwire       ) [ 0000000000]
stg_28                  (specwire       ) [ 0000000000]
stg_29                  (specwire       ) [ 0000000000]
stg_30                  (specwire       ) [ 0000000000]
stg_31                  (specwire       ) [ 0000000000]
stg_32                  (specwire       ) [ 0000000000]
stg_33                  (specwire       ) [ 0000000000]
stg_34                  (specwire       ) [ 0000000000]
stg_35                  (specifcore     ) [ 0000000000]
tmp_2                   (specregionbegin) [ 0001111110]
stg_37                  (specprotocol   ) [ 0000000000]
stg_38                  (write          ) [ 0000000000]
tmp                     (icmp           ) [ 0011111110]
stg_40                  (br             ) [ 0011111110]
result_reg2mem_0        (alloca         ) [ 0011111110]
stg_42                  (write          ) [ 0000000000]
stg_43                  (specifcore     ) [ 0000000000]
full_read               (read           ) [ 0000000000]
stg_45                  (store          ) [ 0000000000]
stg_46                  (write          ) [ 0000000000]
stg_47                  (store          ) [ 0000000000]
stg_48                  (br             ) [ 0011111110]
j_1_reg2mem             (phi            ) [ 0001111110]
stg_50                  (wait           ) [ 0000000000]
stg_51                  (write          ) [ 0000000000]
localFull_load          (load           ) [ 0001111110]
stg_53                  (br             ) [ 0001111110]
val_assign_reg2mem      (phi            ) [ 0000100000]
i_reg2mem               (phi            ) [ 0001111110]
stg_56                  (wait           ) [ 0000000000]
tmp_1                   (trunc          ) [ 0000000000]
stg_58                  (write          ) [ 0000000000]
full_read_1             (read           ) [ 0000000000]
stg_60                  (write          ) [ 0000000000]
stg_61                  (specifcore     ) [ 0000000000]
localFull_1             (read           ) [ 0000000000]
stg_63                  (store          ) [ 0000000000]
localFull_load_1        (load           ) [ 0001111110]
i                       (add            ) [ 0001111110]
stg_66                  (br             ) [ 0001111110]
stg_67                  (wait           ) [ 0000000000]
stg_68                  (write          ) [ 0000000000]
localEmpty_1            (read           ) [ 0000000000]
stg_70                  (store          ) [ 0000000000]
stg_71                  (wait           ) [ 0000000000]
stg_72                  (write          ) [ 0000000000]
localEmpty_load         (load           ) [ 0000000100]
stg_74                  (br             ) [ 0001111110]
op2_assign_reg2mem      (phi            ) [ 0000000100]
i_1_reg2mem             (phi            ) [ 0001111110]
result_reg2mem_0_load_1 (load           ) [ 0000000000]
stg_78                  (wait           ) [ 0000000000]
priorityIn_V_read       (read           ) [ 0000000000]
tmp_4                   (zext           ) [ 0000000000]
tmp_5                   (icmp           ) [ 0000000000]
result_1_s              (and            ) [ 0000000000]
localEmpty_2            (read           ) [ 0000000000]
stg_84                  (store          ) [ 0000000000]
localEmpty_load_1       (load           ) [ 0001111110]
i_s                     (add            ) [ 0001111110]
stg_87                  (br             ) [ 0000000000]
stg_88                  (store          ) [ 0000000000]
stg_89                  (br             ) [ 0001111110]
stg_90                  (store          ) [ 0000000000]
stg_91                  (br             ) [ 0000000000]
result_reg2mem_0_load   (load           ) [ 0010000010]
stg_93                  (wait           ) [ 0000000000]
stg_94                  (write          ) [ 0000000000]
tmp6                    (icmp           ) [ 0001111110]
j_s                     (add            ) [ 0011111110]
stg_97                  (br             ) [ 0000000000]
stg_98                  (write          ) [ 0000000000]
stg_99                  (specifcore     ) [ 0000000000]
full_read_3             (read           ) [ 0000000000]
stg_101                 (store          ) [ 0000000000]
stg_102                 (write          ) [ 0000000000]
stg_103                 (br             ) [ 0011111110]
result_reg2mem_1        (phi            ) [ 0001111111]
empty_2                 (specregionend  ) [ 0000000000]
stg_106                 (write          ) [ 0000000000]
stg_107                 (specifcore     ) [ 0000000000]
stg_108                 (ret            ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fullOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iterations">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iterations"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="finished">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="currentIteration">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentIteration"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="localFull_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="localEmpty_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="result_reg2mem_0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_reg2mem_0/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="iterations_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iterations_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="0" index="2" bw="2" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_38/2 stg_46/2 stg_51/3 stg_68/5 stg_72/6 stg_94/8 stg_102/8 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="32" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_42/2 stg_98/8 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/2 full_read_1/4 localFull_1/4 full_read_3/8 "/>
</bind>
</comp>

<comp id="123" class="1004" name="stg_58_write_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_58/4 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stg_60_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_60/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/5 localEmpty_2/7 "/>
</bind>
</comp>

<comp id="145" class="1004" name="priorityIn_V_read_read_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/7 "/>
</bind>
</comp>

<comp id="151" class="1004" name="stg_106_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_106/9 "/>
</bind>
</comp>

<comp id="159" class="1005" name="j_1_reg2mem_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_1_reg2mem_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="32" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1_reg2mem/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="val_assign_reg2mem_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="val_assign_reg2mem_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign_reg2mem/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="i_reg2mem_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_reg2mem_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/4 "/>
</bind>
</comp>

<comp id="196" class="1005" name="op2_assign_reg2mem_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="op2_assign_reg2mem_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/7 "/>
</bind>
</comp>

<comp id="207" class="1005" name="i_1_reg2mem_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="i_1_reg2mem_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/7 "/>
</bind>
</comp>

<comp id="220" class="1005" name="result_reg2mem_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="result_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="result_reg2mem_1_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="6"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_reg2mem_1/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="1"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_45/2 stg_63/4 stg_101/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="2"/>
<pin id="240" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/3 localFull_load_1/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="4"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/5 stg_84/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="5"/>
<pin id="248" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/6 localEmpty_load_1/7 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="5"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_88/7 stg_90/7 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="stg_47_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_47/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="result_reg2mem_0_load_1_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="5"/>
<pin id="276" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_reg2mem_0_load_1/7 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_4_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_5_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="287" class="1004" name="result_1_s_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="i_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="result_reg2mem_0_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="5"/>
<pin id="302" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_reg2mem_0_load/7 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp6_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="5"/>
<pin id="305" dir="0" index="1" bw="32" slack="7"/>
<pin id="306" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp6/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="j_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="5"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_s/8 "/>
</bind>
</comp>

<comp id="314" class="1005" name="iterations_read_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iterations_read "/>
</bind>
</comp>

<comp id="320" class="1005" name="localFull_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="326" class="1005" name="localEmpty_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="4"/>
<pin id="328" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="332" class="1005" name="tmp_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="6"/>
<pin id="334" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="336" class="1005" name="result_reg2mem_0_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_reg2mem_0 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="355" class="1005" name="localEmpty_load_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load "/>
</bind>
</comp>

<comp id="362" class="1005" name="i_s_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="367" class="1005" name="result_reg2mem_0_load_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="result_reg2mem_0_load "/>
</bind>
</comp>

<comp id="375" class="1005" name="j_s_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="56" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="58" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="68" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="128"><net_src comp="70" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="116" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="62" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="144"><net_src comp="74" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="149"><net_src comp="76" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="80" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="64" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="170"><net_src comp="159" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="54" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="194"><net_src comp="183" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="195"><net_src comp="188" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="54" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="218"><net_src comp="207" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="64" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="237"><net_src comp="116" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="245"><net_src comp="138" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="176" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="272"><net_src comp="188" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="145" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="200" pin="4"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="274" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="287" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="298"><net_src comp="212" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="54" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="307"><net_src comp="159" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="159" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="94" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="323"><net_src comp="82" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="329"><net_src comp="86" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="335"><net_src comp="253" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="90" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="353"><net_src comp="268" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="358"><net_src comp="246" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="294" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="370"><net_src comp="300" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="378"><net_src comp="308" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="164" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {4 }
	Port: cmdOut_V | {2 3 5 6 8 }
	Port: fullOut | {4 }
	Port: finished | {9 }
	Port: currentIteration | {2 8 }
  - Chain level:
	State 1
	State 2
		stg_40 : 1
		stg_47 : 1
	State 3
		stg_53 : 1
	State 4
		tmp_1 : 1
		stg_58 : 2
		i : 1
		stg_66 : 1
	State 5
	State 6
		stg_74 : 1
	State 7
		tmp_5 : 1
		result_1_s : 2
		i_s : 1
		stg_87 : 1
		stg_88 : 2
		stg_90 : 2
	State 8
		stg_97 : 1
		result_reg2mem_1 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_253          |    0    |    40   |
|   icmp   |          tmp_5_fu_281         |    0    |    40   |
|          |          tmp6_fu_303          |    0    |    40   |
|----------|-------------------------------|---------|---------|
|          |            i_fu_268           |    0    |    32   |
|    add   |           i_s_fu_294          |    0    |    32   |
|          |           j_s_fu_308          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    and   |       result_1_s_fu_287       |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |   iterations_read_read_fu_94  |    0    |    0    |
|   read   |        grp_read_fu_116        |    0    |    0    |
|          |        grp_read_fu_138        |    0    |    0    |
|          | priorityIn_V_read_read_fu_145 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_100       |    0    |    0    |
|          |        grp_write_fu_108       |    0    |    0    |
|   write  |      stg_58_write_fu_123      |    0    |    0    |
|          |      stg_60_write_fu_130      |    0    |    0    |
|          |      stg_106_write_fu_151     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |          tmp_1_fu_263         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |          tmp_4_fu_277         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   217   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     i_1_reg2mem_reg_207     |   32   |
|      i_reg2mem_reg_183      |   32   |
|          i_reg_350          |   32   |
|         i_s_reg_362         |   32   |
|   iterations_read_reg_314   |   32   |
|     j_1_reg2mem_reg_159     |   32   |
|         j_s_reg_375         |   32   |
|   localEmpty_load_reg_355   |    1   |
|      localEmpty_reg_326     |    1   |
|      localFull_reg_320      |    1   |
|  op2_assign_reg2mem_reg_196 |   32   |
|result_reg2mem_0_load_reg_367|    1   |
|   result_reg2mem_0_reg_336  |    1   |
|   result_reg2mem_1_reg_220  |    1   |
|         tmp_reg_332         |    1   |
|  val_assign_reg2mem_reg_172 |   32   |
+-----------------------------+--------+
|            Total            |   295  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_write_fu_100     |  p2  |   3  |   2  |    6   |
|     grp_write_fu_108     |  p2  |   2  |  32  |   64   ||    32   |
|    j_1_reg2mem_reg_159   |  p0  |   2  |  32  |   64   ||    32   |
|     i_reg2mem_reg_183    |  p0  |   2  |  32  |   64   ||    32   |
|    i_1_reg2mem_reg_207   |  p0  |   2  |  32  |   64   ||    32   |
| result_reg2mem_1_reg_220 |  p0  |   2  |   1  |    2   ||    1    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   264  ||  9.0075 ||   129   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   217  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   129  |
|  Register |    -   |   295  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   295  |   346  |
+-----------+--------+--------+--------+
