git clone --depth 1 --no-tags https://github.com/aseddin/3300L_lab_guides.git f:/verilog_sva_gh_scraper/data/full_repos/335163228
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwperiph-dma.git f:/verilog_sva_gh_scraper/data/full_repos/332021644
git clone --depth 1 --no-tags https://github.com/Mohamed-Elesaily/PCIe_specs.git f:/verilog_sva_gh_scraper/data/full_repos/336318557
git clone --depth 1 --no-tags https://github.com/mec391/dcdc_mpc.git f:/verilog_sva_gh_scraper/data/full_repos/339802316
git clone --depth 1 --no-tags https://github.com/oscarab/MusicGame.git f:/verilog_sva_gh_scraper/data/full_repos/334159341
git clone --depth 1 --no-tags https://github.com/cyjjj/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/338628695
git clone --depth 1 --no-tags https://github.com/Manarabdelaty/Fault-SPM.git f:/verilog_sva_gh_scraper/data/full_repos/333942421
git clone --depth 1 --no-tags https://github.com/nctu-ms07/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/341141413
git clone --depth 1 --no-tags https://github.com/abdelazeem201/IC-Compiler-Block-Level-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/332680769
git clone --depth 1 --no-tags https://github.com/tomverbeure/uart2jtag_uart.git f:/verilog_sva_gh_scraper/data/full_repos/334072588
git clone --depth 1 --no-tags https://github.com/dsdnu/FPGA_LSTM.git f:/verilog_sva_gh_scraper/data/full_repos/338748262
git clone --depth 1 --no-tags https://github.com/sathvikswaminathan/Single-Cycle-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/341170931
git clone --depth 1 --no-tags https://github.com/drovak/verilogpdp.git f:/verilog_sva_gh_scraper/data/full_repos/341054166
git clone --depth 1 --no-tags https://github.com/Andrew-Hany/FemtoRV32-Piplined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/337425690
git clone --depth 1 --no-tags https://github.com/IAIK/rebecca.git f:/verilog_sva_gh_scraper/data/full_repos/341108089
git clone --depth 1 --no-tags https://github.com/AmirMohamadBabaee/smart-home-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/332182260
git clone --depth 1 --no-tags https://github.com/howard789/verilog_mnist.git f:/verilog_sva_gh_scraper/data/full_repos/338929354
git clone --depth 1 --no-tags https://github.com/cw1997/graphical_card.git f:/verilog_sva_gh_scraper/data/full_repos/338775032
git clone --depth 1 --no-tags https://github.com/djh82uk/8-Bit-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/338402383
git clone --depth 1 --no-tags https://github.com/Fallqs/BUAA-CO-2020.git f:/verilog_sva_gh_scraper/data/full_repos/338457969
git clone --depth 1 --no-tags https://github.com/emmapaczkowski/ELEC374.git f:/verilog_sva_gh_scraper/data/full_repos/334246630
git clone --depth 1 --no-tags https://github.com/arjunrajasekharan/16bit-Sklansky-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/333663886
git clone --depth 1 --no-tags https://github.com/lgc0208/electronic_organ.git f:/verilog_sva_gh_scraper/data/full_repos/334401042
git clone --depth 1 --no-tags https://github.com/yatharth0610/CS220.git f:/verilog_sva_gh_scraper/data/full_repos/332170538
git clone --depth 1 --no-tags https://github.com/gabrielganzer/VHDL-DesignSynthesis.git f:/verilog_sva_gh_scraper/data/full_repos/332478607
git clone --depth 1 --no-tags https://github.com/RichardPar/SDRAM_Controller_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/336769886
git clone --depth 1 --no-tags https://github.com/ain1084/serial_audio_decoder.git f:/verilog_sva_gh_scraper/data/full_repos/333144133
git clone --depth 1 --no-tags https://github.com/FarshidNooshi/CE202-Logic-Circuits-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/333515143
git clone --depth 1 --no-tags https://github.com/KireinaHoro/vu9p-playground.git f:/verilog_sva_gh_scraper/data/full_repos/340030163
git clone --depth 1 --no-tags https://github.com/AmirAbaskohi/Hardware-implementation-of-Neural-Network-for-MNIST-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/336360752
git clone --depth 1 --no-tags https://github.com/NYU-MLDA/robust-pnr-time.git f:/verilog_sva_gh_scraper/data/full_repos/340195607
git clone --depth 1 --no-tags https://github.com/scarv/hydra.git f:/verilog_sva_gh_scraper/data/full_repos/337751160
git clone --depth 1 --no-tags https://github.com/hungnguyen3/Ingredient-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/338550460
git clone --depth 1 --no-tags https://github.com/rakibhn/dnn-trojan.git f:/verilog_sva_gh_scraper/data/full_repos/337883877
git clone --depth 1 --no-tags https://github.com/thedatabusdotio/testbench-automation.git f:/verilog_sva_gh_scraper/data/full_repos/333333392
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_z80_trs80.git f:/verilog_sva_gh_scraper/data/full_repos/333741808
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Mini-Stereo-Digital-Audio-Processor-MSDAP.git f:/verilog_sva_gh_scraper/data/full_repos/331647849
git clone --depth 1 --no-tags https://github.com/crlarsen/fp_mul.git f:/verilog_sva_gh_scraper/data/full_repos/338102862
git clone --depth 1 --no-tags https://github.com/Peter-Peng-Su/Communication-between-two-FPGAs-base-on-ARINC429-protocal.git f:/verilog_sva_gh_scraper/data/full_repos/331553969
git clone --depth 1 --no-tags https://github.com/microuzi9797/ICDesign2020.git f:/verilog_sva_gh_scraper/data/full_repos/337803947
git clone --depth 1 --no-tags https://github.com/TCLbasedVSDFLOW2021/TCLbasedVSDflow_Internship2021.git f:/verilog_sva_gh_scraper/data/full_repos/337763320
git clone --depth 1 --no-tags https://github.com/ain1084/spdif_frame_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/334225170
git clone --depth 1 --no-tags https://github.com/gyx3598/AMBA_AXI_AHB_APB.git f:/verilog_sva_gh_scraper/data/full_repos/333295830
git clone --depth 1 --no-tags https://github.com/chnjstyj/cache.git f:/verilog_sva_gh_scraper/data/full_repos/335300862
git clone --depth 1 --no-tags https://github.com/cong258258/riscv-cpu-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/337766866
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/VC4000_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/340197369
git clone --depth 1 --no-tags https://github.com/Mohamed-Ammar/Arithmetic_Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/334308168
git clone --depth 1 --no-tags https://github.com/HateHanzo/ahb2sram.git f:/verilog_sva_gh_scraper/data/full_repos/336154769
git clone --depth 1 --no-tags https://github.com/gurbaaz27/cs220a-verilog-design-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/332054611
git clone --depth 1 --no-tags https://github.com/go4retro/UltiMEM.git f:/verilog_sva_gh_scraper/data/full_repos/332387864
git clone --depth 1 --no-tags https://github.com/YoussefAbaas/Pci-Target-Device.git f:/verilog_sva_gh_scraper/data/full_repos/338115118
git clone --depth 1 --no-tags https://github.com/GradyThompson/cpen391team11.git f:/verilog_sva_gh_scraper/data/full_repos/337557917
git clone --depth 1 --no-tags https://github.com/gokberkakdeniz/verilog-mips-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/336290154
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/ChannelF_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/336660560
git clone --depth 1 --no-tags https://github.com/galich1/Implementation-of-a-power-supply-side-channel-attack-on-FPGA-based-neural-network.git f:/verilog_sva_gh_scraper/data/full_repos/337779902
git clone --depth 1 --no-tags https://github.com/mahlashrifi/SmartHouseProject.git f:/verilog_sva_gh_scraper/data/full_repos/331282802
git clone --depth 1 --no-tags https://github.com/qinchuanhui/SJTU-CS-project.git f:/verilog_sva_gh_scraper/data/full_repos/337105388
git clone --depth 1 --no-tags https://github.com/jerry-chandler/Jerry_ZJU_EE_junior1.git f:/verilog_sva_gh_scraper/data/full_repos/331593490
git clone --depth 1 --no-tags https://github.com/Baldanos/ecpix5-blinky.git f:/verilog_sva_gh_scraper/data/full_repos/337832409
git clone --depth 1 --no-tags https://github.com/PrincetonUniversity/ILA_AXI_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/341057266
git clone --depth 1 --no-tags https://github.com/Ian2123/Verilog-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/335720616
git clone --depth 1 --no-tags https://github.com/PassantSamirkh/RISC-V-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/338470564
git clone --depth 1 --no-tags https://github.com/mayshin10/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/340481040
git clone --depth 1 --no-tags https://github.com/MmahdiM79/Smart-Home.git f:/verilog_sva_gh_scraper/data/full_repos/337629548
git clone --depth 1 --no-tags https://github.com/viktor-prutyanov/fpga-ir.git f:/verilog_sva_gh_scraper/data/full_repos/338708304
git clone --depth 1 --no-tags https://github.com/shalan/Caravel_EL2_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/332225490
git clone --depth 1 --no-tags https://github.com/Xiangze-Li/ThinPad_2020.git f:/verilog_sva_gh_scraper/data/full_repos/337033324
git clone --depth 1 --no-tags https://github.com/Prajjw4l/Floating-Point-ALU-32-bit.git f:/verilog_sva_gh_scraper/data/full_repos/338782683
git clone --depth 1 --no-tags https://github.com/mfkiwl/ArmleoCPU.git f:/verilog_sva_gh_scraper/data/full_repos/336897723
git clone --depth 1 --no-tags https://github.com/RISCuinho/LibFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/337154259
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/Arcade-DOUBLE_DRAGON_HARDWARE.git f:/verilog_sva_gh_scraper/data/full_repos/338131347
git clone --depth 1 --no-tags https://github.com/jamieiles/a5-1-wb-macro.git f:/verilog_sva_gh_scraper/data/full_repos/340302627
git clone --depth 1 --no-tags https://github.com/fiberhood/caravel_MorphleLogic.git f:/verilog_sva_gh_scraper/data/full_repos/333974016
git clone --depth 1 --no-tags https://github.com/Ian2123/Verilog-Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/335715576
git clone --depth 1 --no-tags https://github.com/akifkartal03/CSE331-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/336203390
git clone --depth 1 --no-tags https://github.com/abhishek2002228/RISCV-Processors.git f:/verilog_sva_gh_scraper/data/full_repos/340194764
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwuart-16550.git f:/verilog_sva_gh_scraper/data/full_repos/333835478
git clone --depth 1 --no-tags https://github.com/meiyizheng/sound-specturm-analyzer.git f:/verilog_sva_gh_scraper/data/full_repos/339218630
git clone --depth 1 --no-tags https://github.com/t4rcisio/Arquivos_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/338942340
git clone --depth 1 --no-tags https://github.com/jpinedaa/Single-Cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/332327634
git clone --depth 1 --no-tags https://github.com/brad-newby/Image_Recognition_Neural_Net_Node.git f:/verilog_sva_gh_scraper/data/full_repos/331686379
git clone --depth 1 --no-tags https://github.com/jh0011/CE2003-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/334927970
git clone --depth 1 --no-tags https://github.com/Ryan-Lukas/VerilogDesign-fpga-implemnted-chess-game.git f:/verilog_sva_gh_scraper/data/full_repos/332556750
git clone --depth 1 --no-tags https://github.com/Kirill-Anufriev/Ethernet-1G.git f:/verilog_sva_gh_scraper/data/full_repos/333151489
git clone --depth 1 --no-tags https://github.com/PassantSamirkh/RISC-V-Implementation-Piplined.git f:/verilog_sva_gh_scraper/data/full_repos/340875173
git clone --depth 1 --no-tags https://github.com/danjapapajani/djverilog.git f:/verilog_sva_gh_scraper/data/full_repos/331164848
git clone --depth 1 --no-tags https://github.com/ME-IRL/VGArty.git f:/verilog_sva_gh_scraper/data/full_repos/339214846
git clone --depth 1 --no-tags https://github.com/alainlou/pong.git f:/verilog_sva_gh_scraper/data/full_repos/339132271
git clone --depth 1 --no-tags https://github.com/Joshua1227/kmeans-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/335936319
git clone --depth 1 --no-tags https://github.com/i-arihant/AES.git f:/verilog_sva_gh_scraper/data/full_repos/334215751
git clone --depth 1 --no-tags https://github.com/bind-TIAN/computer_organization_P6_Final-Version.git f:/verilog_sva_gh_scraper/data/full_repos/334362832
git clone --depth 1 --no-tags https://github.com/hanji91/stratus_20210201.git f:/verilog_sva_gh_scraper/data/full_repos/334918787
git clone --depth 1 --no-tags https://github.com/lorehndz/LorenaHernandez.git f:/verilog_sva_gh_scraper/data/full_repos/332943478
git clone --depth 1 --no-tags https://github.com/abisubramanya27/PatternMatching_Peripheral.git f:/verilog_sva_gh_scraper/data/full_repos/337482060
git clone --depth 1 --no-tags https://github.com/Diwanga/Single-Cycle-Processor-with-Memory-Hierarchy.git f:/verilog_sva_gh_scraper/data/full_repos/337222448
git clone --depth 1 --no-tags https://github.com/UART-Rockers/UART-Design-and-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/336551505
git clone --depth 1 --no-tags https://github.com/pmassolino/hw-friet.git f:/verilog_sva_gh_scraper/data/full_repos/331673281
git clone --depth 1 --no-tags https://github.com/ghanimmustafa/Modular-Multiplication-.git f:/verilog_sva_gh_scraper/data/full_repos/337215536
git clone --depth 1 --no-tags https://github.com/arashsm79/mips-hdl.git f:/verilog_sva_gh_scraper/data/full_repos/336481487
git clone --depth 1 --no-tags https://github.com/RazerKev/Computer_Arc_Section3_Group7.git f:/verilog_sva_gh_scraper/data/full_repos/338065319
