Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 13 10:46:33 2025
| Host         : PC-083 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.391        0.000                      0                  185        0.177        0.000                      0                  185        9.500        0.000                       0                    95  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.391        0.000                      0                  185        0.177        0.000                      0                  185        9.500        0.000                       0                    95  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.391ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.704ns (17.780%)  route 3.256ns (82.220%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          1.259     9.330    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.558    24.916    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[13]/C
                         clock pessimism              0.391    25.306    
                         clock uncertainty           -0.061    25.245    
    SLICE_X38Y62         FDRE (Setup_fdre_C_R)       -0.524    24.721    cen_gen_100Hz_i/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         24.721    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 15.391    

Slack (MET) :             15.391ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.704ns (17.780%)  route 3.256ns (82.220%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          1.259     9.330    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.558    24.916    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[14]/C
                         clock pessimism              0.391    25.306    
                         clock uncertainty           -0.061    25.245    
    SLICE_X38Y62         FDRE (Setup_fdre_C_R)       -0.524    24.721    cen_gen_100Hz_i/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         24.721    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 15.391    

Slack (MET) :             15.391ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.704ns (17.780%)  route 3.256ns (82.220%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          1.259     9.330    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.558    24.916    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[15]/C
                         clock pessimism              0.391    25.306    
                         clock uncertainty           -0.061    25.245    
    SLICE_X38Y62         FDRE (Setup_fdre_C_R)       -0.524    24.721    cen_gen_100Hz_i/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         24.721    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 15.391    

Slack (MET) :             15.391ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.704ns (17.780%)  route 3.256ns (82.220%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 24.916 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          1.259     9.330    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.558    24.916    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[16]/C
                         clock pessimism              0.391    25.306    
                         clock uncertainty           -0.061    25.245    
    SLICE_X38Y62         FDRE (Setup_fdre_C_R)       -0.524    24.721    cen_gen_100Hz_i/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         24.721    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                 15.391    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.704ns (19.130%)  route 2.976ns (80.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.980     9.050    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.557    24.915    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[17]/C
                         clock pessimism              0.391    25.305    
                         clock uncertainty           -0.061    25.244    
    SLICE_X38Y63         FDRE (Setup_fdre_C_R)       -0.524    24.720    cen_gen_100Hz_i/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         24.720    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 15.670    

Slack (MET) :             15.670ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.704ns (19.130%)  route 2.976ns (80.870%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 24.915 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.980     9.050    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y63         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.557    24.915    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[18]/C
                         clock pessimism              0.391    25.305    
                         clock uncertainty           -0.061    25.244    
    SLICE_X38Y63         FDRE (Setup_fdre_C_R)       -0.524    24.720    cen_gen_100Hz_i/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         24.720    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 15.670    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.704ns (19.960%)  route 2.823ns (80.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.827     8.897    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.559    24.917    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[10]/C
                         clock pessimism              0.391    25.307    
                         clock uncertainty           -0.061    25.246    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.722    cen_gen_100Hz_i/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         24.722    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 15.825    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.704ns (19.960%)  route 2.823ns (80.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.827     8.897    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.559    24.917    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[11]/C
                         clock pessimism              0.391    25.307    
                         clock uncertainty           -0.061    25.246    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.722    cen_gen_100Hz_i/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         24.722    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 15.825    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.704ns (19.960%)  route 2.823ns (80.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.827     8.897    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.559    24.917    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[12]/C
                         clock pessimism              0.391    25.307    
                         clock uncertainty           -0.061    25.246    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.722    cen_gen_100Hz_i/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         24.722    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 15.825    

Slack (MET) :             15.825ns  (required time - arrival time)
  Source:                 cen_gen_100Hz_i/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cen_gen_100Hz_i/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.704ns (19.960%)  route 2.823ns (80.040%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.736     5.370    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X40Y62         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y62         FDRE (Prop_fdre_C_Q)         0.456     5.826 r  cen_gen_100Hz_i/cnt_reg[0]/Q
                         net (fo=3, routed)           1.197     7.023    cen_gen_100Hz_i/cnt_reg_n_0_[0]
    SLICE_X40Y62         LUT3 (Prop_lut3_I2_O)        0.124     7.147 f  cen_gen_100Hz_i/cnt[18]_i_4/O
                         net (fo=1, routed)           0.800     7.947    cen_gen_100Hz_i/cnt[18]_i_4_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I2_O)        0.124     8.071 r  cen_gen_100Hz_i/cnt[18]_i_1/O
                         net (fo=19, routed)          0.827     8.897    cen_gen_100Hz_i/cnt[18]_i_1_n_0
    SLICE_X38Y61         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          1.559    24.917    cen_gen_100Hz_i/CLK_IBUF_BUFG
    SLICE_X38Y61         FDRE                                         r  cen_gen_100Hz_i/cnt_reg[9]/C
                         clock pessimism              0.391    25.307    
                         clock uncertainty           -0.061    25.246    
    SLICE_X38Y61         FDRE (Setup_fdre_C_R)       -0.524    24.722    cen_gen_100Hz_i/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         24.722    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                 15.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_1ms_lsb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/disp_CNT_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.937%)  route 0.120ns (46.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.463    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  bcd_counter_i/clock_1ms_lsb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  bcd_counter_i/clock_1ms_lsb_reg[1]/Q
                         net (fo=5, routed)           0.120     1.724    bcd_counter_i/clock_1ms_lsb_reg_n_0_[1]
    SLICE_X43Y63         FDRE                                         r  bcd_counter_i/disp_CNT_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.978    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  bcd_counter_i/disp_CNT_0_reg[1]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.070     1.547    bcd_counter_i/disp_CNT_0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_1ms_lsb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/disp_CNT_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.366%)  route 0.123ns (46.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.463    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  bcd_counter_i/clock_1ms_lsb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  bcd_counter_i/clock_1ms_lsb_reg[2]/Q
                         net (fo=5, routed)           0.123     1.727    bcd_counter_i/clock_1ms_lsb_reg_n_0_[2]
    SLICE_X43Y62         FDRE                                         r  bcd_counter_i/disp_CNT_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.979    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X43Y62         FDRE                                         r  bcd_counter_i/disp_CNT_0_reg[2]/C
                         clock pessimism             -0.501     1.478    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.070     1.548    bcd_counter_i/disp_CNT_0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_10_ms_msb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/clock_10_ms_msb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.462    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  bcd_counter_i/clock_10_ms_msb_reg[0]/Q
                         net (fo=7, routed)           0.131     1.734    bcd_counter_i/clock_10_ms_msb_reg_n_0_[0]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.048     1.782 r  bcd_counter_i/clock_10_ms_msb[3]_i_2/O
                         net (fo=1, routed)           0.000     1.782    bcd_counter_i/clock_10_ms_msb[3]_i_2_n_0
    SLICE_X41Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.978    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[3]/C
                         clock pessimism             -0.503     1.475    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.107     1.582    bcd_counter_i/clock_10_ms_msb_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_10_ms_msb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/clock_10_ms_msb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.983%)  route 0.132ns (41.017%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.462    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  bcd_counter_i/clock_10_ms_msb_reg[0]/Q
                         net (fo=7, routed)           0.132     1.735    bcd_counter_i/clock_10_ms_msb_reg_n_0_[0]
    SLICE_X41Y63         LUT4 (Prop_lut4_I0_O)        0.049     1.784 r  bcd_counter_i/clock_10_ms_msb[1]_i_1/O
                         net (fo=1, routed)           0.000     1.784    bcd_counter_i/clock_10_ms_msb[1]_i_1_n_0
    SLICE_X41Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.978    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[1]/C
                         clock pessimism             -0.503     1.475    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.104     1.579    bcd_counter_i/clock_10_ms_msb_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_10_ms_msb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/disp_CNT_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.168%)  route 0.129ns (47.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.462    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  bcd_counter_i/clock_10_ms_msb_reg[1]/Q
                         net (fo=6, routed)           0.129     1.732    bcd_counter_i/clock_10_ms_msb_reg_n_0_[1]
    SLICE_X43Y63         FDRE                                         r  bcd_counter_i/disp_CNT_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.978    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  bcd_counter_i/disp_CNT_1_reg[1]/C
                         clock pessimism             -0.501     1.477    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.047     1.524    bcd_counter_i/disp_CNT_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_10_ms_msb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/disp_CNT_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.621%)  route 0.149ns (51.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.462    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  bcd_counter_i/clock_10_ms_msb_reg[0]/Q
                         net (fo=7, routed)           0.149     1.752    bcd_counter_i/clock_10_ms_msb_reg_n_0_[0]
    SLICE_X42Y62         FDRE                                         r  bcd_counter_i/disp_CNT_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.979    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  bcd_counter_i/disp_CNT_1_reg[0]/C
                         clock pessimism             -0.501     1.478    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.063     1.541    bcd_counter_i/disp_CNT_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_10_ms_msb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/clock_10_ms_msb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.462    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X40Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y63         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  bcd_counter_i/clock_10_ms_msb_reg[0]/Q
                         net (fo=7, routed)           0.131     1.734    bcd_counter_i/clock_10_ms_msb_reg_n_0_[0]
    SLICE_X41Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.779 r  bcd_counter_i/clock_10_ms_msb[2]_i_1/O
                         net (fo=1, routed)           0.000     1.779    bcd_counter_i/clock_10_ms_msb[2]_i_1_n_0
    SLICE_X41Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.978    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y63         FDRE                                         r  bcd_counter_i/clock_10_ms_msb_reg[2]/C
                         clock pessimism             -0.503     1.475    
    SLICE_X41Y63         FDRE (Hold_fdre_C_D)         0.091     1.566    bcd_counter_i/clock_10_ms_msb_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_1ms_lsb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/disp_CNT_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.232%)  route 0.132ns (50.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.463    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  bcd_counter_i/clock_1ms_lsb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.128     1.591 r  bcd_counter_i/clock_1ms_lsb_reg[3]/Q
                         net (fo=4, routed)           0.132     1.723    bcd_counter_i/clock_1ms_lsb_reg_n_0_[3]
    SLICE_X42Y62         FDRE                                         r  bcd_counter_i/disp_CNT_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.979    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  bcd_counter_i/disp_CNT_0_reg[3]/C
                         clock pessimism             -0.501     1.478    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.023     1.501    bcd_counter_i/disp_CNT_0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_1ms_lsb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/disp_CNT_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.580%)  route 0.175ns (55.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.585     1.463    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X41Y62         FDRE                                         r  bcd_counter_i/clock_1ms_lsb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  bcd_counter_i/clock_1ms_lsb_reg[0]/Q
                         net (fo=6, routed)           0.175     1.779    bcd_counter_i/clock_1ms_lsb_reg_n_0_[0]
    SLICE_X42Y62         FDRE                                         r  bcd_counter_i/disp_CNT_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.854     1.979    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  bcd_counter_i/disp_CNT_0_reg[0]/C
                         clock pessimism             -0.501     1.478    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.075     1.553    bcd_counter_i/disp_CNT_0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 bcd_counter_i/clock_sec_lsb_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            bcd_counter_i/disp_CNT_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.145%)  route 0.151ns (47.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.584     1.462    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X42Y63         FDRE                                         r  bcd_counter_i/clock_sec_lsb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y63         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  bcd_counter_i/clock_sec_lsb_reg[1]/Q
                         net (fo=6, routed)           0.151     1.777    bcd_counter_i/clock_sec_lsb_reg_n_0_[1]
    SLICE_X43Y63         FDRE                                         r  bcd_counter_i/disp_CNT_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=94, routed)          0.853     1.978    bcd_counter_i/CLK_IBUF_BUFG
    SLICE_X43Y63         FDRE                                         r  bcd_counter_i/disp_CNT_2_reg[1]/C
                         clock pessimism             -0.503     1.475    
    SLICE_X43Y63         FDRE (Hold_fdre_C_D)         0.070     1.545    bcd_counter_i/disp_CNT_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.232    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y63    bcd_counter_i/clock_10_ms_msb_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y62    bcd_counter_i/clock_1ms_lsb_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y62    bcd_counter_i/clock_1ms_lsb_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y62    bcd_counter_i/clock_1ms_lsb_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X41Y62    bcd_counter_i/clock_1ms_lsb_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63    bcd_counter_i/clock_sec_lsb_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y63    bcd_counter_i/clock_10_ms_msb_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y63    bcd_counter_i/clock_10_ms_msb_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62    bcd_counter_i/clock_1ms_lsb_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62    bcd_counter_i/clock_1ms_lsb_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y63    bcd_counter_i/clock_10_ms_msb_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y63    bcd_counter_i/clock_10_ms_msb_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y63    bcd_counter_i/clock_10_ms_msb_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62    bcd_counter_i/clock_1ms_lsb_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y62    bcd_counter_i/clock_1ms_lsb_reg[0]/C



