Classic Timing Analyzer report for q2d
Thu Mar 25 19:05:43 2010
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                               ;
+------------------------------+-------+---------------+----------------------------------+-----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From      ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.164 ns                         ; a_0[1]    ; a[1]     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 10.691 ns                        ; z[3]~reg0 ; z[3]     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.976 ns                        ; a_0[3]    ; a[3]     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 351.25 MHz ( period = 2.847 ns ) ; bi[1]     ; ovf~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;           ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------+----------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+-------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; bi[1] ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; 351.86 MHz ( period = 2.842 ns )               ; bi[1] ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A   ; 358.42 MHz ( period = 2.790 ns )               ; bi[3] ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.551 ns                ;
; N/A   ; 359.07 MHz ( period = 2.785 ns )               ; bi[3] ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.546 ns                ;
; N/A   ; 373.97 MHz ( period = 2.674 ns )               ; s     ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.435 ns                ;
; N/A   ; 374.67 MHz ( period = 2.669 ns )               ; s     ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.430 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[2] ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[2] ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.343 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; s     ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.094 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[1] ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; s     ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.943 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.942 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[1] ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[2] ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.667 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.602 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[1]  ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.421 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[1]  ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 1.416 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[3]  ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 1.218 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[3]  ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.215 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[2]  ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; bi[0] ; z[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.018 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[1]  ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 1.003 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[2]  ; z[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.943 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[2]  ; ovf~reg0  ; clk        ; clk      ; None                        ; None                      ; 0.938 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[1]  ; z[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.929 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; z[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.649 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; a[0]  ; z[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.646 ns                ;
+-------+------------------------------------------------+-------+-----------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------+
; tsu                                                            ;
+-------+--------------+------------+---------+-------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To    ; To Clock ;
+-------+--------------+------------+---------+-------+----------+
; N/A   ; None         ; 5.164 ns   ; a_0[1]  ; a[1]  ; clk      ;
; N/A   ; None         ; 4.372 ns   ; bi_0[1] ; bi[1] ; clk      ;
; N/A   ; None         ; 4.335 ns   ; s_0     ; s     ; clk      ;
; N/A   ; None         ; 3.909 ns   ; bi_0[2] ; bi[2] ; clk      ;
; N/A   ; None         ; 3.866 ns   ; a_0[0]  ; a[0]  ; clk      ;
; N/A   ; None         ; 3.508 ns   ; bi_0[0] ; bi[0] ; clk      ;
; N/A   ; None         ; 3.336 ns   ; bi_0[3] ; bi[3] ; clk      ;
; N/A   ; None         ; 3.242 ns   ; a_0[2]  ; a[2]  ; clk      ;
; N/A   ; None         ; 3.224 ns   ; a_0[3]  ; a[3]  ; clk      ;
+-------+--------------+------------+---------+-------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 10.691 ns  ; z[3]~reg0 ; z[3] ; clk        ;
; N/A   ; None         ; 7.486 ns   ; ovf~reg0  ; ovf  ; clk        ;
; N/A   ; None         ; 6.858 ns   ; z[2]~reg0 ; z[2] ; clk        ;
; N/A   ; None         ; 6.846 ns   ; z[1]~reg0 ; z[1] ; clk        ;
; N/A   ; None         ; 6.782 ns   ; z[0]~reg0 ; z[0] ; clk        ;
+-------+--------------+------------+-----------+------+------------+


+----------------------------------------------------------------------+
; th                                                                   ;
+---------------+-------------+-----------+---------+-------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To    ; To Clock ;
+---------------+-------------+-----------+---------+-------+----------+
; N/A           ; None        ; -2.976 ns ; a_0[3]  ; a[3]  ; clk      ;
; N/A           ; None        ; -2.994 ns ; a_0[2]  ; a[2]  ; clk      ;
; N/A           ; None        ; -3.088 ns ; bi_0[3] ; bi[3] ; clk      ;
; N/A           ; None        ; -3.260 ns ; bi_0[0] ; bi[0] ; clk      ;
; N/A           ; None        ; -3.618 ns ; a_0[0]  ; a[0]  ; clk      ;
; N/A           ; None        ; -3.661 ns ; bi_0[2] ; bi[2] ; clk      ;
; N/A           ; None        ; -4.087 ns ; s_0     ; s     ; clk      ;
; N/A           ; None        ; -4.124 ns ; bi_0[1] ; bi[1] ; clk      ;
; N/A           ; None        ; -4.916 ns ; a_0[1]  ; a[1]  ; clk      ;
+---------------+-------------+-----------+---------+-------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 25 19:05:38 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off q2d -c q2d --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 351.25 MHz between source register "bi[1]" and destination register "ovf~reg0" (period= 2.847 ns)
    Info: + Longest register to register delay is 2.608 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 3; REG Node = 'bi[1]'
        Info: 2: + IC(0.398 ns) + CELL(0.545 ns) = 0.943 ns; Loc. = LCCOMB_X1_Y19_N10; Fanout = 1; COMB Node = 'b~2'
        Info: 3: + IC(0.757 ns) + CELL(0.178 ns) = 1.878 ns; Loc. = LCCOMB_X1_Y19_N20; Fanout = 2; COMB Node = 'b[3]~3'
        Info: 4: + IC(0.312 ns) + CELL(0.322 ns) = 2.512 ns; Loc. = LCCOMB_X1_Y19_N8; Fanout = 1; COMB Node = 'ovf_0~0'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.608 ns; Loc. = LCFF_X1_Y19_N9; Fanout = 1; REG Node = 'ovf~reg0'
        Info: Total cell delay = 1.141 ns ( 43.75 % )
        Info: Total interconnect delay = 1.467 ns ( 56.25 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N9; Fanout = 1; REG Node = 'ovf~reg0'
            Info: Total cell delay = 1.628 ns ( 57.24 % )
            Info: Total interconnect delay = 1.216 ns ( 42.76 % )
        Info: - Longest clock path from clock "clk" to source register is 2.844 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N25; Fanout = 3; REG Node = 'bi[1]'
            Info: Total cell delay = 1.628 ns ( 57.24 % )
            Info: Total interconnect delay = 1.216 ns ( 42.76 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "a[1]" (data pin = "a_0[1]", clock pin = "clk") is 5.164 ns
    Info: + Longest pin to register delay is 8.046 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U20; Fanout = 1; PIN Node = 'a_0[1]'
        Info: 2: + IC(6.769 ns) + CELL(0.413 ns) = 8.046 ns; Loc. = LCFF_X1_Y19_N27; Fanout = 2; REG Node = 'a[1]'
        Info: Total cell delay = 1.277 ns ( 15.87 % )
        Info: Total interconnect delay = 6.769 ns ( 84.13 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N27; Fanout = 2; REG Node = 'a[1]'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
Info: tco from clock "clk" to destination pin "z[3]" through register "z[3]~reg0" is 10.691 ns
    Info: + Longest clock path from clock "clk" to source register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N17; Fanout = 1; REG Node = 'z[3]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y19_N17; Fanout = 1; REG Node = 'z[3]~reg0'
        Info: 2: + IC(4.584 ns) + CELL(2.986 ns) = 7.570 ns; Loc. = PIN_W14; Fanout = 0; PIN Node = 'z[3]'
        Info: Total cell delay = 2.986 ns ( 39.45 % )
        Info: Total interconnect delay = 4.584 ns ( 60.55 % )
Info: th for register "a[3]" (data pin = "a_0[3]", clock pin = "clk") is -2.976 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.844 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 14; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X1_Y19_N21; Fanout = 2; REG Node = 'a[3]'
        Info: Total cell delay = 1.628 ns ( 57.24 % )
        Info: Total interconnect delay = 1.216 ns ( 42.76 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.106 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_L8; Fanout = 1; PIN Node = 'a_0[3]'
        Info: 2: + IC(4.849 ns) + CELL(0.413 ns) = 6.106 ns; Loc. = LCFF_X1_Y19_N21; Fanout = 2; REG Node = 'a[3]'
        Info: Total cell delay = 1.257 ns ( 20.59 % )
        Info: Total interconnect delay = 4.849 ns ( 79.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 127 megabytes
    Info: Processing ended: Thu Mar 25 19:05:43 2010
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:00


