// Seed: 167094757
`define pp_4 0
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3
);
  assign id_0 = id_2;
endmodule
