# 5-stages-pipelined-mips-processor
This is a simple five stage pipelined MIPS processor simulator written in C for personal future reference.
