#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 17 09:31:12 2025
# Process ID: 9588
# Current directory: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1
# Command line: vivado.exe -log riscv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv.tcl
# Log file: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/riscv.vds
# Journal file: E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source riscv.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 305.465 ; gain = 73.543
Command: synth_design -top riscv -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8684 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 415.320 ; gain = 97.195
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC.sv:1]
INFO: [Synth 8-6157] synthesizing module 'PC_Adder' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC_Adder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'PC_Adder' (2#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/PC_Adder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Instruction_memory' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Instruction_memory.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_memory' (3#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Instruction_memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/controller.sv:1]
WARNING: [Synth 8-87] always_comb on 'memtoreg_reg' did not result in combinational logic [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/controller.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'controller' (4#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Registers' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:2]
WARNING: [Synth 8-3848] Net x10 in module/entity Registers does not have driver. [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:6]
WARNING: [Synth 8-3848] Net x31 in module/entity Registers does not have driver. [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (5#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:2]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/imm_gen.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (6#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/imm_gen.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ALU_Ctrl' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU_Ctrl.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Ctrl' (7#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU_Ctrl.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Mux_2x1' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Mux_2x1.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Mux_2x1' (8#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Mux_2x1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Add' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Branch_Adder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Add' (10#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Branch_Adder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Data_memory' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Data_memory.sv:2]
WARNING: [Synth 8-5788] Register data_mem_reg[128] in module Data_memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Data_memory.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'Data_memory' (11#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Data_memory.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (12#1) [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/riscv.sv:1]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[31]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[30]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[29]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[28]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[27]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[26]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[25]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[24]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[23]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[22]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[21]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[20]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[19]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[18]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[17]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[16]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[15]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[14]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[13]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[12]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[11]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[10]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[9]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[8]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[7]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[6]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[5]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[4]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[3]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[2]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[1]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[0]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[31]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[30]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[29]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[28]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[27]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[26]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[25]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[24]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[23]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[22]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[21]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[20]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[19]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[18]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[17]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[16]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[15]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[14]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[13]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[12]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[11]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[10]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[9]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[8]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[7]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[6]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[5]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[4]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[3]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[2]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[1]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 473.688 ; gain = 155.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 473.688 ; gain = 155.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 473.688 ; gain = 155.562
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/ALU.sv:9]
INFO: [Synth 8-5545] ROM "data_mem_reg[128]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[127]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[126]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[125]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[124]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[123]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[122]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[121]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[120]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[119]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[118]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[117]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[116]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[115]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[114]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[113]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[112]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[111]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[110]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[109]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[108]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[107]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[106]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[105]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[104]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[103]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[102]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[101]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[100]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[99]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[98]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[97]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[96]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[95]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[94]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[93]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[92]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[91]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[90]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[89]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[88]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[87]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[86]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[85]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[84]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[83]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[82]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[81]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[80]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[79]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[78]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[77]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[76]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[75]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[74]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[73]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[72]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[71]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[70]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[69]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[68]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[67]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[66]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[65]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[64]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[38]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[37]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[36]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[35]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[34]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[33]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[32]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "data_mem_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-327] inferring latch for variable 'memtoreg_reg' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/controller.sv:10]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 519.230 ; gain = 201.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 163   
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 161   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module riscv 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PC_Adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Instruction_memory 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 28    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module ALU_Ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module Mux_2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
Module Add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Data_memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 129   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 129   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Registers has unconnected port x10[31]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[30]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[29]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[28]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[27]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[26]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[25]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[24]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[23]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[22]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[21]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[20]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[19]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[18]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[17]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[16]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[15]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[14]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[13]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[12]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[11]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[10]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[9]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[8]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[7]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[6]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[5]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[4]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[3]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[2]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[1]
WARNING: [Synth 8-3331] design Registers has unconnected port x10[0]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[31]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[30]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[29]
WARNING: [Synth 8-3331] design Registers has unconnected port x31[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_reg_reg[14] )
INFO: [Synth 8-3886] merging instance 'if_reg_reg[10]' (FDR) to 'if_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'if_reg_reg[11]' (FDR) to 'if_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'waddr_reg[3]' (FDR) to 'waddr_reg[1]'
INFO: [Synth 8-3886] merging instance 'waddr_reg[4]' (FDR) to 'waddr_reg[2]'
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][31]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][30]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][29]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][28]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][27]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][26]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][25]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][24]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][23]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][22]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][21]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][20]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][19]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][18]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][17]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][16]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][15]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][14]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][13]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][12]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][11]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][10]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][9]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][8]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][7]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][6]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][5]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][4]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][3]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][2]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][1]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[30][0]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][31]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][30]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][29]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][28]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][27]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][26]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][25]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][24]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][23]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][22]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][21]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][20]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][19]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][18]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][17]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][16]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][15]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][14]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][13]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][12]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][11]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][10]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][9]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][8]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][7]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][6]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][5]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][4]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][3]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][2]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][1]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[29][0]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][31]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][30]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][29]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][28]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][27]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][26]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][25]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][24]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][23]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][22]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][21]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][20]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][19]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][18]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][17]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][16]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][15]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][14]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][13]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][12]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][11]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][10]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][9]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][8]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][7]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][6]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][5]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][4]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][3]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][2]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][1]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[28][0]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[27][31]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[27][30]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[27][29]) is unused and will be removed from module riscv.
WARNING: [Synth 8-3332] Sequential element (Reg/regfile_reg[27][28]) is unused and will be removed from module riscv.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'if_reg_reg[1]' (FDR) to 'if_reg_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[31] with 1st driver pin 'Reg/regfile_reg[31][31]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[31] with 2nd driver pin 'Reg/regfile_reg[10][31]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[31] with 3rd driver pin 'Reg/regfile_reg[1][31]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[30] with 1st driver pin 'Reg/regfile_reg[31][30]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[30] with 2nd driver pin 'Reg/regfile_reg[10][30]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[30] with 3rd driver pin 'Reg/regfile_reg[1][30]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[29] with 1st driver pin 'Reg/regfile_reg[31][29]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[29] with 2nd driver pin 'Reg/regfile_reg[10][29]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[29] with 3rd driver pin 'Reg/regfile_reg[1][29]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[28] with 1st driver pin 'Reg/regfile_reg[31][28]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[28] with 2nd driver pin 'Reg/regfile_reg[10][28]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[28] with 3rd driver pin 'Reg/regfile_reg[1][28]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[27] with 1st driver pin 'Reg/regfile_reg[31][27]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[27] with 2nd driver pin 'Reg/regfile_reg[10][27]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[27] with 3rd driver pin 'Reg/regfile_reg[1][27]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[26] with 1st driver pin 'Reg/regfile_reg[31][26]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[26] with 2nd driver pin 'Reg/regfile_reg[10][26]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[26] with 3rd driver pin 'Reg/regfile_reg[1][26]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[25] with 1st driver pin 'Reg/regfile_reg[31][25]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[25] with 2nd driver pin 'Reg/regfile_reg[10][25]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[25] with 3rd driver pin 'Reg/regfile_reg[1][25]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[24] with 1st driver pin 'Reg/regfile_reg[31][24]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[24] with 2nd driver pin 'Reg/regfile_reg[10][24]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[24] with 3rd driver pin 'Reg/regfile_reg[1][24]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[23] with 1st driver pin 'Reg/regfile_reg[31][23]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[23] with 2nd driver pin 'Reg/regfile_reg[10][23]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[23] with 3rd driver pin 'Reg/regfile_reg[1][23]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[22] with 1st driver pin 'Reg/regfile_reg[31][22]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[22] with 2nd driver pin 'Reg/regfile_reg[10][22]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[22] with 3rd driver pin 'Reg/regfile_reg[1][22]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[21] with 1st driver pin 'Reg/regfile_reg[31][21]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[21] with 2nd driver pin 'Reg/regfile_reg[10][21]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[21] with 3rd driver pin 'Reg/regfile_reg[1][21]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[20] with 1st driver pin 'Reg/regfile_reg[31][20]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[20] with 2nd driver pin 'Reg/regfile_reg[10][20]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[20] with 3rd driver pin 'Reg/regfile_reg[1][20]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[19] with 1st driver pin 'Reg/regfile_reg[31][19]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[19] with 2nd driver pin 'Reg/regfile_reg[10][19]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[19] with 3rd driver pin 'Reg/regfile_reg[1][19]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[18] with 1st driver pin 'Reg/regfile_reg[31][18]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[18] with 2nd driver pin 'Reg/regfile_reg[10][18]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[18] with 3rd driver pin 'Reg/regfile_reg[1][18]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[17] with 1st driver pin 'Reg/regfile_reg[31][17]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[17] with 2nd driver pin 'Reg/regfile_reg[10][17]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[17] with 3rd driver pin 'Reg/regfile_reg[1][17]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[16] with 1st driver pin 'Reg/regfile_reg[31][16]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[16] with 2nd driver pin 'Reg/regfile_reg[10][16]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[16] with 3rd driver pin 'Reg/regfile_reg[1][16]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[15] with 1st driver pin 'Reg/regfile_reg[31][15]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[15] with 2nd driver pin 'Reg/regfile_reg[10][15]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[15] with 3rd driver pin 'Reg/regfile_reg[1][15]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[14] with 1st driver pin 'Reg/regfile_reg[31][14]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[14] with 2nd driver pin 'Reg/regfile_reg[10][14]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[14] with 3rd driver pin 'Reg/regfile_reg[1][14]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[13] with 1st driver pin 'Reg/regfile_reg[31][13]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[13] with 2nd driver pin 'Reg/regfile_reg[10][13]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[13] with 3rd driver pin 'Reg/regfile_reg[1][13]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[12] with 1st driver pin 'Reg/regfile_reg[31][12]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[12] with 2nd driver pin 'Reg/regfile_reg[10][12]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[12] with 3rd driver pin 'Reg/regfile_reg[1][12]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[11] with 1st driver pin 'Reg/regfile_reg[31][11]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[11] with 2nd driver pin 'Reg/regfile_reg[10][11]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[11] with 3rd driver pin 'Reg/regfile_reg[1][11]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[10] with 1st driver pin 'Reg/regfile_reg[31][10]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[10] with 2nd driver pin 'Reg/regfile_reg[10][10]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[10] with 3rd driver pin 'Reg/regfile_reg[1][10]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[9] with 1st driver pin 'Reg/regfile_reg[31][9]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[9] with 2nd driver pin 'Reg/regfile_reg[10][9]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[9] with 3rd driver pin 'Reg/regfile_reg[1][9]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[8] with 1st driver pin 'Reg/regfile_reg[31][8]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[8] with 2nd driver pin 'Reg/regfile_reg[10][8]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[8] with 3rd driver pin 'Reg/regfile_reg[1][8]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[7] with 1st driver pin 'Reg/regfile_reg[31][7]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[7] with 2nd driver pin 'Reg/regfile_reg[10][7]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[7] with 3rd driver pin 'Reg/regfile_reg[1][7]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[6] with 1st driver pin 'Reg/regfile_reg[31][6]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[6] with 2nd driver pin 'Reg/regfile_reg[10][6]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[6] with 3rd driver pin 'Reg/regfile_reg[1][6]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[5] with 1st driver pin 'Reg/regfile_reg[31][5]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[5] with 2nd driver pin 'Reg/regfile_reg[10][5]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[5] with 3rd driver pin 'Reg/regfile_reg[1][5]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[4] with 1st driver pin 'Reg/regfile_reg[31][4]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[4] with 2nd driver pin 'Reg/regfile_reg[10][4]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[4] with 3rd driver pin 'Reg/regfile_reg[1][4]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[3] with 1st driver pin 'Reg/regfile_reg[31][3]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[3] with 2nd driver pin 'Reg/regfile_reg[10][3]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[3] with 3rd driver pin 'Reg/regfile_reg[1][3]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[2] with 1st driver pin 'Reg/regfile_reg[31][2]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[2] with 2nd driver pin 'Reg/regfile_reg[10][2]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[2] with 3rd driver pin 'Reg/regfile_reg[1][2]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[1] with 1st driver pin 'Reg/regfile_reg[31][1]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[1] with 2nd driver pin 'Reg/regfile_reg[10][1]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[1] with 3rd driver pin 'Reg/regfile_reg[1][1]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[0] with 1st driver pin 'Reg/regfile_reg[31][0]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[0] with 2nd driver pin 'Reg/regfile_reg[10][0]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net x1_OBUF[0] with 3rd driver pin 'Reg/regfile_reg[1][0]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg/regfile[0][31] with 1st driver pin 'Reg/regfile_reg[0][31]__0/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:11]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg/regfile[0][31] with 2nd driver pin 'Reg/regfile_reg[0][31]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg/regfile[0][30] with 1st driver pin 'Reg/regfile_reg[0][30]__0/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:11]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Reg/regfile[0][30] with 2nd driver pin 'Reg/regfile_reg[0][30]/Q' [E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.srcs/sources_1/imports/Modules/Registers.sv:21]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       64|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     1|
|4     |LUT2   |    51|
|5     |LUT3   |    49|
|6     |LUT4   |    88|
|7     |LUT5   |    77|
|8     |LUT6   |  1312|
|9     |MUXF7  |   544|
|10    |MUXF8  |   256|
|11    |FDCE   |  4102|
|12    |FDRE   |   287|
|13    |LD     |     1|
|14    |IBUF   |     2|
|15    |OBUF   |    32|
|16    |OBUFT  |    64|
+------+-------+------+

Report Instance Areas: 
+------+-----------+------------+------+
|      |Instance   |Module      |Cells |
+------+-----------+------------+------+
|1     |top        |            |  6879|
|2     |  ALU      |ALU         |   115|
|3     |  Ctrl     |controller  |     3|
|4     |  Data_Mem |Data_memory |  6273|
|5     |  Offset   |Add         |     7|
|6     |  PC       |PC          |    24|
|7     |  Reg      |Registers   |   164|
|8     |  Reg_MUX  |Mux_2x1     |    32|
+------+-----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 694.406 ; gain = 376.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 160 critical warnings and 1164 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 694.406 ; gain = 376.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 694.406 ; gain = 376.281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 815 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'riscv' is not ideal for floorplanning, since the cellview 'Data_memory' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 206 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 746.055 ; gain = 440.590
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Study Folder/Engineering/Computer Engineering/Computer Systems/Architectures/Notes/Lab/Codes/RISC-V/Synthesis/Synthesis.runs/synth_1/riscv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_utilization_synth.rpt -pb riscv_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 746.055 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 17 09:32:04 2025...
