###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.52.129)
#  Generated on:      Fri Aug  2 23:52:18 2024
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: MET Hold Check with Pin sum_3_reg_25_/CK 
Endpoint:   sum_3_reg_25_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__25_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.246
  Arrival Time                  0.382
  Slack Time                    0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.135 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.123 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.112 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.031 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.008 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.030 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.066 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.106 | 
     | sum_2_reg_0__25_ | CK ^ -> Q ^ | SDFFQX1M   | 0.049 | 0.141 |   0.382 |    0.246 | 
     | sum_3_reg_25_    | D ^         | SDFFQNX2M  | 0.049 | 0.000 |   0.382 |    0.246 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.135 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.148 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.159 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.240 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.262 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.301 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.337 | 
     | m_clk__L4_I5  | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.376 | 
     | sum_3_reg_25_ | CK ^       | SDFFQNX2M  | 0.046 | 0.003 |   0.244 |    0.379 | 
     +------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin sum_3_reg_19_/CK 
Endpoint:   sum_3_reg_19_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__19_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.247
  Arrival Time                  0.383
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.136 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.124 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.113 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.032 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.009 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.029 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.065 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.105 | 
     | sum_2_reg_0__19_ | CK ^ -> Q ^ | SDFFQX1M   | 0.048 | 0.142 |   0.383 |    0.247 | 
     | sum_3_reg_19_    | D ^         | SDFFQNX2M  | 0.048 | 0.000 |   0.383 |    0.247 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.136 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.149 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.160 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.241 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.263 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.302 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.337 | 
     | m_clk__L4_I3  | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.377 | 
     | sum_3_reg_19_ | CK ^       | SDFFQNX2M  | 0.043 | 0.003 |   0.244 |    0.381 | 
     +------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin sum_3_reg_20_/CK 
Endpoint:   sum_3_reg_20_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__20_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.246
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.248
  Arrival Time                  0.385
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.137 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.124 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.114 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.032 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.010 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.029 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.064 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.104 | 
     | sum_2_reg_0__20_ | CK ^ -> Q ^ | SDFFQX1M   | 0.049 | 0.144 |   0.385 |    0.248 | 
     | sum_3_reg_20_    | D ^         | SDFFQNX2M  | 0.049 | 0.000 |   0.385 |    0.248 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.137 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.150 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.160 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.241 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.264 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.302 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.338 | 
     | m_clk__L4_I4  | A v -> Y ^ | CLKINVX32M | 0.044 | 0.035 |   0.236 |    0.373 | 
     | sum_3_reg_20_ | CK ^       | SDFFQNX2M  | 0.046 | 0.010 |   0.246 |    0.383 | 
     +------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin sum_3_reg_27_/CK 
Endpoint:   sum_3_reg_27_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__27_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.245
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.248
  Arrival Time                  0.386
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.139 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.126 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.115 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.034 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.012 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.027 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.063 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.102 | 
     | sum_2_reg_0__27_ | CK ^ -> Q ^ | SDFFQX1M   | 0.053 | 0.145 |   0.386 |    0.248 | 
     | sum_3_reg_27_    | D ^         | SDFFQNX2M  | 0.053 | 0.000 |   0.386 |    0.248 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.139 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.151 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.162 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.243 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.266 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.304 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.340 | 
     | m_clk__L4_I5  | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.380 | 
     | sum_3_reg_27_ | CK ^       | SDFFQNX2M  | 0.046 | 0.005 |   0.245 |    0.384 | 
     +------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin sum_3_reg_24_/CK 
Endpoint:   sum_3_reg_24_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__24_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.245
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.247
  Arrival Time                  0.387
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.139 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.127 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.116 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.035 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.012 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.026 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.062 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.101 | 
     | sum_2_reg_0__24_ | CK ^ -> Q ^ | SDFFQX1M   | 0.056 | 0.146 |   0.387 |    0.247 | 
     | sum_3_reg_24_    | D ^         | SDFFQNX2M  | 0.056 | 0.000 |   0.387 |    0.247 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.139 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.152 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.163 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.244 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.267 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.305 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.341 | 
     | m_clk__L4_I5  | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.380 | 
     | sum_3_reg_24_ | CK ^       | SDFFQNX2M  | 0.046 | 0.004 |   0.245 |    0.385 | 
     +------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin sum_3_reg_16_/CK 
Endpoint:   sum_3_reg_16_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__16_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.242
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.244
  Arrival Time                  0.384
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.140 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.127 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.116 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.035 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.012 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.026 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.062 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.101 | 
     | sum_2_reg_0__16_ | CK ^ -> Q ^ | SDFFQX1M   | 0.051 | 0.142 |   0.383 |    0.244 | 
     | sum_3_reg_16_    | D ^         | SDFFQNX2M  | 0.051 | 0.000 |   0.384 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.140 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.152 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.163 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.105 |    0.244 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.267 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.166 |    0.305 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.341 | 
     | m_clk__L4_I3  | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.381 | 
     | sum_3_reg_16_ | CK ^       | SDFFQNX2M  | 0.043 | 0.001 |   0.242 |    0.381 | 
     +------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin sum_3_reg_22_/CK 
Endpoint:   sum_3_reg_22_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__22_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.242
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.245
  Arrival Time                  0.384
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.140 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.127 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.116 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.035 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.013 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.026 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.061 | 
     | m_clk__L4_I4     | A v -> Y ^  | CLKINVX32M | 0.044 | 0.035 |   0.236 |    0.096 | 
     | sum_2_reg_0__22_ | CK ^ -> Q ^ | SDFFQX1M   | 0.050 | 0.148 |   0.384 |    0.245 | 
     | sum_3_reg_22_    | D ^         | SDFFQNX2M  | 0.050 | 0.000 |   0.384 |    0.245 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.140 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.153 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.163 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.244 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.267 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.305 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.341 | 
     | m_clk__L4_I4  | A v -> Y ^ | CLKINVX32M | 0.044 | 0.035 |   0.236 |    0.376 | 
     | sum_3_reg_22_ | CK ^       | SDFFQNX2M  | 0.045 | 0.006 |   0.242 |    0.382 | 
     +------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin sum_3_reg_23_/CK 
Endpoint:   sum_3_reg_23_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__23_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.241
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.244
  Arrival Time                  0.384
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.140 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.127 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.117 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.035 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.013 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.026 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.061 | 
     | m_clk__L4_I4     | A v -> Y ^  | CLKINVX32M | 0.044 | 0.035 |   0.236 |    0.096 | 
     | sum_2_reg_0__23_ | CK ^ -> Q ^ | SDFFQX1M   | 0.048 | 0.147 |   0.383 |    0.244 | 
     | sum_3_reg_23_    | D ^         | SDFFQNX2M  | 0.048 | 0.000 |   0.384 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.140 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.153 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.163 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.244 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.267 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.305 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.341 | 
     | m_clk__L4_I5  | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.381 | 
     | sum_3_reg_23_ | CK ^       | SDFFQNX2M  | 0.046 | 0.000 |   0.241 |    0.381 | 
     +------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin sum_3_reg_21_/CK 
Endpoint:   sum_3_reg_21_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__21_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.246
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.248
  Arrival Time                  0.388
  Slack Time                    0.140
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.140 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.127 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.117 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.036 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.013 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.025 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.061 | 
     | m_clk__L4_I4     | A v -> Y ^  | CLKINVX32M | 0.044 | 0.035 |   0.236 |    0.096 | 
     | sum_2_reg_0__21_ | CK ^ -> Q ^ | SDFFQX1M   | 0.051 | 0.152 |   0.388 |    0.248 | 
     | sum_3_reg_21_    | D ^         | SDFFQNX2M  | 0.051 | 0.000 |   0.388 |    0.248 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.140 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.153 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.164 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.245 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.267 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.306 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.341 | 
     | m_clk__L4_I4  | A v -> Y ^ | CLKINVX32M | 0.044 | 0.035 |   0.236 |    0.377 | 
     | sum_3_reg_21_ | CK ^       | SDFFQNX2M  | 0.046 | 0.009 |   0.246 |    0.386 | 
     +------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin sum_3_reg_26_/CK 
Endpoint:   sum_3_reg_26_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__26_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.245
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.247
  Arrival Time                  0.388
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.141 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.128 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.118 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.037 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.014 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.024 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.060 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.100 | 
     | sum_2_reg_0__26_ | CK ^ -> Q ^ | SDFFQX1M   | 0.054 | 0.147 |   0.388 |    0.247 | 
     | sum_3_reg_26_    | D ^         | SDFFQNX2M  | 0.054 | 0.000 |   0.388 |    0.247 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.141 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.154 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.164 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.246 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.268 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.307 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.342 | 
     | m_clk__L4_I5  | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.382 | 
     | sum_3_reg_26_ | CK ^       | SDFFQNX2M  | 0.046 | 0.004 |   0.245 |    0.386 | 
     +------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin sum_3_reg_18_/CK 
Endpoint:   sum_3_reg_18_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__18_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.243
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.245
  Arrival Time                  0.388
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.142 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.129 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.119 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.038 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.015 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.023 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.059 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.099 | 
     | sum_2_reg_0__18_ | CK ^ -> Q ^ | SDFFQX1M   | 0.056 | 0.147 |   0.388 |    0.245 | 
     | sum_3_reg_18_    | D ^         | SDFFQNX2M  | 0.056 | 0.000 |   0.388 |    0.245 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.142 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.155 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.166 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.247 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.269 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.308 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.343 | 
     | m_clk__L4_I3  | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.383 | 
     | sum_3_reg_18_ | CK ^       | SDFFQNX2M  | 0.043 | 0.002 |   0.243 |    0.386 | 
     +------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin sum_3_reg_15_/CK 
Endpoint:   sum_3_reg_15_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__15_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.242
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.244
  Arrival Time                  0.387
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.143 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.131 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.120 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.039 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.016 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.022 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.058 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.098 | 
     | sum_2_reg_0__15_ | CK ^ -> Q ^ | SDFFQX1M   | 0.054 | 0.146 |   0.387 |    0.244 | 
     | sum_3_reg_15_    | D ^         | SDFFQNX2M  | 0.054 | 0.000 |   0.387 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.143 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.156 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.167 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.248 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.270 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.309 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.345 | 
     | m_clk__L4_I3  | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.384 | 
     | sum_3_reg_15_ | CK ^       | SDFFQNX2M  | 0.043 | 0.001 |   0.242 |    0.385 | 
     +------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin sum_3_reg_17_/CK 
Endpoint:   sum_3_reg_17_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__17_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.241
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.390
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.147 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.135 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.124 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.043 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.020 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.018 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.054 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.094 | 
     | sum_2_reg_0__17_ | CK ^ -> Q ^ | SDFFQX1M   | 0.062 | 0.149 |   0.390 |    0.243 | 
     | sum_3_reg_17_    | D ^         | SDFFQNX2M  | 0.062 | 0.000 |   0.390 |    0.243 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.147 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.160 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.171 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.252 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.274 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.313 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.349 | 
     | m_clk__L4_I3  | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.388 | 
     | sum_3_reg_17_ | CK ^       | SDFFQNX2M  | 0.043 | 0.000 |   0.241 |    0.389 | 
     +------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sum_3_reg_28_/CK 
Endpoint:   sum_3_reg_28_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__28_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.246
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.248
  Arrival Time                  0.395
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.148 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.135 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.124 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.043 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.021 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.018 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.053 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.093 | 
     | sum_2_reg_0__28_ | CK ^ -> Q ^ | SDFFQX1M   | 0.062 | 0.154 |   0.395 |    0.247 | 
     | sum_3_reg_28_    | D ^         | SDFFQNX2M  | 0.062 | 0.000 |   0.395 |    0.248 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.148 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.160 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.171 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.252 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.275 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.313 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.349 | 
     | m_clk__L4_I5  | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.389 | 
     | sum_3_reg_28_ | CK ^       | SDFFQNX2M  | 0.046 | 0.005 |   0.246 |    0.393 | 
     +------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin sum_3_reg_14_/CK 
Endpoint:   sum_3_reg_14_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__14_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.246
  Arrival Time                  0.394
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.148 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.135 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.125 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.043 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.021 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.018 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.053 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.093 | 
     | sum_2_reg_0__14_ | CK ^ -> Q ^ | SDFFQX1M   | 0.063 | 0.153 |   0.394 |    0.246 | 
     | sum_3_reg_14_    | D ^         | SDFFQNX2M  | 0.063 | 0.000 |   0.394 |    0.246 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.148 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.161 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.171 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.252 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.275 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.313 | 
     | m_clk__L3_I1  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.349 | 
     | m_clk__L4_I3  | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.389 | 
     | sum_3_reg_14_ | CK ^       | SDFFQNX2M  | 0.043 | 0.003 |   0.244 |    0.392 | 
     +------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin sum_3_reg_29_/CK 
Endpoint:   sum_3_reg_29_/D    (^) checked with  leading edge of 'CLK'
Beginpoint: sum_2_reg_0__29_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.246
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.246
  Arrival Time                  0.423
  Slack Time                    0.177
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.177 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.164 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.154 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.073 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.050 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.012 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.024 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.064 | 
     | sum_2_reg_0__29_ | CK ^ -> Q ^ | SDFFQX1M   | 0.109 | 0.182 |   0.423 |    0.246 | 
     | sum_3_reg_29_    | D ^         | SDFFQNX2M  | 0.109 | 0.000 |   0.423 |    0.246 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |               |            |            |       |       |  Time   |   Time   | 
     |---------------+------------+------------+-------+-------+---------+----------| 
     |               | CLK ^      |            | 0.000 |       |   0.000 |    0.177 | 
     | CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.190 | 
     | CLK__L2_I0    | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.201 | 
     | mux_clk/U1    | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.282 | 
     | m_clk__L1_I0  | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.304 | 
     | m_clk__L2_I0  | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.343 | 
     | m_clk__L3_I0  | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.379 | 
     | m_clk__L4_I2  | A v -> Y ^ | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.414 | 
     | sum_3_reg_29_ | CK ^       | SDFFQNX2M  | 0.044 | 0.009 |   0.246 |    0.424 | 
     +------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin sum_1_reg_1__0_/CK 
Endpoint:   sum_1_reg_1__0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_3__0_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.459
  Slack Time                    0.216
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.216 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.203 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.193 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.111 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.089 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.050 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.014 | 
     | m_clk__L4_I2    | A v -> Y ^  | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.021 | 
     | sum_0_reg_3__0_ | CK ^ -> Q ^ | SDFFQX2M   | 0.061 | 0.159 |   0.396 |    0.180 | 
     | add_114/U2      | A ^ -> Y ^  | CLKXOR2X2M | 0.035 | 0.063 |   0.459 |    0.243 | 
     | sum_1_reg_1__0_ | D ^         | SDFFQX1M   | 0.035 | 0.000 |   0.459 |    0.243 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.216 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.229 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.239 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.320 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.343 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.381 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.418 | 
     | m_clk__L4_I2    | A v -> Y ^ | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.453 | 
     | sum_1_reg_1__0_ | CK ^       | SDFFQX1M   | 0.044 | 0.007 |   0.244 |    0.460 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin sum_1_reg_0__0_/CK 
Endpoint:   sum_1_reg_0__0_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_1__0_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.241
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.240
  Arrival Time                  0.462
  Slack Time                    0.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.222 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.209 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.198 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.117 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.095 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.056 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.020 | 
     | m_clk__L4_I2    | A v -> Y ^  | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.015 | 
     | sum_0_reg_1__0_ | CK ^ -> Q ^ | SDFFQX2M   | 0.067 | 0.160 |   0.397 |    0.175 | 
     | add_113/U2      | A ^ -> Y ^  | CLKXOR2X2M | 0.036 | 0.065 |   0.462 |    0.240 | 
     | sum_1_reg_0__0_ | D ^         | SDFFQX1M   | 0.036 | 0.000 |   0.462 |    0.240 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.222 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.234 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.245 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.326 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.349 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.387 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.423 | 
     | m_clk__L4_I2    | A v -> Y ^ | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.459 | 
     | sum_1_reg_0__0_ | CK ^       | SDFFQX1M   | 0.042 | 0.004 |   0.241 |    0.463 | 
     +--------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin sum_1_reg_1__20_/CK 
Endpoint:   sum_1_reg_1__20_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__20_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.483
  Slack Time                    0.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.240 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.227 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.216 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.135 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.113 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.074 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.038 | 
     | m_clk__L4_I4     | A v -> Y ^  | CLKINVX32M | 0.044 | 0.035 |   0.236 |   -0.003 | 
     | sum_0_reg_2__20_ | CK ^ -> Q ^ | SDFFQX2M   | 0.048 | 0.144 |   0.380 |    0.140 | 
     | add_114/U1_20    | A ^ -> S ^  | ADDFX2M    | 0.035 | 0.103 |   0.483 |    0.243 | 
     | sum_1_reg_1__20_ | D ^         | SDFFQX1M   | 0.035 | 0.000 |   0.483 |    0.243 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.240 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.252 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.263 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.344 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.367 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.405 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.441 | 
     | m_clk__L4_I3     | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.481 | 
     | sum_1_reg_1__20_ | CK ^       | SDFFQX1M   | 0.043 | 0.003 |   0.244 |    0.484 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sum_1_reg_0__8_/CK 
Endpoint:   sum_1_reg_0__8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__8_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.240
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.239
  Arrival Time                  0.481
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.242 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.229 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.218 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.137 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.115 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.076 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.040 | 
     | m_clk__L4_I0    | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.003 | 
     | sum_0_reg_0__8_ | CK ^ -> Q ^ | SDFFQX2M   | 0.049 | 0.142 |   0.381 |    0.140 | 
     | add_113/U1_8    | A ^ -> S ^  | ADDFX2M    | 0.031 | 0.100 |   0.481 |    0.239 | 
     | sum_1_reg_0__8_ | D ^         | SDFFQX1M   | 0.031 | 0.000 |   0.481 |    0.239 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.242 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.254 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.265 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.346 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.369 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.407 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.443 | 
     | m_clk__L4_I0    | A v -> Y ^ | CLKINVX32M | 0.042 | 0.037 |   0.239 |    0.480 | 
     | sum_1_reg_0__8_ | CK ^       | SDFFQX1M   | 0.042 | 0.001 |   0.240 |    0.482 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sum_1_reg_1__14_/CK 
Endpoint:   sum_1_reg_1__14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__14_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.244
  Arrival Time                  0.486
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.242 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.229 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.219 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.138 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.115 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.077 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.041 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.003 | 
     | sum_0_reg_2__14_ | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.145 |   0.384 |    0.142 | 
     | add_114/U1_14    | A ^ -> S ^  | ADDFX2M    | 0.033 | 0.102 |   0.486 |    0.243 | 
     | sum_1_reg_1__14_ | D ^         | SDFFQX1M   | 0.033 | 0.000 |   0.486 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.242 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.255 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.266 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.347 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.369 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.408 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.443 | 
     | m_clk__L4_I3     | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.483 | 
     | sum_1_reg_1__14_ | CK ^       | SDFFQX1M   | 0.043 | 0.003 |   0.244 |    0.487 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sum_1_reg_0__6_/CK 
Endpoint:   sum_1_reg_0__6_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__6_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.242
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.242
  Arrival Time                  0.484
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.242 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.230 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.219 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.138 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.115 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.077 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.041 | 
     | m_clk__L4_I1    | A v -> Y ^  | CLKINVX32M | 0.043 | 0.038 |   0.240 |   -0.003 | 
     | sum_0_reg_0__6_ | CK ^ -> Q ^ | SDFFQX2M   | 0.050 | 0.145 |   0.384 |    0.142 | 
     | add_113/U1_6    | A ^ -> S ^  | ADDFX2M    | 0.031 | 0.100 |   0.484 |    0.242 | 
     | sum_1_reg_0__6_ | D ^         | SDFFQX1M   | 0.031 | 0.000 |   0.484 |    0.242 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.242 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.255 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.266 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.347 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.369 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.408 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.444 | 
     | m_clk__L4_I1    | A v -> Y ^ | CLKINVX32M | 0.043 | 0.038 |   0.240 |    0.482 | 
     | sum_1_reg_0__6_ | CK ^       | SDFFQX1M   | 0.043 | 0.003 |   0.242 |    0.485 | 
     +--------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sum_1_reg_0__28_/CK 
Endpoint:   sum_1_reg_0__28_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__28_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.245
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.244
  Arrival Time                  0.486
  Slack Time                    0.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.242 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.230 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.219 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.138 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.115 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.077 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.041 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |   -0.002 | 
     | sum_0_reg_0__28_ | CK ^ -> Q ^ | SDFFQX2M   | 0.050 | 0.147 |   0.388 |    0.145 | 
     | add_113/U1_28    | A ^ -> S ^  | ADDFX2M    | 0.029 | 0.099 |   0.486 |    0.244 | 
     | sum_1_reg_0__28_ | D ^         | SDFFQX1M   | 0.029 | 0.000 |   0.486 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.242 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.255 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.266 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.347 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.370 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.408 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.444 | 
     | m_clk__L4_I5     | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.483 | 
     | sum_1_reg_0__28_ | CK ^       | SDFFQX1M   | 0.046 | 0.004 |   0.245 |    0.487 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sum_1_reg_0__7_/CK 
Endpoint:   sum_1_reg_0__7_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__7_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.243
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.242
  Arrival Time                  0.485
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.243 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.230 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.219 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.138 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.115 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.077 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.041 | 
     | m_clk__L4_I1    | A v -> Y ^  | CLKINVX32M | 0.043 | 0.038 |   0.240 |   -0.003 | 
     | sum_0_reg_0__7_ | CK ^ -> Q ^ | SDFFQX2M   | 0.049 | 0.144 |   0.384 |    0.142 | 
     | add_113/U1_7    | A ^ -> S ^  | ADDFX2M    | 0.032 | 0.100 |   0.484 |    0.242 | 
     | sum_1_reg_0__7_ | D ^         | SDFFQX1M   | 0.032 | 0.000 |   0.485 |    0.242 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.243 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.255 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.266 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.347 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.370 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.408 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.444 | 
     | m_clk__L4_I1    | A v -> Y ^ | CLKINVX32M | 0.043 | 0.038 |   0.240 |    0.482 | 
     | sum_1_reg_0__7_ | CK ^       | SDFFQX1M   | 0.043 | 0.003 |   0.243 |    0.485 | 
     +--------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sum_1_reg_1__15_/CK 
Endpoint:   sum_1_reg_1__15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__15_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.486
  Slack Time                    0.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.243 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.230 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.219 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.138 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.116 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.077 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.041 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.004 | 
     | sum_0_reg_2__15_ | CK ^ -> Q ^ | SDFFQX2M   | 0.049 | 0.143 |   0.382 |    0.139 | 
     | add_114/U1_15    | A ^ -> S ^  | ADDFX2M    | 0.036 | 0.104 |   0.486 |    0.243 | 
     | sum_1_reg_1__15_ | D ^         | SDFFQX1M   | 0.036 | 0.000 |   0.486 |    0.243 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.243 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.255 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.266 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.347 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.370 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.408 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.444 | 
     | m_clk__L4_I3     | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.484 | 
     | sum_1_reg_1__15_ | CK ^       | SDFFQX1M   | 0.043 | 0.003 |   0.244 |    0.487 | 
     +---------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sum_1_reg_1__12_/CK 
Endpoint:   sum_1_reg_1__12_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__12_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.240
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.239
  Arrival Time                  0.483
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.244 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.231 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.220 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.139 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.117 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.078 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.042 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.005 | 
     | sum_0_reg_2__12_ | CK ^ -> Q ^ | SDFFQX2M   | 0.049 | 0.143 |   0.382 |    0.138 | 
     | add_114/U1_12    | A ^ -> S ^  | ADDFX2M    | 0.033 | 0.101 |   0.483 |    0.239 | 
     | sum_1_reg_1__12_ | D ^         | SDFFQX1M   | 0.033 | 0.000 |   0.483 |    0.239 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.244 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.256 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.267 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.348 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.371 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.409 | 
     | m_clk__L3_I0     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.445 | 
     | m_clk__L4_I0     | A v -> Y ^ | CLKINVX32M | 0.042 | 0.037 |   0.239 |    0.483 | 
     | sum_1_reg_1__12_ | CK ^       | SDFFQX1M   | 0.042 | 0.001 |   0.240 |    0.484 | 
     +---------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sum_1_reg_0__31_/CK 
Endpoint:   sum_1_reg_0__31_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__31_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.246
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.245
  Arrival Time                  0.489
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.244 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.231 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.221 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.139 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.117 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.078 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.043 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |   -0.003 | 
     | sum_0_reg_0__31_ | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.149 |   0.390 |    0.146 | 
     | add_113/U1_31    | A ^ -> S ^  | ADDFX2M    | 0.029 | 0.099 |   0.489 |    0.245 | 
     | sum_1_reg_0__31_ | D ^         | SDFFQX1M   | 0.029 | 0.000 |   0.489 |    0.245 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.244 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.257 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.267 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.348 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.371 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.409 | 
     | m_clk__L3_I0     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.446 | 
     | m_clk__L4_I2     | A v -> Y ^ | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.481 | 
     | sum_1_reg_0__31_ | CK ^       | SDFFQX1M   | 0.044 | 0.009 |   0.246 |    0.490 | 
     +---------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sum_1_reg_0__5_/CK 
Endpoint:   sum_1_reg_0__5_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__5_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.487
  Slack Time                    0.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.244 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.231 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.221 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.139 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.117 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.079 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.042 | 
     | m_clk__L4_I1    | A v -> Y ^  | CLKINVX32M | 0.043 | 0.038 |   0.240 |   -0.004 | 
     | sum_0_reg_0__5_ | CK ^ -> Q ^ | SDFFQX2M   | 0.051 | 0.147 |   0.387 |    0.143 | 
     | add_113/U1_5    | A ^ -> S ^  | ADDFX2M    | 0.031 | 0.100 |   0.487 |    0.243 | 
     | sum_1_reg_0__5_ | D ^         | SDFFQX1M   | 0.031 | 0.000 |   0.487 |    0.243 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.244 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.257 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.267 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.348 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.371 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.409 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.446 | 
     | m_clk__L4_I1    | A v -> Y ^ | CLKINVX32M | 0.043 | 0.038 |   0.240 |    0.484 | 
     | sum_1_reg_0__5_ | CK ^       | SDFFQX1M   | 0.043 | 0.004 |   0.244 |    0.488 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sum_1_reg_0__4_/CK 
Endpoint:   sum_1_reg_0__4_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__4_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.488
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.245 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.232 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.221 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.140 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.118 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.079 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.043 | 
     | m_clk__L4_I2    | A v -> Y ^  | CLKINVX32M | 0.041 | 0.035 |   0.237 |   -0.008 | 
     | sum_0_reg_0__4_ | CK ^ -> Q ^ | SDFFQX2M   | 0.050 | 0.150 |   0.387 |    0.142 | 
     | add_113/U1_4    | A ^ -> S ^  | ADDFX2M    | 0.032 | 0.101 |   0.487 |    0.243 | 
     | sum_1_reg_0__4_ | D ^         | SDFFQX1M   | 0.032 | 0.000 |   0.488 |    0.243 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.245 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.257 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.268 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.349 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.372 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.410 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.446 | 
     | m_clk__L4_I1    | A v -> Y ^ | CLKINVX32M | 0.043 | 0.038 |   0.240 |    0.484 | 
     | sum_1_reg_0__4_ | CK ^       | SDFFQX1M   | 0.043 | 0.004 |   0.244 |    0.488 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sum_1_reg_1__19_/CK 
Endpoint:   sum_1_reg_1__19_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__19_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.488
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.245 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.232 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.222 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.140 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.118 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.079 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.044 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |   -0.004 | 
     | sum_0_reg_2__19_ | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.147 |   0.388 |    0.143 | 
     | add_114/U1_19    | A ^ -> S ^  | ADDFX2M    | 0.031 | 0.100 |   0.488 |    0.243 | 
     | sum_1_reg_1__19_ | D ^         | SDFFQX1M   | 0.031 | 0.000 |   0.488 |    0.243 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.245 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.258 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.268 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.349 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.372 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.410 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.446 | 
     | m_clk__L4_I3     | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.486 | 
     | sum_1_reg_1__19_ | CK ^       | SDFFQX1M   | 0.043 | 0.003 |   0.244 |    0.489 | 
     +---------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sum_1_reg_1__17_/CK 
Endpoint:   sum_1_reg_1__17_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__17_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.489
  Slack Time                    0.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.245 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.233 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.222 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.141 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.118 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.080 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.044 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |   -0.004 | 
     | sum_0_reg_2__17_ | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.148 |   0.389 |    0.143 | 
     | add_114/U1_17    | A ^ -> S ^  | ADDFX2M    | 0.030 | 0.100 |   0.489 |    0.243 | 
     | sum_1_reg_1__17_ | D ^         | SDFFQX1M   | 0.030 | 0.000 |   0.489 |    0.243 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.245 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.258 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.269 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.350 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.372 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.411 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.447 | 
     | m_clk__L4_I3     | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.486 | 
     | sum_1_reg_1__17_ | CK ^       | SDFFQX1M   | 0.043 | 0.003 |   0.244 |    0.489 | 
     +---------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sum_1_reg_0__20_/CK 
Endpoint:   sum_1_reg_0__20_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__20_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.243
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.242
  Arrival Time                  0.488
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.246 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.233 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.222 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.141 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.118 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.080 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.044 | 
     | m_clk__L4_I3     | A v -> Y ^  | CLKINVX32M | 0.043 | 0.040 |   0.241 |   -0.005 | 
     | sum_0_reg_0__20_ | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.147 |   0.387 |    0.142 | 
     | add_113/U1_20    | A ^ -> S ^  | ADDFX2M    | 0.031 | 0.100 |   0.488 |    0.242 | 
     | sum_1_reg_0__20_ | D ^         | SDFFQX1M   | 0.031 | 0.000 |   0.488 |    0.242 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.246 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.258 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.269 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.350 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.373 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.411 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.447 | 
     | m_clk__L4_I3     | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.487 | 
     | sum_1_reg_0__20_ | CK ^       | SDFFQX1M   | 0.043 | 0.002 |   0.243 |    0.489 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sum_1_reg_0__24_/CK 
Endpoint:   sum_1_reg_0__24_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__24_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.243
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.242
  Arrival Time                  0.488
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.246 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.233 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.222 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.141 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.119 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.080 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.045 | 
     | m_clk__L4_I4     | A v -> Y ^  | CLKINVX32M | 0.044 | 0.035 |   0.236 |   -0.010 | 
     | sum_0_reg_0__24_ | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.151 |   0.388 |    0.142 | 
     | add_113/U1_24    | A ^ -> S ^  | ADDFX2M    | 0.031 | 0.100 |   0.488 |    0.242 | 
     | sum_1_reg_0__24_ | D ^         | SDFFQX1M   | 0.031 | 0.000 |   0.488 |    0.242 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.246 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.259 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.269 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.350 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.373 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.411 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.447 | 
     | m_clk__L4_I4     | A v -> Y ^ | CLKINVX32M | 0.044 | 0.035 |   0.236 |    0.482 | 
     | sum_1_reg_0__24_ | CK ^       | SDFFQX1M   | 0.045 | 0.007 |   0.243 |    0.489 | 
     +---------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sum_1_reg_0__22_/CK 
Endpoint:   sum_1_reg_0__22_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__22_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.245
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.245
  Arrival Time                  0.491
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.246 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.233 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.223 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.141 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.119 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.080 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.045 | 
     | m_clk__L4_I4     | A v -> Y ^  | CLKINVX32M | 0.044 | 0.035 |   0.236 |   -0.010 | 
     | sum_0_reg_0__22_ | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.154 |   0.390 |    0.144 | 
     | add_113/U1_22    | A ^ -> S ^  | ADDFX2M    | 0.031 | 0.100 |   0.491 |    0.245 | 
     | sum_1_reg_0__22_ | D ^         | SDFFQX1M   | 0.031 | 0.000 |   0.491 |    0.245 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.246 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.259 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.269 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.350 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.373 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.411 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.447 | 
     | m_clk__L4_I4     | A v -> Y ^ | CLKINVX32M | 0.044 | 0.035 |   0.236 |    0.482 | 
     | sum_1_reg_0__22_ | CK ^       | SDFFQX1M   | 0.046 | 0.009 |   0.245 |    0.491 | 
     +---------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sum_1_reg_0__2_/CK 
Endpoint:   sum_1_reg_0__2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__2_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.489
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.246 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.233 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.223 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.142 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.119 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.081 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.044 | 
     | m_clk__L4_I2    | A v -> Y ^  | CLKINVX32M | 0.041 | 0.035 |   0.237 |   -0.009 | 
     | sum_0_reg_0__2_ | CK ^ -> Q ^ | SDFFQX2M   | 0.049 | 0.149 |   0.386 |    0.140 | 
     | add_113/U1_2    | A ^ -> S ^  | ADDFX2M    | 0.036 | 0.103 |   0.489 |    0.243 | 
     | sum_1_reg_0__2_ | D ^         | SDFFQX1M   | 0.036 | 0.000 |   0.489 |    0.243 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.246 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.259 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.269 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.351 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.373 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.412 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.448 | 
     | m_clk__L4_I2    | A v -> Y ^ | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.483 | 
     | sum_1_reg_0__2_ | CK ^       | SDFFQX1M   | 0.043 | 0.007 |   0.244 |    0.490 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sum_1_reg_0__27_/CK 
Endpoint:   sum_1_reg_0__27_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__27_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.245
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.244
  Arrival Time                  0.490
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.246 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.233 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.223 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.142 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.119 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.081 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.045 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |   -0.005 | 
     | sum_0_reg_0__27_ | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.148 |   0.389 |    0.143 | 
     | add_113/U1_27    | A ^ -> S ^  | ADDFX2M    | 0.032 | 0.101 |   0.490 |    0.244 | 
     | sum_1_reg_0__27_ | D ^         | SDFFQX1M   | 0.032 | 0.000 |   0.490 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.246 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.259 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.269 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.351 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.373 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.412 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.447 | 
     | m_clk__L4_I5     | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.487 | 
     | sum_1_reg_0__27_ | CK ^       | SDFFQX1M   | 0.046 | 0.004 |   0.245 |    0.491 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sum_1_reg_0__14_/CK 
Endpoint:   sum_1_reg_0__14_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__14_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.243
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.242
  Arrival Time                  0.489
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.246 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.234 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.223 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.142 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.119 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.081 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.045 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.007 | 
     | sum_0_reg_0__14_ | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.147 |   0.386 |    0.140 | 
     | add_113/U1_14    | A ^ -> S ^  | ADDFX2M    | 0.034 | 0.103 |   0.489 |    0.242 | 
     | sum_1_reg_0__14_ | D ^         | SDFFQX1M   | 0.034 | 0.000 |   0.489 |    0.242 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.246 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.259 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.270 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.351 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.373 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.412 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.448 | 
     | m_clk__L4_I3     | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.487 | 
     | sum_1_reg_0__14_ | CK ^       | SDFFQX1M   | 0.043 | 0.002 |   0.243 |    0.490 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sum_1_reg_0__1_/CK 
Endpoint:   sum_1_reg_0__1_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__1_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.244
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.489
  Slack Time                    0.246
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.246 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.234 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.223 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.142 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.119 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.081 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.045 | 
     | m_clk__L4_I2    | A v -> Y ^  | CLKINVX32M | 0.041 | 0.035 |   0.237 |   -0.009 | 
     | sum_0_reg_0__1_ | CK ^ -> Q ^ | SDFFQX2M   | 0.057 | 0.152 |   0.389 |    0.143 | 
     | add_113/U1_1    | A ^ -> S ^  | ADDFX2M    | 0.029 | 0.100 |   0.489 |    0.243 | 
     | sum_1_reg_0__1_ | D ^         | SDFFQX1M   | 0.029 | 0.000 |   0.489 |    0.243 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.246 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.259 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.270 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.351 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.373 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.412 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.448 | 
     | m_clk__L4_I2    | A v -> Y ^ | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.483 | 
     | sum_1_reg_0__1_ | CK ^       | SDFFQX1M   | 0.043 | 0.007 |   0.244 |    0.490 | 
     +--------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sum_2_reg_0__29_/CK 
Endpoint:   sum_2_reg_0__29_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_1_reg_1__29_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.246
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.244
  Arrival Time                  0.491
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.247 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.234 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.223 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.142 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.120 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.081 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.045 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |   -0.006 | 
     | sum_1_reg_1__29_ | CK ^ -> Q ^ | SDFFQX1M   | 0.078 | 0.161 |   0.402 |    0.156 | 
     | add_120/U1_29    | B ^ -> Y ^  | XOR3XLM    | 0.046 | 0.089 |   0.491 |    0.244 | 
     | sum_2_reg_0__29_ | D ^         | SDFFQX1M   | 0.046 | 0.000 |   0.491 |    0.244 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.247 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.259 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.270 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.351 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.374 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.412 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.448 | 
     | m_clk__L4_I5     | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.488 | 
     | sum_2_reg_0__29_ | CK ^       | SDFFQX1M   | 0.046 | 0.005 |   0.246 |    0.493 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sum_1_reg_0__10_/CK 
Endpoint:   sum_1_reg_0__10_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__10_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.240
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.239
  Arrival Time                  0.486
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.247 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.234 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.223 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.142 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.120 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.081 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.045 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.008 | 
     | sum_0_reg_0__10_ | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.147 |   0.386 |    0.139 | 
     | add_113/U1_10    | A ^ -> S ^  | ADDFX2M    | 0.031 | 0.100 |   0.486 |    0.239 | 
     | sum_1_reg_0__10_ | D ^         | SDFFQX1M   | 0.031 | 0.000 |   0.486 |    0.239 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.247 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.259 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.270 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.351 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.374 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.412 | 
     | m_clk__L3_I0     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.448 | 
     | m_clk__L4_I0     | A v -> Y ^ | CLKINVX32M | 0.042 | 0.037 |   0.239 |    0.485 | 
     | sum_1_reg_0__10_ | CK ^       | SDFFQX1M   | 0.042 | 0.001 |   0.240 |    0.486 | 
     +---------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sum_1_reg_0__15_/CK 
Endpoint:   sum_1_reg_0__15_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__15_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.243
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.242
  Arrival Time                  0.489
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.247 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.234 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.224 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.142 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.120 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.081 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.045 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.008 | 
     | sum_0_reg_0__15_ | CK ^ -> Q ^ | SDFFQX2M   | 0.051 | 0.146 |   0.385 |    0.138 | 
     | add_113/U1_15    | A ^ -> S ^  | ADDFX2M    | 0.036 | 0.104 |   0.489 |    0.242 | 
     | sum_1_reg_0__15_ | D ^         | SDFFQX1M   | 0.036 | 0.000 |   0.489 |    0.242 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.247 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.260 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.270 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.105 |    0.351 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.374 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.166 |    0.412 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.448 | 
     | m_clk__L4_I3     | A v -> Y ^ | CLKINVX32M | 0.043 | 0.040 |   0.241 |    0.488 | 
     | sum_1_reg_0__15_ | CK ^       | SDFFQX1M   | 0.043 | 0.002 |   0.243 |    0.490 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sum_1_reg_0__30_/CK 
Endpoint:   sum_1_reg_0__30_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__30_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.243
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.243
  Arrival Time                  0.490
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.247 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.234 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.224 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.143 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.120 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.082 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.046 | 
     | m_clk__L4_I5     | A v -> Y ^  | CLKINVX32M | 0.046 | 0.040 |   0.241 |   -0.006 | 
     | sum_0_reg_0__30_ | CK ^ -> Q ^ | SDFFQX2M   | 0.054 | 0.149 |   0.390 |    0.143 | 
     | add_113/U1_30    | A ^ -> S ^  | ADDFX2M    | 0.030 | 0.100 |   0.490 |    0.243 | 
     | sum_1_reg_0__30_ | D ^         | SDFFQX1M   | 0.030 | 0.000 |   0.490 |    0.243 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.247 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.260 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.270 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.352 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.374 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.413 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.448 | 
     | m_clk__L4_I5     | A v -> Y ^ | CLKINVX32M | 0.046 | 0.040 |   0.241 |    0.488 | 
     | sum_1_reg_0__30_ | CK ^       | SDFFQX1M   | 0.046 | 0.003 |   0.243 |    0.491 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sum_1_reg_0__21_/CK 
Endpoint:   sum_1_reg_0__21_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__21_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.245
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.245
  Arrival Time                  0.492
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.247 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.234 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.224 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.143 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.120 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.082 | 
     | m_clk__L3_I1     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.201 |   -0.046 | 
     | m_clk__L4_I4     | A v -> Y ^  | CLKINVX32M | 0.044 | 0.035 |   0.236 |   -0.011 | 
     | sum_0_reg_0__21_ | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.155 |   0.391 |    0.144 | 
     | add_113/U1_21    | A ^ -> S ^  | ADDFX2M    | 0.032 | 0.101 |   0.492 |    0.245 | 
     | sum_1_reg_0__21_ | D ^         | SDFFQX1M   | 0.032 | 0.000 |   0.492 |    0.245 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.247 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.260 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.270 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.352 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.374 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.413 | 
     | m_clk__L3_I1     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.201 |    0.448 | 
     | m_clk__L4_I4     | A v -> Y ^ | CLKINVX32M | 0.044 | 0.035 |   0.236 |    0.483 | 
     | sum_1_reg_0__21_ | CK ^       | SDFFQX1M   | 0.046 | 0.009 |   0.245 |    0.493 | 
     +---------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sum_1_reg_1__2_/CK 
Endpoint:   sum_1_reg_1__2_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__2_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.239
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.238
  Arrival Time                  0.486
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.248 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.235 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.224 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.143 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.121 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.082 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.046 | 
     | m_clk__L4_I2    | A v -> Y ^  | CLKINVX32M | 0.041 | 0.035 |   0.237 |   -0.011 | 
     | sum_0_reg_2__2_ | CK ^ -> Q ^ | SDFFQX2M   | 0.048 | 0.145 |   0.382 |    0.134 | 
     | add_114/U1_2    | A ^ -> S ^  | ADDFX2M    | 0.036 | 0.104 |   0.486 |    0.238 | 
     | sum_1_reg_1__2_ | D ^         | SDFFQX1M   | 0.036 | 0.000 |   0.486 |    0.238 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.248 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.260 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.271 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.352 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.375 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.413 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.449 | 
     | m_clk__L4_I2    | A v -> Y ^ | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.485 | 
     | sum_1_reg_1__2_ | CK ^       | SDFFQX1M   | 0.042 | 0.002 |   0.239 |    0.487 | 
     +--------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sum_1_reg_1__11_/CK 
Endpoint:   sum_1_reg_1__11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__11_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.240
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.239
  Arrival Time                  0.487
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.248 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.235 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.224 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.143 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.121 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.082 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.046 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.009 | 
     | sum_0_reg_2__11_ | CK ^ -> Q ^ | SDFFQX2M   | 0.055 | 0.147 |   0.385 |    0.138 | 
     | add_114/U1_11    | A ^ -> S ^  | ADDFX2M    | 0.032 | 0.101 |   0.487 |    0.239 | 
     | sum_1_reg_1__11_ | D ^         | SDFFQX1M   | 0.032 | 0.000 |   0.487 |    0.239 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.248 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.261 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.271 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.352 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.375 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.413 | 
     | m_clk__L3_I0     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.450 | 
     | m_clk__L4_I0     | A v -> Y ^ | CLKINVX32M | 0.042 | 0.037 |   0.239 |    0.487 | 
     | sum_1_reg_1__11_ | CK ^       | SDFFQX1M   | 0.042 | 0.001 |   0.240 |    0.488 | 
     +---------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sum_1_reg_0__11_/CK 
Endpoint:   sum_1_reg_0__11_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__11_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.240
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.239
  Arrival Time                  0.487
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.248 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.235 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.225 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.144 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.121 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.083 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.046 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.009 | 
     | sum_0_reg_0__11_ | CK ^ -> Q ^ | SDFFQX2M   | 0.051 | 0.146 |   0.385 |    0.137 | 
     | add_113/U1_11    | A ^ -> S ^  | ADDFX2M    | 0.033 | 0.102 |   0.487 |    0.239 | 
     | sum_1_reg_0__11_ | D ^         | SDFFQX1M   | 0.033 | 0.000 |   0.487 |    0.239 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.248 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.261 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.271 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.105 |    0.353 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.375 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.166 |    0.414 | 
     | m_clk__L3_I0     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.450 | 
     | m_clk__L4_I0     | A v -> Y ^ | CLKINVX32M | 0.042 | 0.037 |   0.239 |    0.487 | 
     | sum_1_reg_0__11_ | CK ^       | SDFFQX1M   | 0.042 | 0.001 |   0.240 |    0.488 | 
     +---------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sum_1_reg_0__13_/CK 
Endpoint:   sum_1_reg_0__13_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_0__13_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.241
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.240
  Arrival Time                  0.488
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.248 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.235 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.225 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.144 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.121 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.083 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.046 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.009 | 
     | sum_0_reg_0__13_ | CK ^ -> Q ^ | SDFFQX2M   | 0.053 | 0.147 |   0.386 |    0.138 | 
     | add_113/U1_13    | A ^ -> S ^  | ADDFX2M    | 0.033 | 0.102 |   0.488 |    0.240 | 
     | sum_1_reg_0__13_ | D ^         | SDFFQX1M   | 0.033 | 0.000 |   0.488 |    0.240 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.248 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.261 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.272 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.353 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.375 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.414 | 
     | m_clk__L3_I0     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.450 | 
     | m_clk__L4_I0     | A v -> Y ^ | CLKINVX32M | 0.042 | 0.037 |   0.239 |    0.487 | 
     | sum_1_reg_0__13_ | CK ^       | SDFFQX1M   | 0.042 | 0.002 |   0.241 |    0.489 | 
     +---------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sum_1_reg_1__10_/CK 
Endpoint:   sum_1_reg_1__10_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__10_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.240
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.239
  Arrival Time                  0.487
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.248 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.236 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.225 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.144 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.121 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.083 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.047 | 
     | m_clk__L4_I0     | A v -> Y ^  | CLKINVX32M | 0.042 | 0.037 |   0.239 |   -0.009 | 
     | sum_0_reg_2__10_ | CK ^ -> Q ^ | SDFFQX2M   | 0.052 | 0.145 |   0.384 |    0.136 | 
     | add_114/U1_10    | A ^ -> S ^  | ADDFX2M    | 0.035 | 0.103 |   0.487 |    0.239 | 
     | sum_1_reg_1__10_ | D ^         | SDFFQX1M   | 0.035 | 0.000 |   0.487 |    0.239 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.248 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.261 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.272 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.353 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.375 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.414 | 
     | m_clk__L3_I0     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.450 | 
     | m_clk__L4_I0     | A v -> Y ^ | CLKINVX32M | 0.042 | 0.037 |   0.239 |    0.487 | 
     | sum_1_reg_1__10_ | CK ^       | SDFFQX1M   | 0.042 | 0.001 |   0.240 |    0.488 | 
     +---------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sum_1_reg_1__8_/CK 
Endpoint:   sum_1_reg_1__8_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__8_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.243
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.241
  Arrival Time                  0.490
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |    Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |             |            |       |       |  Time   |   Time   | 
     |-----------------+-------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^       |            | 0.000 |       |   0.000 |   -0.248 | 
     | CLK__L1_I0      | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.236 | 
     | CLK__L2_I0      | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.225 | 
     | mux_clk/U1      | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.144 | 
     | m_clk__L1_I0    | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.121 | 
     | m_clk__L2_I0    | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.083 | 
     | m_clk__L3_I0    | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.047 | 
     | m_clk__L4_I1    | A v -> Y ^  | CLKINVX32M | 0.043 | 0.038 |   0.240 |   -0.009 | 
     | sum_0_reg_2__8_ | CK ^ -> Q ^ | SDFFQX2M   | 0.050 | 0.142 |   0.382 |    0.134 | 
     | add_114/U1_8    | A ^ -> S ^  | ADDFX2M    | 0.041 | 0.108 |   0.490 |    0.241 | 
     | sum_1_reg_1__8_ | D ^         | SDFFQX1M   | 0.041 | 0.000 |   0.490 |    0.241 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                 |            |            |       |       |  Time   |   Time   | 
     |-----------------+------------+------------+-------+-------+---------+----------| 
     |                 | CLK ^      |            | 0.000 |       |   0.000 |    0.248 | 
     | CLK__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.261 | 
     | CLK__L2_I0      | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.272 | 
     | mux_clk/U1      | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.353 | 
     | m_clk__L1_I0    | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.375 | 
     | m_clk__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.414 | 
     | m_clk__L3_I0    | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.450 | 
     | m_clk__L4_I1    | A v -> Y ^ | CLKINVX32M | 0.043 | 0.038 |   0.240 |    0.488 | 
     | sum_1_reg_1__8_ | CK ^       | SDFFQX1M   | 0.043 | 0.003 |   0.243 |    0.491 | 
     +--------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sum_1_reg_1__30_/CK 
Endpoint:   sum_1_reg_1__30_/D (^) checked with  leading edge of 'CLK'
Beginpoint: sum_0_reg_2__30_/Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.247
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.050
= Required Time                 0.246
  Arrival Time                  0.494
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |            |       |       |  Time   |   Time   | 
     |------------------+-------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^       |            | 0.000 |       |   0.000 |   -0.248 | 
     | CLK__L1_I0       | A ^ -> Y v  | CLKINVX40M | 0.009 | 0.013 |   0.013 |   -0.236 | 
     | CLK__L2_I0       | A v -> Y ^  | CLKINVX16M | 0.010 | 0.010 |   0.023 |   -0.225 | 
     | mux_clk/U1       | A ^ -> Y ^  | MX2X6M     | 0.058 | 0.081 |   0.104 |   -0.144 | 
     | m_clk__L1_I0     | A ^ -> Y v  | INVX14M    | 0.029 | 0.023 |   0.127 |   -0.121 | 
     | m_clk__L2_I0     | A v -> Y ^  | CLKINVX40M | 0.036 | 0.038 |   0.165 |   -0.083 | 
     | m_clk__L3_I0     | A ^ -> Y v  | CLKINVX40M | 0.034 | 0.036 |   0.202 |   -0.047 | 
     | m_clk__L4_I2     | A v -> Y ^  | CLKINVX32M | 0.041 | 0.035 |   0.237 |   -0.011 | 
     | sum_0_reg_2__30_ | CK ^ -> Q ^ | SDFFQX2M   | 0.056 | 0.156 |   0.393 |    0.145 | 
     | add_114/U1_30    | A ^ -> S ^  | ADDFX2M    | 0.031 | 0.101 |   0.494 |    0.246 | 
     | sum_1_reg_1__30_ | D ^         | SDFFQX1M   | 0.031 | 0.000 |   0.494 |    0.246 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                  |            |            |       |       |  Time   |   Time   | 
     |------------------+------------+------------+-------+-------+---------+----------| 
     |                  | CLK ^      |            | 0.000 |       |   0.000 |    0.248 | 
     | CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.009 | 0.013 |   0.013 |    0.261 | 
     | CLK__L2_I0       | A v -> Y ^ | CLKINVX16M | 0.010 | 0.010 |   0.023 |    0.272 | 
     | mux_clk/U1       | A ^ -> Y ^ | MX2X6M     | 0.058 | 0.081 |   0.104 |    0.353 | 
     | m_clk__L1_I0     | A ^ -> Y v | INVX14M    | 0.029 | 0.023 |   0.127 |    0.376 | 
     | m_clk__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.036 | 0.038 |   0.165 |    0.414 | 
     | m_clk__L3_I0     | A ^ -> Y v | CLKINVX40M | 0.034 | 0.036 |   0.202 |    0.450 | 
     | m_clk__L4_I2     | A v -> Y ^ | CLKINVX32M | 0.041 | 0.035 |   0.237 |    0.485 | 
     | sum_1_reg_1__30_ | CK ^       | SDFFQX1M   | 0.044 | 0.010 |   0.247 |    0.495 | 
     +---------------------------------------------------------------------------------+ 

