;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 5/2/2016 1:47:48 PM
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF95  	GOTO        298
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_UART2_Data_Ready:
;__Lib_UART_c67b67.c,136 :: 		
;__Lib_UART_c67b67.c,137 :: 		
0x001C	0x0E00      	MOVLW       0
0x001E	0xBAA4      	BTFSC       RC2IF_bit, BitPos(RC2IF_bit+0) 
0x0020	0x0E01      	MOVLW       1
0x0022	0x6E00      	MOVWF       R0 
;__Lib_UART_c67b67.c,138 :: 		
L_end_UART2_Data_Ready:
0x0024	0x0012      	RETURN      0
; end of _UART2_Data_Ready
_UART1_Write:
;__Lib_UART_c67b67.c,63 :: 		
;__Lib_UART_c67b67.c,64 :: 		
L_UART1_Write3:
0x0026	0xB2AC      	BTFSC       TXSTA, 1 
0x0028	0xD002      	BRA         L_UART1_Write4
;__Lib_UART_c67b67.c,65 :: 		
0x002A	0x0000      	NOP
0x002C	0xD7FC      	BRA         L_UART1_Write3
L_UART1_Write4:
;__Lib_UART_c67b67.c,66 :: 		
0x002E	0xFFADC03D  	MOVFF       FARG_UART1_Write_data_, TXREG
;__Lib_UART_c67b67.c,67 :: 		
L_end_UART1_Write:
0x0032	0x0012      	RETURN      0
; end of _UART1_Write
_UART2_Read:
;__Lib_UART_c67b67.c,141 :: 		
;__Lib_UART_c67b67.c,144 :: 		
0x0034	0xF001CF74  	MOVFF       RCREG2, R1
;__Lib_UART_c67b67.c,145 :: 		
0x0038	0xA271      	BTFSS       RCSTA2, 1 
0x003A	0xD002      	BRA         L_UART2_Read18
;__Lib_UART_c67b67.c,146 :: 		
0x003C	0x9871      	BCF         RCSTA2, 4 
;__Lib_UART_c67b67.c,147 :: 		
0x003E	0x8871      	BSF         RCSTA2, 4 
;__Lib_UART_c67b67.c,148 :: 		
L_UART2_Read18:
;__Lib_UART_c67b67.c,149 :: 		
0x0040	0xF000C001  	MOVFF       R1, R0
;__Lib_UART_c67b67.c,150 :: 		
L_end_UART2_Read:
0x0044	0x0012      	RETURN      0
; end of _UART2_Read
___CC2DW:
;__Lib_System.c,21 :: 		
;__Lib_System.c,23 :: 		
_CC2DL_Loop1:
;__Lib_System.c,24 :: 		
0x0046	0x0009      	TBLRD*+
;__Lib_System.c,25 :: 		
0x0048	0xFFE6CFF5  	MOVFF       TABLAT, POSTINC1
;__Lib_System.c,26 :: 		
0x004C	0x0600      	DECF        R0, 1, 0
;__Lib_System.c,27 :: 		
0x004E	0xE1FB      	BNZ         _CC2DL_Loop1
;__Lib_System.c,28 :: 		
0x0050	0x0601      	DECF        R1, 1, 0
;__Lib_System.c,29 :: 		
0x0052	0xE1F9      	BNZ         _CC2DL_Loop1
;__Lib_System.c,31 :: 		
L_end___CC2DW:
0x0054	0x0012      	RETURN      0
; end of ___CC2DW
_UART2_Write:
;__Lib_UART_c67b67.c,160 :: 		
;__Lib_UART_c67b67.c,161 :: 		
L_UART2_Write19:
0x0056	0xB272      	BTFSC       TXSTA2, 1 
0x0058	0xD001      	BRA         L_UART2_Write20
;__Lib_UART_c67b67.c,162 :: 		
0x005A	0xD7FD      	BRA         L_UART2_Write19
L_UART2_Write20:
;__Lib_UART_c67b67.c,163 :: 		
0x005C	0xFF73C03D  	MOVFF       FARG_UART2_Write_data_, TXREG2
;__Lib_UART_c67b67.c,164 :: 		
L_end_UART2_Write:
0x0060	0x0012      	RETURN      0
; end of _UART2_Write
_UART2_Init:
;__Lib_UART_c67b67.c,117 :: 		
;__Lib_UART_c67b67.c,120 :: 		
0x0062	0x0E56      	MOVLW       _UART2_Write
0x0064	0x6E21      	MOVWF       _UART_Wr_Ptr 
0x0066	0x0E00      	MOVLW       hi_addr(_UART2_Write)
0x0068	0x6E22      	MOVWF       _UART_Wr_Ptr+1 
0x006A	0x0E3D      	MOVLW       FARG_UART2_Write_data_
0x006C	0x6E23      	MOVWF       _UART_Wr_Ptr+2 
0x006E	0x0E00      	MOVLW       hi_addr(FARG_UART2_Write_data_)
0x0070	0x6E24      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67b67.c,121 :: 		
0x0072	0x0E34      	MOVLW       _UART2_Read
0x0074	0x6E15      	MOVWF       _UART_Rd_Ptr 
0x0076	0x0E00      	MOVLW       hi_addr(_UART2_Read)
0x0078	0x6E16      	MOVWF       _UART_Rd_Ptr+1 
0x007A	0x0E00      	MOVLW       0
0x007C	0x6E17      	MOVWF       _UART_Rd_Ptr+2 
0x007E	0x0E00      	MOVLW       0
0x0080	0x6E18      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67b67.c,122 :: 		
0x0082	0x0E1C      	MOVLW       _UART2_Data_Ready
0x0084	0x6E1D      	MOVWF       _UART_Rdy_Ptr 
0x0086	0x0E00      	MOVLW       hi_addr(_UART2_Data_Ready)
0x0088	0x6E1E      	MOVWF       _UART_Rdy_Ptr+1 
0x008A	0x0E00      	MOVLW       0
0x008C	0x6E1F      	MOVWF       _UART_Rdy_Ptr+2 
0x008E	0x0E00      	MOVLW       0
0x0090	0x6E20      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67b67.c,123 :: 		
0x0092	0x0EFF      	MOVLW       _UART2_Tx_Idle
0x0094	0x6E19      	MOVWF       _UART_Tx_Idle_Ptr 
0x0096	0x0EFF      	MOVLW       hi_addr(_UART2_Tx_Idle)
0x0098	0x6E1A      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x009A	0x0E00      	MOVLW       0
0x009C	0x6E1B      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x009E	0x0E00      	MOVLW       0
0x00A0	0x6E1C      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67b67.c,125 :: 		
0x00A2	0x8A72      	BSF         TXSTA2, 5 
;__Lib_UART_c67b67.c,126 :: 		
0x00A4	0x0E90      	MOVLW       144
0x00A6	0x6E71      	MOVWF       RCSTA2 
;__Lib_UART_c67b67.c,127 :: 		
0x00A8	0x8E93      	BSF         TRISB7_bit, BitPos(TRISB7_bit+0) 
;__Lib_UART_c67b67.c,128 :: 		
0x00AA	0x9C93      	BCF         TRISB6_bit, BitPos(TRISB6_bit+0) 
;__Lib_UART_c67b67.c,130 :: 		
L_UART2_Init16:
0x00AC	0xAAA4      	BTFSS       RC2IF_bit, BitPos(RC2IF_bit+0) 
0x00AE	0xD003      	BRA         L_UART2_Init17
;__Lib_UART_c67b67.c,131 :: 		
0x00B0	0xF000CF74  	MOVFF       RCREG2, R0
0x00B4	0xD7FB      	BRA         L_UART2_Init16
L_UART2_Init17:
;__Lib_UART_c67b67.c,132 :: 		
L_end_UART2_Init:
0x00B6	0x0012      	RETURN      0
; end of _UART2_Init
_UART1_Init:
;__Lib_UART_c67b67.c,20 :: 		
;__Lib_UART_c67b67.c,23 :: 		
0x00B8	0x0E26      	MOVLW       _UART1_Write
0x00BA	0x6E21      	MOVWF       _UART_Wr_Ptr 
0x00BC	0x0E00      	MOVLW       hi_addr(_UART1_Write)
0x00BE	0x6E22      	MOVWF       _UART_Wr_Ptr+1 
0x00C0	0x0E3D      	MOVLW       FARG_UART1_Write_data_
0x00C2	0x6E23      	MOVWF       _UART_Wr_Ptr+2 
0x00C4	0x0E00      	MOVLW       hi_addr(FARG_UART1_Write_data_)
0x00C6	0x6E24      	MOVWF       _UART_Wr_Ptr+3 
;__Lib_UART_c67b67.c,24 :: 		
0x00C8	0x0E0E      	MOVLW       _UART1_Read
0x00CA	0x6E15      	MOVWF       _UART_Rd_Ptr 
0x00CC	0x0E01      	MOVLW       hi_addr(_UART1_Read)
0x00CE	0x6E16      	MOVWF       _UART_Rd_Ptr+1 
0x00D0	0x0E00      	MOVLW       0
0x00D2	0x6E17      	MOVWF       _UART_Rd_Ptr+2 
0x00D4	0x0E00      	MOVLW       0
0x00D6	0x6E18      	MOVWF       _UART_Rd_Ptr+3 
;__Lib_UART_c67b67.c,25 :: 		
0x00D8	0x0E20      	MOVLW       _UART1_Data_Ready
0x00DA	0x6E1D      	MOVWF       _UART_Rdy_Ptr 
0x00DC	0x0E01      	MOVLW       hi_addr(_UART1_Data_Ready)
0x00DE	0x6E1E      	MOVWF       _UART_Rdy_Ptr+1 
0x00E0	0x0E00      	MOVLW       0
0x00E2	0x6E1F      	MOVWF       _UART_Rdy_Ptr+2 
0x00E4	0x0E00      	MOVLW       0
0x00E6	0x6E20      	MOVWF       _UART_Rdy_Ptr+3 
;__Lib_UART_c67b67.c,26 :: 		
0x00E8	0x0EFF      	MOVLW       _UART1_Tx_Idle
0x00EA	0x6E19      	MOVWF       _UART_Tx_Idle_Ptr 
0x00EC	0x0EFF      	MOVLW       hi_addr(_UART1_Tx_Idle)
0x00EE	0x6E1A      	MOVWF       _UART_Tx_Idle_Ptr+1 
0x00F0	0x0E00      	MOVLW       0
0x00F2	0x6E1B      	MOVWF       _UART_Tx_Idle_Ptr+2 
0x00F4	0x0E00      	MOVLW       0
0x00F6	0x6E1C      	MOVWF       _UART_Tx_Idle_Ptr+3 
;__Lib_UART_c67b67.c,28 :: 		
0x00F8	0x8AAC      	BSF         TXSTA, 5 
;__Lib_UART_c67b67.c,29 :: 		
0x00FA	0x0E90      	MOVLW       144
0x00FC	0x6EAB      	MOVWF       RCSTA 
;__Lib_UART_c67b67.c,30 :: 		
0x00FE	0x8E94      	BSF         TRISC7_bit, BitPos(TRISC7_bit+0) 
;__Lib_UART_c67b67.c,31 :: 		
0x0100	0x9C94      	BCF         TRISC6_bit, BitPos(TRISC6_bit+0) 
;__Lib_UART_c67b67.c,33 :: 		
L_UART1_Init0:
0x0102	0xAA9E      	BTFSS       PIR1, 5 
0x0104	0xD003      	BRA         L_UART1_Init1
;__Lib_UART_c67b67.c,34 :: 		
0x0106	0xF000CFAE  	MOVFF       RCREG, R0
0x010A	0xD7FB      	BRA         L_UART1_Init0
L_UART1_Init1:
;__Lib_UART_c67b67.c,35 :: 		
L_end_UART1_Init:
0x010C	0x0012      	RETURN      0
; end of _UART1_Init
_UART1_Read:
;__Lib_UART_c67b67.c,44 :: 		
;__Lib_UART_c67b67.c,47 :: 		
0x010E	0xF001CFAE  	MOVFF       RCREG, R1
;__Lib_UART_c67b67.c,48 :: 		
0x0112	0xA2AB      	BTFSS       RCSTA, 1 
0x0114	0xD002      	BRA         L_UART1_Read2
;__Lib_UART_c67b67.c,49 :: 		
0x0116	0x98AB      	BCF         RCSTA, 4 
;__Lib_UART_c67b67.c,50 :: 		
0x0118	0x88AB      	BSF         RCSTA, 4 
;__Lib_UART_c67b67.c,51 :: 		
L_UART1_Read2:
;__Lib_UART_c67b67.c,52 :: 		
0x011A	0xF000C001  	MOVFF       R1, R0
;__Lib_UART_c67b67.c,53 :: 		
L_end_UART1_Read:
0x011E	0x0012      	RETURN      0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_c67b67.c,39 :: 		
;__Lib_UART_c67b67.c,40 :: 		
0x0120	0x0E00      	MOVLW       0
0x0122	0xBA9E      	BTFSC       PIR1, 5 
0x0124	0x0E01      	MOVLW       1
0x0126	0x6E00      	MOVWF       R0 
;__Lib_UART_c67b67.c,41 :: 		
L_end_UART1_Data_Ready:
0x0128	0x0012      	RETURN      0
; end of _UART1_Data_Ready
_main:
;PIC1.c,7 :: 		void main() {
;PIC1.c,9 :: 		ANSELC = 0x00;
0x012A	0x010F      	MOVLB       15
0x012C	0x6B3A      	CLRF        ANSELC, 1
;PIC1.c,11 :: 		UART1_Init(9600);
0x012E	0x86B8      	BSF         BAUDCON, 3, 0
0x0130	0x6AB0      	CLRF        SPBRGH 
0x0132	0x0E67      	MOVLW       103
0x0134	0x6EAF      	MOVWF       SPBRG 
0x0136	0x84AC      	BSF         TXSTA, 2, 0
0x0138	0xDFBF      	RCALL       _UART1_Init
;PIC1.c,13 :: 		UART2_Init(9600);
0x013A	0x8670      	BSF         BAUDCON2, 3, 0
0x013C	0x6A76      	CLRF        SPBRGH2 
0x013E	0x0E67      	MOVLW       103
0x0140	0x6E75      	MOVWF       SPBRG2 
0x0142	0x8472      	BSF         TXSTA2, 2, 0
0x0144	0xDF8E      	RCALL       _UART2_Init
;PIC1.c,16 :: 		while (1){
L_main0:
;PIC1.c,18 :: 		if(PORTC.F0 == 0 && PORTC.F1 == 0 && PORTC.F2 == 0){
0x0146	0xB082      	BTFSC       PORTC, 0 
0x0148	0xD02D      	BRA         L_main4
0x014A	0xB282      	BTFSC       PORTC, 1 
0x014C	0xD02B      	BRA         L_main4
0x014E	0xB482      	BTFSC       PORTC, 2 
0x0150	0xD029      	BRA         L_main4
L__main17:
;PIC1.c,19 :: 		if (UART1_Data_Ready()){
0x0152	0xDFE6      	RCALL       _UART1_Data_Ready
0x0154	0x5200      	MOVF        R0, 1 
0x0156	0xE026      	BZ          L_main5
;PIC1.c,20 :: 		for(cnt=0;cnt<4;cnt++){
0x0158	0x6A39      	CLRF        _cnt 
L_main6:
0x015A	0x0E04      	MOVLW       4
0x015C	0x5C39      	SUBWF       _cnt, 0 
0x015E	0xE211      	BC          L_main7
;PIC1.c,21 :: 		uart_rd[cnt] = UART1_Read();
0x0160	0x0E25      	MOVLW       _uart_rd
0x0162	0x6E3B      	MOVWF       FLOC__main 
0x0164	0x0E00      	MOVLW       hi_addr(_uart_rd)
0x0166	0x6E3C      	MOVWF       FLOC__main+1 
0x0168	0x5039      	MOVF        _cnt, 0 
0x016A	0x263B      	ADDWF       FLOC__main, 1 
0x016C	0xB0D8      	BTFSC       STATUS, 0 
0x016E	0x2A3C      	INCF        FLOC__main+1, 1 
0x0170	0xDFCE      	RCALL       _UART1_Read
0x0172	0xFFE1C03B  	MOVFF       FLOC__main, FSR1L
0x0176	0xFFE2C03C  	MOVFF       FLOC__main+1, FSR1H
0x017A	0xFFE6C000  	MOVFF       R0, POSTINC1
;PIC1.c,20 :: 		for(cnt=0;cnt<4;cnt++){
0x017E	0x2A39      	INCF        _cnt, 1 
;PIC1.c,22 :: 		}
0x0180	0xD7EC      	BRA         L_main6
L_main7:
;PIC1.c,23 :: 		for(cnt=0;cnt<4;cnt++){
0x0182	0x6A39      	CLRF        _cnt 
L_main9:
0x0184	0x0E04      	MOVLW       4
0x0186	0x5C39      	SUBWF       _cnt, 0 
0x0188	0xE20D      	BC          L_main10
;PIC1.c,25 :: 		UART1_Write(uart_rd[cnt]);
0x018A	0x0E25      	MOVLW       _uart_rd
0x018C	0x6EE9      	MOVWF       FSR0L 
0x018E	0x0E00      	MOVLW       hi_addr(_uart_rd)
0x0190	0x6EEA      	MOVWF       FSR0H 
0x0192	0x5039      	MOVF        _cnt, 0 
0x0194	0x26E9      	ADDWF       FSR0L, 1 
0x0196	0xB0D8      	BTFSC       STATUS, 0 
0x0198	0x2AEA      	INCF        FSR0H, 1 
0x019A	0xF03DCFEE  	MOVFF       POSTINC0, FARG_UART1_Write_data_
0x019E	0xDF43      	RCALL       _UART1_Write
;PIC1.c,23 :: 		for(cnt=0;cnt<4;cnt++){
0x01A0	0x2A39      	INCF        _cnt, 1 
;PIC1.c,26 :: 		}
0x01A2	0xD7F0      	BRA         L_main9
L_main10:
;PIC1.c,31 :: 		}
L_main5:
;PIC1.c,32 :: 		}
L_main4:
;PIC1.c,34 :: 		if(PORTC.F0 == 1 && PORTC.F1 == 0 && PORTC.F2 == 0){
0x01A4	0xA082      	BTFSS       PORTC, 0 
0x01A6	0xD00D      	BRA         L_main14
0x01A8	0xB282      	BTFSC       PORTC, 1 
0x01AA	0xD00B      	BRA         L_main14
0x01AC	0xB482      	BTFSC       PORTC, 2 
0x01AE	0xD009      	BRA         L_main14
L__main16:
;PIC1.c,35 :: 		if (UART2_Data_Ready()){
0x01B0	0xDF35      	RCALL       _UART2_Data_Ready
0x01B2	0x5200      	MOVF        R0, 1 
0x01B4	0xE006      	BZ          L_main15
;PIC1.c,37 :: 		uart_rd1 = UART2_Read();
0x01B6	0xDF3E      	RCALL       _UART2_Read
0x01B8	0xF03AC000  	MOVFF       R0, _uart_rd1
;PIC1.c,38 :: 		UART2_Write(uart_rd1);
0x01BC	0xF03DC000  	MOVFF       R0, FARG_UART2_Write_data_
0x01C0	0xDF4A      	RCALL       _UART2_Write
;PIC1.c,40 :: 		}
L_main15:
;PIC1.c,41 :: 		}
L_main14:
;PIC1.c,43 :: 		}
0x01C2	0xD7C1      	BRA         L_main0
;PIC1.c,47 :: 		}
L_end_main:
0x01C4	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [10]    _UART2_Data_Ready
0x0026      [14]    _UART1_Write
0x0034      [18]    _UART2_Read
0x0046      [16]    ___CC2DW
0x0056      [12]    _UART2_Write
0x0062      [86]    _UART2_Init
0x00B8      [86]    _UART1_Init
0x010E      [18]    _UART1_Read
0x0120      [10]    _UART1_Data_Ready
0x012A     [156]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    FLASH_Erase_64_SaveINTCON_L0
0x0000       [1]    R0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATSda_temp_sda_L0
0x0000       [1]    SPI2_Write_tmp_L0
0x0000       [1]    EEPROM_Write_SaveINTCON_L0
0x0000       [1]    SPI1_Write_tmp_L0
0x0000       [1]    UART2_Init_tmp_L0
0x0000       [1]    __Lib_SoftI2C_PutZerosToLATScl_temp_scl_L0
0x0000       [1]    UART1_Init_tmp_L0
0x0001       [1]    __Lib_TFT_JPEG_FileRead_i_L0
0x0001       [1]    I2C2_Rd_tmp_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileReadBytes_Result_L0
0x0001       [1]    ispunct_rslt_L0
0x0001       [2]    FLASH_Read_N_Bytes_i_L0
0x0001       [1]    __Lib_TFT_JPEG_FileReadBytes_Result_L0
0x0001       [1]    UART2_Read___tmp_UART2_Read_L0
0x0001       [1]    I2C1_Rd_tmp_L0
0x0001       [1]    UART1_Read___tmp_UART1_Read_L0
0x0001       [1]    R1
0x0001       [1]    __Lib_PS2_Wait_Falling_nsample_L0
0x0001       [1]    __Lib_TFT_16bit_JPEG_FileRead_i_L0
0x0001       [1]    FLASH_Write_64_i_L0
0x0001       [1]    FLASH_Erase_Write_64_i_L0
0x0002       [2]    memcpy_dd_L0
0x0002       [2]    memchr_s_L0
0x0002       [2]    strlen_cp_L0
0x0002       [2]    memset_pp_L0
0x0002       [1]    FLASH_Write_64_SaveINTCON_L0
0x0002       [1]    R2
0x0002       [1]    FLASH_Erase_Write_64_j_L0
0x0003       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT29
0x0003       [1]    MM_Init_i_L0
0x0003       [2]    Ltrim_original_L0
0x0003       [2]    __Lib_MmcFat16_f16_toInt_l_L0
0x0003       [1]    FLASH_Erase_Write_64_SaveINTCON_L0
0x0003       [1]    R3
0x0003       [2]    MM_TotalFreeMemSize_Tot_L0
0x0003       [2]    memmove_tt_L0
0x0004       [2]    frexp_pom_L0
0x0004       [2]    __Lib_MemManager_MM_GetMemAlign_P_L0
0x0004       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT40
0x0004       [2]    memcpy_ss_L0
0x0004       [2]    strcat_cp_L0
0x0004       [2]    strcpy_cp_L0
0x0004       [1]    R4
0x0004       [2]    strncat_cp_L0
0x0004       [2]    strncpy_cp_L0
0x0005       [2]    Ltrim_p_L0
0x0005       [1]    MM_TotalFreeMemSize_i_L0
0x0005       [1]    R5
0x0005       [2]    memmove_ff_L0
0x0005       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT54
0x0005       [2]    LongIntToHex_input_half_L0
0x0005       [2]    LongWordToHex_input_half_L0
0x0006       [1]    __Lib_Sprinti_?FLOC____Lib_Sprinti_Do_FillT69
0x0006       [1]    __Lib_MemManager_MM_GetMemAlign_i_L0
0x0006       [1]    R6
0x0007       [1]    R7
0x0007       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bLength_L0
0x0007       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bLength_L0
0x0008       [1]    R8
0x0008       [1]    __Lib_TFT_16bit_JPEG_GenerateHuffmanTables_bTable_L0
0x0008       [1]    __Lib_TFT_JPEG_GenerateHuffmanTables_bTable_L0
0x0009       [4]    __Lib_MmcFat16_f16_toLong_l_L0
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0015       [4]    _UART_Rd_Ptr
0x0019       [4]    _UART_Tx_Idle_Ptr
0x001D       [4]    _UART_Rdy_Ptr
0x0021       [4]    _UART_Wr_Ptr
0x0025      [20]    _uart_rd
0x0039       [1]    _cnt
0x003A       [1]    _uart_rd1
0x003B       [2]    FLOC__main
0x003D       [1]    FARG_UART1_Write_data_
0x003D       [1]    FARG_UART2_Write_data_
0x0F3A       [1]    ANSELC
0x0F70       [1]    BAUDCON2
0x0F71       [1]    RCSTA2
0x0F72       [1]    TXSTA2
0x0F73       [1]    TXREG2
0x0F74       [1]    RCREG2
0x0F75       [1]    SPBRG2
0x0F76       [1]    SPBRGH2
0x0F82       [1]    PORTC
0x0F93       [0]    TRISB6_bit
0x0F93       [0]    TRISB7_bit
0x0F94       [0]    TRISC6_bit
0x0F94       [0]    TRISC7_bit
0x0F9E       [1]    PIR1
0x0FA4       [0]    RC2IF_bit
0x0FAB       [1]    RCSTA
0x0FAC       [1]    TXSTA
0x0FAD       [1]    TXREG
0x0FAE       [1]    RCREG
0x0FAF       [1]    SPBRG
0x0FB0       [1]    SPBRGH
0x0FB8       [1]    BAUDCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
//** Label List: ** 
//----------------------------------------------
  L_main0
  L_main1
  L_main2
  L_main3
  L_main4
  L_main5
  L_main6
  L_main7
  L_main8
  L_main9
  L_main10
  L_main11
  L_main12
  L_main13
  L_main14
  L_main15
  L__main16
  L__main17
  L_end_main
  _main
  _CC2D_Loop1
  _CC2DL_Loop1
  L_loopCA2AWs
  L_loopCCA2AWs
  L_loopCS2Ss
  L_CS2Send
  L_loopCCS2Ss
  L_CCS2Send
  L_loopFZinSWs
  L_longjmp7
  L_end___CC2D
  ___CC2D
  L_end___CC2DW
  ___CC2DW
  L_end___CA2AW
  ___CA2AW
  L_end___CCA2AW
  ___CCA2AW
  L_end___CS2S
  ___CS2S
  L_end___CCS2S
  ___CCS2S
  L_end___FZinS
  ___FZinS
  L_end_____DoIFC
  _____DoIFC
  L_end_Swap
  _Swap
  L_end_setjmp
  _setjmp
  L_end_longjmp
  _longjmp
  L_UART1_Init0
  L_UART1_Init1
  L_UART1_Read2
  L_UART1_Write3
  L_UART1_Write4
  L_UART1_Write_Text5
  L_UART1_Write_Text6
  L_UART1_Read_Text7
  L_UART1_Read_Text8
  L_UART1_Read_Text9
  L_UART1_Read_Text10
  L_UART1_Read_Text11
  L_UART1_Read_Text12
  L_UART1_Read_Text13
  L_UART1_Read_Text14
  L_UART1_Read_Text15
  L_UART2_Init16
  L_UART2_Init17
  L_UART2_Read18
  L_UART2_Write19
  L_UART2_Write20
  L_UART2_Write_Text21
  L_UART2_Write_Text22
  L_UART2_Read_Text23
  L_UART2_Read_Text24
  L_UART2_Read_Text25
  L_UART2_Read_Text26
  L_UART2_Read_Text27
  L_UART2_Read_Text28
  L_UART2_Read_Text29
  L_UART2_Read_Text30
  L_UART2_Read_Text31
  L_UART_Write_Text32
  L_UART_Write_Text33
  L_UART_Read_Text34
  L_UART_Read_Text35
  L_UART_Read_Text36
  L_UART_Read_Text37
  L_UART_Read_Text38
  L_UART_Read_Text39
  L_UART_Read_Text40
  L_UART_Read_Text41
  L_UART_Read_Text42
  L_end_UART1_Init
  _UART1_Init
  L_end_UART1_Data_Ready
  _UART1_Data_Ready
  L_end_UART1_Read
  _UART1_Read
  L_end_UART1_Tx_Idle
  _UART1_Tx_Idle
  L_end_UART1_Write
  _UART1_Write
  L_end_UART1_Write_Text
  _UART1_Write_Text
  L_end_UART1_Read_Text
  _UART1_Read_Text
  L_end_UART2_Init
  _UART2_Init
  L_end_UART2_Data_Ready
  _UART2_Data_Ready
  L_end_UART2_Read
  _UART2_Read
  L_end_UART2_Tx_Idle
  _UART2_Tx_Idle
  L_end_UART2_Write
  _UART2_Write
  L_end_UART2_Write_Text
  _UART2_Write_Text
  L_end_UART2_Read_Text
  _UART2_Read_Text
  L_end_UART_Set_Active
  _UART_Set_Active
  L_end_UART_Write
  _UART_Write
  L_end_UART_Write_Text
  _UART_Write_Text
  L_end_UART_Read
  _UART_Read
  L_end_UART_Data_Ready
  _UART_Data_Ready
  L_end_UART_Read_Text
  _UART_Read_Text
  L_end_UART_Tx_Idle
  _UART_Tx_Idle
