// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "06/01/2020 21:51:40"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module DE1_SoC (
	CLOCK_50,
	KEY,
	SW,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LEDR,
	VGA_R,
	VGA_G,
	VGA_B,
	VGA_BLANK_N,
	VGA_CLK,
	VGA_HS,
	VGA_SYNC_N,
	VGA_VS);
input 	logic CLOCK_50 ;
input 	logic [3:0] KEY ;
input 	logic [9:0] SW ;
output 	logic [6:0] HEX5 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX0 ;
output 	logic [9:0] LEDR ;
output 	logic [7:0] VGA_R ;
output 	logic [7:0] VGA_G ;
output 	logic [7:0] VGA_B ;
output 	reg VGA_BLANK_N ;
output 	reg VGA_CLK ;
output 	reg VGA_HS ;
output 	reg VGA_SYNC_N ;
output 	reg VGA_VS ;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \fb|Add1~37_sumout ;
wire \fb|Equal1~0_combout ;
wire \fb|Add0~1_sumout ;
wire \fb|Add0~2 ;
wire \fb|Add0~29_sumout ;
wire \fb|Add0~30 ;
wire \fb|Add0~33_sumout ;
wire \fb|hcount[10]~DUPLICATE_q ;
wire \fb|Add0~34 ;
wire \fb|Add0~37_sumout ;
wire \fb|hcount[3]~DUPLICATE_q ;
wire \fb|Add0~38 ;
wire \fb|Add0~41_sumout ;
wire \fb|hcount[4]~DUPLICATE_q ;
wire \fb|Add0~42 ;
wire \fb|Add0~17_sumout ;
wire \fb|Add0~18 ;
wire \fb|Add0~13_sumout ;
wire \fb|Add0~14 ;
wire \fb|Add0~25_sumout ;
wire \fb|Add0~26 ;
wire \fb|Add0~9_sumout ;
wire \fb|Add0~10 ;
wire \fb|Add0~5_sumout ;
wire \fb|hcount[9]~DUPLICATE_q ;
wire \fb|Add0~6 ;
wire \fb|Add0~21_sumout ;
wire \fb|Equal0~1_combout ;
wire \fb|Equal0~0_combout ;
wire \fb|Equal0~2_combout ;
wire \fb|vcount[7]~DUPLICATE_q ;
wire \fb|Equal1~1_combout ;
wire \fb|Equal1~2_combout ;
wire \fb|Add1~38 ;
wire \fb|Add1~9_sumout ;
wire \fb|Add1~10 ;
wire \fb|Add1~5_sumout ;
wire \fb|Add1~6 ;
wire \fb|Add1~17_sumout ;
wire \fb|Add1~18 ;
wire \fb|Add1~13_sumout ;
wire \fb|Add1~14 ;
wire \fb|Add1~33_sumout ;
wire \fb|Add1~34 ;
wire \fb|Add1~29_sumout ;
wire \fb|Add1~30 ;
wire \fb|Add1~25_sumout ;
wire \fb|Add1~26 ;
wire \fb|Add1~21_sumout ;
wire \fb|Add1~22 ;
wire \fb|Add1~1_sumout ;
wire \fb|vcount[1]~DUPLICATE_q ;
wire \fb|vcount[0]~DUPLICATE_q ;
wire \fb|Add4~26 ;
wire \fb|Add4~27 ;
wire \fb|Add4~30 ;
wire \fb|Add4~31 ;
wire \fb|Add4~34 ;
wire \fb|Add4~35 ;
wire \fb|Add4~38 ;
wire \fb|Add4~39 ;
wire \fb|Add4~42 ;
wire \fb|Add4~43 ;
wire \fb|Add4~46 ;
wire \fb|Add4~47 ;
wire \fb|Add4~18 ;
wire \fb|Add4~19 ;
wire \fb|Add4~22 ;
wire \fb|Add4~23 ;
wire \fb|Add4~14 ;
wire \fb|Add4~15 ;
wire \fb|Add4~10 ;
wire \fb|Add4~11 ;
wire \fb|Add4~6 ;
wire \fb|Add4~7 ;
wire \fb|Add4~1_sumout ;
wire \fb|Add4~9_sumout ;
wire \SW[0]~input_o ;
wire \display|clr|Add0~21_sumout ;
wire \display|clr|y[0]~feeder_combout ;
wire \display|clr|Add1~1_sumout ;
wire \display|clr|Add1~2 ;
wire \display|clr|Add1~5_sumout ;
wire \display|clr|Add1~6 ;
wire \display|clr|Add1~9_sumout ;
wire \display|clr|Add1~10 ;
wire \display|clr|Add1~13_sumout ;
wire \display|clr|Add1~14 ;
wire \display|clr|Add1~17_sumout ;
wire \display|clr|x[4]~DUPLICATE_q ;
wire \display|clr|Add1~18 ;
wire \display|clr|Add1~21_sumout ;
wire \display|clr|Add1~22 ;
wire \display|clr|Add1~25_sumout ;
wire \display|clr|Add1~26 ;
wire \display|clr|Add1~37_sumout ;
wire \display|clr|Add1~38 ;
wire \display|clr|Add1~29_sumout ;
wire \display|clr|Add1~30 ;
wire \display|clr|Add1~33_sumout ;
wire \display|clr|Equal0~0_combout ;
wire \display|clr|Add1~34 ;
wire \display|clr|Add1~41_sumout ;
wire \display|clr|x[10]~feeder_combout ;
wire \display|clr|Equal0~1_combout ;
wire \display|clr|x[3]~0_combout ;
wire \display|clr|y[0]~DUPLICATE_q ;
wire \display|clr|Add0~22 ;
wire \display|clr|Add0~25_sumout ;
wire \display|clr|Add0~26 ;
wire \display|clr|Add0~29_sumout ;
wire \display|clr|Add0~30 ;
wire \display|clr|Add0~33_sumout ;
wire \display|clr|Add0~34 ;
wire \display|clr|Add0~37_sumout ;
wire \display|clr|Add0~38 ;
wire \display|clr|Add0~41_sumout ;
wire \display|clr|Add0~42 ;
wire \display|clr|Add0~9_sumout ;
wire \display|clr|Add0~10 ;
wire \display|clr|Add0~2 ;
wire \display|clr|Add0~5_sumout ;
wire \display|clr|Add0~6 ;
wire \display|clr|Add0~13_sumout ;
wire \display|clr|y[9]~DUPLICATE_q ;
wire \display|clr|Equal1~1_combout ;
wire \display|clr|Equal1~0_combout ;
wire \display|clr|Add0~14 ;
wire \display|clr|Add0~17_sumout ;
wire \display|clr|y[4]~0_combout ;
wire \display|clr|y[7]~DUPLICATE_q ;
wire \display|clr|Add0~1_sumout ;
wire \display|bird_coords|ps~0_combout ;
wire \display|bird_coords|Add1~1_sumout ;
wire \display|bird_coords|Add1~2 ;
wire \display|bird_coords|Add1~5_sumout ;
wire \display|bird_coords|Add1~6 ;
wire \display|bird_coords|Add1~17_sumout ;
wire \display|bird_coords|Add1~18 ;
wire \display|bird_coords|Add1~21_sumout ;
wire \display|bird_coords|Add1~22 ;
wire \display|bird_coords|Add1~9_sumout ;
wire \display|bird_coords|col[4]~DUPLICATE_q ;
wire \display|bird_coords|Add1~10 ;
wire \display|bird_coords|Add1~13_sumout ;
wire \display|bird_coords|Add1~14 ;
wire \display|bird_coords|Add1~25_sumout ;
wire \display|bird_coords|col[6]~DUPLICATE_q ;
wire \display|bird_coords|Add1~26 ;
wire \display|bird_coords|Add1~29_sumout ;
wire \display|bird_coords|col[3]~DUPLICATE_q ;
wire \display|bird_coords|Equal6~0_combout ;
wire \display|bird_coords|col[2]~0_combout ;
wire \display|bird_coords|col[5]~DUPLICATE_q ;
wire \display|bird_coords|row[2]~0_combout ;
wire \display|bird_coords|Add0~9_sumout ;
wire \display|bird_coords|Add0~10 ;
wire \display|bird_coords|Add0~17_sumout ;
wire \display|bird_coords|Add0~18 ;
wire \display|bird_coords|Add0~21_sumout ;
wire \display|bird_coords|Add0~22 ;
wire \display|bird_coords|Add0~1_sumout ;
wire \display|bird_coords|Add0~2 ;
wire \display|bird_coords|Add0~5_sumout ;
wire \display|bird_coords|Add0~6 ;
wire \display|bird_coords|Add0~13_sumout ;
wire \display|bird_coords|Add0~14 ;
wire \display|bird_coords|Add0~25_sumout ;
wire \display|bird_coords|row[6]~DUPLICATE_q ;
wire \display|bird_coords|row[5]~DUPLICATE_q ;
wire \display|bird_coords|always0~1_combout ;
wire \display|bird_coords|row[3]~DUPLICATE_q ;
wire \display|bird_coords|row[4]~DUPLICATE_q ;
wire \display|bird_coords|always0~0_combout ;
wire \display|bird_coords|always0~2_combout ;
wire \display|bird_coords|ps~1_combout ;
wire \display|bird_coords|Equal1~0_combout ;
wire \display|bird_coords|Add0~26 ;
wire \display|bird_coords|Add0~29_sumout ;
wire \display|bird_coords|row[7]~DUPLICATE_q ;
wire \display|bird_coords|Add5~14 ;
wire \display|bird_coords|Add5~18 ;
wire \display|bird_coords|Add5~22 ;
wire \display|bird_coords|Add5~10 ;
wire \display|bird_coords|Add5~1_sumout ;
wire \display|bird_coords|Add5~21_sumout ;
wire \display|bird_coords|Add5~17_sumout ;
wire \display|bird_coords|Add5~13_sumout ;
wire \display|bird_coords|row[2]~DUPLICATE_q ;
wire \display|clr|x[10]~DUPLICATE_q ;
wire \display|bird_coords|row[0]~DUPLICATE_q ;
wire \fb|Add2~26 ;
wire \fb|Add2~30 ;
wire \fb|Add2~34 ;
wire \fb|Add2~38 ;
wire \fb|Add2~10 ;
wire \fb|Add2~1_sumout ;
wire \fb|Add2~9_sumout ;
wire \display|bird_coords|Add5~9_sumout ;
wire \fb|Add2~37_sumout ;
wire \fb|Add2~33_sumout ;
wire \fb|Add2~29_sumout ;
wire \fb|Add2~25_sumout ;
wire \display|bird_coords|Add4~2 ;
wire \display|bird_coords|Add4~6 ;
wire \display|bird_coords|Add4~10 ;
wire \display|bird_coords|Add4~14 ;
wire \display|bird_coords|Add4~18 ;
wire \display|bird_coords|Add4~22 ;
wire \display|bird_coords|Add4~25_sumout ;
wire \display|bird_coords|Add4~21_sumout ;
wire \display|x~7_combout ;
wire \fb|Add3~26 ;
wire \fb|Add3~30 ;
wire \fb|Add3~34 ;
wire \fb|Add3~38 ;
wire \fb|Add3~42 ;
wire \fb|Add3~46 ;
wire \fb|Add3~10 ;
wire \fb|Add3~1_sumout ;
wire \fb|Add3~9_sumout ;
wire \fb|Add2~2 ;
wire \fb|Add2~6 ;
wire \fb|Add2~17_sumout ;
wire \fb|Add2~5_sumout ;
wire \display|bird_coords|Add5~2 ;
wire \display|bird_coords|Add5~5_sumout ;
wire \fb|Add3~2 ;
wire \fb|Add3~6 ;
wire \fb|Add3~17_sumout ;
wire \fb|Add3~5_sumout ;
wire \fb|Add2~18 ;
wire \fb|Add2~21_sumout ;
wire \fb|Add3~18 ;
wire \fb|Add3~21_sumout ;
wire \fb|Add2~22 ;
wire \fb|Add2~13_sumout ;
wire \fb|Add3~22 ;
wire \fb|Add3~13_sumout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0_combout ;
wire \display|bird_coords|Add2~14 ;
wire \display|bird_coords|Add2~15 ;
wire \display|bird_coords|Add2~18 ;
wire \display|bird_coords|Add2~19 ;
wire \display|bird_coords|Add2~22 ;
wire \display|bird_coords|Add2~23 ;
wire \display|bird_coords|Add2~2 ;
wire \display|bird_coords|Add2~3 ;
wire \display|bird_coords|Add2~5_sumout ;
wire \display|bird_coords|Add2~6 ;
wire \display|bird_coords|Add2~7 ;
wire \display|bird_coords|Add2~26 ;
wire \display|bird_coords|Add2~27 ;
wire \display|bird_coords|Add2~30 ;
wire \display|bird_coords|Add2~31 ;
wire \display|bird_coords|Add2~33_sumout ;
wire \display|bird_coords|Add2~34 ;
wire \display|bird_coords|Add2~35 ;
wire \display|bird_coords|Add2~37_sumout ;
wire \display|bird_coords|Add2~25_sumout ;
wire \display|bird_coords|Add2~29_sumout ;
wire \display|color~1_combout ;
wire \display|bird_coords|Add2~1_sumout ;
wire \display|bird_coords|Add2~38 ;
wire \display|bird_coords|Add2~39 ;
wire \display|bird_coords|Add2~9_sumout ;
wire \display|bird_coords|Add2~13_sumout ;
wire \display|bird_coords|Add2~21_sumout ;
wire \display|bird_coords|Add2~17_sumout ;
wire \display|color~0_combout ;
wire \display|color~2_combout ;
wire \display|x~0_combout ;
wire \display|x~1_combout ;
wire \display|bird_coords|Add4~1_sumout ;
wire \display|x~2_combout ;
wire \display|bird_coords|Add4~5_sumout ;
wire \display|x~3_combout ;
wire \display|bird_coords|Add4~9_sumout ;
wire \display|x~4_combout ;
wire \display|clr|x[5]~DUPLICATE_q ;
wire \display|bird_coords|Add4~13_sumout ;
wire \display|x~5_combout ;
wire \display|clr|x[6]~DUPLICATE_q ;
wire \display|bird_coords|Add4~17_sumout ;
wire \display|x~6_combout ;
wire \fb|Add3~25_sumout ;
wire \fb|Add3~29_sumout ;
wire \fb|Add3~33_sumout ;
wire \fb|Add3~37_sumout ;
wire \fb|Add3~41_sumout ;
wire \fb|Add3~45_sumout ;
wire \fb|hcount[6]~DUPLICATE_q ;
wire \fb|Add4~25_sumout ;
wire \fb|Add4~29_sumout ;
wire \fb|Add4~33_sumout ;
wire \fb|Add4~37_sumout ;
wire \fb|Add4~41_sumout ;
wire \fb|Add4~45_sumout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \fb|Add4~17_sumout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \fb|Add4~21_sumout ;
wire \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ;
wire \fb|Add4~13_sumout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ;
wire \fb|Add4~5_sumout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ;
wire \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ;
wire \fb|Equal3~0_combout ;
wire \fb|VGA_BLANK_n~0_combout ;
wire \fb|VGA_BLANK_n~q ;
wire \fb|VGA_HS~0_combout ;
wire \fb|Equal3~1_combout ;
wire [10:0] \fb|hcount ;
wire [7:0] \display|bird_coords|col ;
wire [9:0] \fb|vcount ;
wire [5:0] \fb|framebuffer_rtl_0|auto_generated|address_reg_b ;
wire [10:0] \display|clr|x ;
wire [10:0] \display|clr|y ;
wire [7:0] \display|bird_coords|row ;
wire [31:0] \display|bird_coords|ps ;
wire [3:0] \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode409w ;
wire [31:0] \display|ps ;

wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [1:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \fb|framebuffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a24~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a26~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a27~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \fb|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  = \fb|framebuffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\fb|VGA_BLANK_n~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\fb|hcount [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(!\fb|VGA_HS~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(!\fb|Equal3~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N30
cyclonev_lcell_comb \fb|Add1~37 (
// Equation(s):
// \fb|Add1~37_sumout  = SUM(( \fb|vcount [0] ) + ( VCC ) + ( !VCC ))
// \fb|Add1~38  = CARRY(( \fb|vcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~37_sumout ),
	.cout(\fb|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~37 .extended_lut = "off";
defparam \fb|Add1~37 .lut_mask = 64'h00000000000000FF;
defparam \fb|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N15
cyclonev_lcell_comb \fb|Equal1~0 (
// Equation(s):
// \fb|Equal1~0_combout  = ( !\fb|vcount [4] & ( \fb|vcount [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|vcount [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fb|vcount [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal1~0 .extended_lut = "off";
defparam \fb|Equal1~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \fb|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N0
cyclonev_lcell_comb \fb|Add0~1 (
// Equation(s):
// \fb|Add0~1_sumout  = SUM(( \fb|hcount [0] ) + ( VCC ) + ( !VCC ))
// \fb|Add0~2  = CARRY(( \fb|hcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|hcount [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~1_sumout ),
	.cout(\fb|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~1 .extended_lut = "off";
defparam \fb|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N2
dffeas \fb|hcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[0] .is_wysiwyg = "true";
defparam \fb|hcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N3
cyclonev_lcell_comb \fb|Add0~29 (
// Equation(s):
// \fb|Add0~29_sumout  = SUM(( \fb|hcount [1] ) + ( GND ) + ( \fb|Add0~2  ))
// \fb|Add0~30  = CARRY(( \fb|hcount [1] ) + ( GND ) + ( \fb|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|hcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~29_sumout ),
	.cout(\fb|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~29 .extended_lut = "off";
defparam \fb|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N5
dffeas \fb|hcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[1] .is_wysiwyg = "true";
defparam \fb|hcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N6
cyclonev_lcell_comb \fb|Add0~33 (
// Equation(s):
// \fb|Add0~33_sumout  = SUM(( \fb|hcount [2] ) + ( GND ) + ( \fb|Add0~30  ))
// \fb|Add0~34  = CARRY(( \fb|hcount [2] ) + ( GND ) + ( \fb|Add0~30  ))

	.dataa(gnd),
	.datab(!\fb|hcount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~33_sumout ),
	.cout(\fb|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~33 .extended_lut = "off";
defparam \fb|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N8
dffeas \fb|hcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[2] .is_wysiwyg = "true";
defparam \fb|hcount[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N32
dffeas \fb|hcount[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[10]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|hcount[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N9
cyclonev_lcell_comb \fb|Add0~37 (
// Equation(s):
// \fb|Add0~37_sumout  = SUM(( \fb|hcount[3]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add0~34  ))
// \fb|Add0~38  = CARRY(( \fb|hcount[3]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|hcount[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~37_sumout ),
	.cout(\fb|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~37 .extended_lut = "off";
defparam \fb|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N11
dffeas \fb|hcount[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[3]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|hcount[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N12
cyclonev_lcell_comb \fb|Add0~41 (
// Equation(s):
// \fb|Add0~41_sumout  = SUM(( \fb|hcount[4]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add0~38  ))
// \fb|Add0~42  = CARRY(( \fb|hcount[4]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add0~38  ))

	.dataa(gnd),
	.datab(!\fb|hcount[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~41_sumout ),
	.cout(\fb|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~41 .extended_lut = "off";
defparam \fb|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N14
dffeas \fb|hcount[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[4]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|hcount[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N15
cyclonev_lcell_comb \fb|Add0~17 (
// Equation(s):
// \fb|Add0~17_sumout  = SUM(( \fb|hcount [5] ) + ( GND ) + ( \fb|Add0~42  ))
// \fb|Add0~18  = CARRY(( \fb|hcount [5] ) + ( GND ) + ( \fb|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|hcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~17_sumout ),
	.cout(\fb|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~17 .extended_lut = "off";
defparam \fb|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N17
dffeas \fb|hcount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[5] .is_wysiwyg = "true";
defparam \fb|hcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N18
cyclonev_lcell_comb \fb|Add0~13 (
// Equation(s):
// \fb|Add0~13_sumout  = SUM(( \fb|hcount [6] ) + ( GND ) + ( \fb|Add0~18  ))
// \fb|Add0~14  = CARRY(( \fb|hcount [6] ) + ( GND ) + ( \fb|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|hcount [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~13_sumout ),
	.cout(\fb|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~13 .extended_lut = "off";
defparam \fb|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N20
dffeas \fb|hcount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[6] .is_wysiwyg = "true";
defparam \fb|hcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N21
cyclonev_lcell_comb \fb|Add0~25 (
// Equation(s):
// \fb|Add0~25_sumout  = SUM(( \fb|hcount [7] ) + ( GND ) + ( \fb|Add0~14  ))
// \fb|Add0~26  = CARRY(( \fb|hcount [7] ) + ( GND ) + ( \fb|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|hcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~25_sumout ),
	.cout(\fb|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~25 .extended_lut = "off";
defparam \fb|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N22
dffeas \fb|hcount[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[7] .is_wysiwyg = "true";
defparam \fb|hcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N24
cyclonev_lcell_comb \fb|Add0~9 (
// Equation(s):
// \fb|Add0~9_sumout  = SUM(( \fb|hcount [8] ) + ( GND ) + ( \fb|Add0~26  ))
// \fb|Add0~10  = CARRY(( \fb|hcount [8] ) + ( GND ) + ( \fb|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|hcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~9_sumout ),
	.cout(\fb|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~9 .extended_lut = "off";
defparam \fb|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \fb|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N26
dffeas \fb|hcount[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[8] .is_wysiwyg = "true";
defparam \fb|hcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N27
cyclonev_lcell_comb \fb|Add0~5 (
// Equation(s):
// \fb|Add0~5_sumout  = SUM(( \fb|hcount[9]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add0~10  ))
// \fb|Add0~6  = CARRY(( \fb|hcount[9]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|hcount[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~5_sumout ),
	.cout(\fb|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~5 .extended_lut = "off";
defparam \fb|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N29
dffeas \fb|hcount[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[9]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|hcount[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N30
cyclonev_lcell_comb \fb|Add0~21 (
// Equation(s):
// \fb|Add0~21_sumout  = SUM(( \fb|hcount[10]~DUPLICATE_q  ) + ( GND ) + ( \fb|Add0~6  ))

	.dataa(gnd),
	.datab(!\fb|hcount[10]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add0~21 .extended_lut = "off";
defparam \fb|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \fb|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N31
dffeas \fb|hcount[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[10] .is_wysiwyg = "true";
defparam \fb|hcount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N54
cyclonev_lcell_comb \fb|Equal0~1 (
// Equation(s):
// \fb|Equal0~1_combout  = ( \fb|hcount [1] & ( !\fb|hcount [7] & ( (\fb|hcount [2] & (\fb|hcount [10] & \fb|hcount[3]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\fb|hcount [2]),
	.datac(!\fb|hcount [10]),
	.datad(!\fb|hcount[3]~DUPLICATE_q ),
	.datae(!\fb|hcount [1]),
	.dataf(!\fb|hcount [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal0~1 .extended_lut = "off";
defparam \fb|Equal0~1 .lut_mask = 64'h0000000300000000;
defparam \fb|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N36
cyclonev_lcell_comb \fb|Equal0~0 (
// Equation(s):
// \fb|Equal0~0_combout  = ( !\fb|hcount [6] & ( (!\fb|hcount [8] & (\fb|hcount[9]~DUPLICATE_q  & \fb|hcount [0])) ) )

	.dataa(!\fb|hcount [8]),
	.datab(gnd),
	.datac(!\fb|hcount[9]~DUPLICATE_q ),
	.datad(!\fb|hcount [0]),
	.datae(gnd),
	.dataf(!\fb|hcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal0~0 .extended_lut = "off";
defparam \fb|Equal0~0 .lut_mask = 64'h000A000A00000000;
defparam \fb|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N39
cyclonev_lcell_comb \fb|Equal0~2 (
// Equation(s):
// \fb|Equal0~2_combout  = ( \fb|hcount [5] & ( (\fb|Equal0~1_combout  & (\fb|hcount[4]~DUPLICATE_q  & \fb|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\fb|Equal0~1_combout ),
	.datac(!\fb|hcount[4]~DUPLICATE_q ),
	.datad(!\fb|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\fb|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal0~2 .extended_lut = "off";
defparam \fb|Equal0~2 .lut_mask = 64'h0000000000030003;
defparam \fb|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N53
dffeas \fb|vcount[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[7]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|vcount[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N6
cyclonev_lcell_comb \fb|Equal1~1 (
// Equation(s):
// \fb|Equal1~1_combout  = ( !\fb|vcount [6] & ( (!\fb|vcount[7]~DUPLICATE_q  & (!\fb|vcount [5] & (!\fb|vcount [8] & \fb|vcount [9]))) ) )

	.dataa(!\fb|vcount[7]~DUPLICATE_q ),
	.datab(!\fb|vcount [5]),
	.datac(!\fb|vcount [8]),
	.datad(!\fb|vcount [9]),
	.datae(gnd),
	.dataf(!\fb|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal1~1 .extended_lut = "off";
defparam \fb|Equal1~1 .lut_mask = 64'h0080008000000000;
defparam \fb|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N12
cyclonev_lcell_comb \fb|Equal1~2 (
// Equation(s):
// \fb|Equal1~2_combout  = ( \fb|Equal1~1_combout  & ( (!\fb|vcount [1] & (\fb|Equal1~0_combout  & (!\fb|vcount [0] & \fb|vcount [2]))) ) )

	.dataa(!\fb|vcount [1]),
	.datab(!\fb|Equal1~0_combout ),
	.datac(!\fb|vcount [0]),
	.datad(!\fb|vcount [2]),
	.datae(gnd),
	.dataf(!\fb|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal1~2 .extended_lut = "off";
defparam \fb|Equal1~2 .lut_mask = 64'h0000000000200020;
defparam \fb|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N31
dffeas \fb|vcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[0] .is_wysiwyg = "true";
defparam \fb|vcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N33
cyclonev_lcell_comb \fb|Add1~9 (
// Equation(s):
// \fb|Add1~9_sumout  = SUM(( \fb|vcount [1] ) + ( GND ) + ( \fb|Add1~38  ))
// \fb|Add1~10  = CARRY(( \fb|vcount [1] ) + ( GND ) + ( \fb|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~9_sumout ),
	.cout(\fb|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~9 .extended_lut = "off";
defparam \fb|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N35
dffeas \fb|vcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[1] .is_wysiwyg = "true";
defparam \fb|vcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N36
cyclonev_lcell_comb \fb|Add1~5 (
// Equation(s):
// \fb|Add1~5_sumout  = SUM(( \fb|vcount [2] ) + ( GND ) + ( \fb|Add1~10  ))
// \fb|Add1~6  = CARRY(( \fb|vcount [2] ) + ( GND ) + ( \fb|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~5_sumout ),
	.cout(\fb|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~5 .extended_lut = "off";
defparam \fb|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N38
dffeas \fb|vcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[2] .is_wysiwyg = "true";
defparam \fb|vcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N39
cyclonev_lcell_comb \fb|Add1~17 (
// Equation(s):
// \fb|Add1~17_sumout  = SUM(( \fb|vcount [3] ) + ( GND ) + ( \fb|Add1~6  ))
// \fb|Add1~18  = CARRY(( \fb|vcount [3] ) + ( GND ) + ( \fb|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~17_sumout ),
	.cout(\fb|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~17 .extended_lut = "off";
defparam \fb|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N40
dffeas \fb|vcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[3] .is_wysiwyg = "true";
defparam \fb|vcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N42
cyclonev_lcell_comb \fb|Add1~13 (
// Equation(s):
// \fb|Add1~13_sumout  = SUM(( \fb|vcount [4] ) + ( GND ) + ( \fb|Add1~18  ))
// \fb|Add1~14  = CARRY(( \fb|vcount [4] ) + ( GND ) + ( \fb|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~13_sumout ),
	.cout(\fb|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~13 .extended_lut = "off";
defparam \fb|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N44
dffeas \fb|vcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[4] .is_wysiwyg = "true";
defparam \fb|vcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N45
cyclonev_lcell_comb \fb|Add1~33 (
// Equation(s):
// \fb|Add1~33_sumout  = SUM(( \fb|vcount [5] ) + ( GND ) + ( \fb|Add1~14  ))
// \fb|Add1~34  = CARRY(( \fb|vcount [5] ) + ( GND ) + ( \fb|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~33_sumout ),
	.cout(\fb|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~33 .extended_lut = "off";
defparam \fb|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N47
dffeas \fb|vcount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[5] .is_wysiwyg = "true";
defparam \fb|vcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N48
cyclonev_lcell_comb \fb|Add1~29 (
// Equation(s):
// \fb|Add1~29_sumout  = SUM(( \fb|vcount [6] ) + ( GND ) + ( \fb|Add1~34  ))
// \fb|Add1~30  = CARRY(( \fb|vcount [6] ) + ( GND ) + ( \fb|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~29_sumout ),
	.cout(\fb|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~29 .extended_lut = "off";
defparam \fb|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N50
dffeas \fb|vcount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[6] .is_wysiwyg = "true";
defparam \fb|vcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N51
cyclonev_lcell_comb \fb|Add1~25 (
// Equation(s):
// \fb|Add1~25_sumout  = SUM(( \fb|vcount [7] ) + ( GND ) + ( \fb|Add1~30  ))
// \fb|Add1~26  = CARRY(( \fb|vcount [7] ) + ( GND ) + ( \fb|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~25_sumout ),
	.cout(\fb|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~25 .extended_lut = "off";
defparam \fb|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N52
dffeas \fb|vcount[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[7] .is_wysiwyg = "true";
defparam \fb|vcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N54
cyclonev_lcell_comb \fb|Add1~21 (
// Equation(s):
// \fb|Add1~21_sumout  = SUM(( \fb|vcount [8] ) + ( GND ) + ( \fb|Add1~26  ))
// \fb|Add1~22  = CARRY(( \fb|vcount [8] ) + ( GND ) + ( \fb|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~21_sumout ),
	.cout(\fb|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~21 .extended_lut = "off";
defparam \fb|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N56
dffeas \fb|vcount[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[8] .is_wysiwyg = "true";
defparam \fb|vcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N57
cyclonev_lcell_comb \fb|Add1~1 (
// Equation(s):
// \fb|Add1~1_sumout  = SUM(( \fb|vcount [9] ) + ( GND ) + ( \fb|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add1~1 .extended_lut = "off";
defparam \fb|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y72_N59
dffeas \fb|vcount[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[9] .is_wysiwyg = "true";
defparam \fb|vcount[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N34
dffeas \fb|vcount[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[1]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|vcount[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y72_N32
dffeas \fb|vcount[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal1~2_combout ),
	.sload(gnd),
	.ena(\fb|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|vcount[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|vcount[0]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|vcount[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N0
cyclonev_lcell_comb \fb|Add4~25 (
// Equation(s):
// \fb|Add4~25_sumout  = SUM(( !\fb|vcount[0]~DUPLICATE_q  $ (!\fb|hcount [8]) ) + ( !VCC ) + ( !VCC ))
// \fb|Add4~26  = CARRY(( !\fb|vcount[0]~DUPLICATE_q  $ (!\fb|hcount [8]) ) + ( !VCC ) + ( !VCC ))
// \fb|Add4~27  = SHARE((\fb|vcount[0]~DUPLICATE_q  & \fb|hcount [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|vcount[0]~DUPLICATE_q ),
	.datad(!\fb|hcount [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add4~25_sumout ),
	.cout(\fb|Add4~26 ),
	.shareout(\fb|Add4~27 ));
// synopsys translate_off
defparam \fb|Add4~25 .extended_lut = "off";
defparam \fb|Add4~25 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N3
cyclonev_lcell_comb \fb|Add4~29 (
// Equation(s):
// \fb|Add4~29_sumout  = SUM(( !\fb|hcount[9]~DUPLICATE_q  $ (!\fb|vcount[1]~DUPLICATE_q ) ) + ( \fb|Add4~27  ) + ( \fb|Add4~26  ))
// \fb|Add4~30  = CARRY(( !\fb|hcount[9]~DUPLICATE_q  $ (!\fb|vcount[1]~DUPLICATE_q ) ) + ( \fb|Add4~27  ) + ( \fb|Add4~26  ))
// \fb|Add4~31  = SHARE((\fb|hcount[9]~DUPLICATE_q  & \fb|vcount[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|hcount[9]~DUPLICATE_q ),
	.datad(!\fb|vcount[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~26 ),
	.sharein(\fb|Add4~27 ),
	.combout(),
	.sumout(\fb|Add4~29_sumout ),
	.cout(\fb|Add4~30 ),
	.shareout(\fb|Add4~31 ));
// synopsys translate_off
defparam \fb|Add4~29 .extended_lut = "off";
defparam \fb|Add4~29 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N6
cyclonev_lcell_comb \fb|Add4~33 (
// Equation(s):
// \fb|Add4~33_sumout  = SUM(( !\fb|vcount[0]~DUPLICATE_q  $ (!\fb|hcount[10]~DUPLICATE_q  $ (\fb|vcount [2])) ) + ( \fb|Add4~31  ) + ( \fb|Add4~30  ))
// \fb|Add4~34  = CARRY(( !\fb|vcount[0]~DUPLICATE_q  $ (!\fb|hcount[10]~DUPLICATE_q  $ (\fb|vcount [2])) ) + ( \fb|Add4~31  ) + ( \fb|Add4~30  ))
// \fb|Add4~35  = SHARE((!\fb|vcount[0]~DUPLICATE_q  & (\fb|hcount[10]~DUPLICATE_q  & \fb|vcount [2])) # (\fb|vcount[0]~DUPLICATE_q  & ((\fb|vcount [2]) # (\fb|hcount[10]~DUPLICATE_q ))))

	.dataa(!\fb|vcount[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fb|hcount[10]~DUPLICATE_q ),
	.datad(!\fb|vcount [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~30 ),
	.sharein(\fb|Add4~31 ),
	.combout(),
	.sumout(\fb|Add4~33_sumout ),
	.cout(\fb|Add4~34 ),
	.shareout(\fb|Add4~35 ));
// synopsys translate_off
defparam \fb|Add4~33 .extended_lut = "off";
defparam \fb|Add4~33 .lut_mask = 64'h0000055F00005AA5;
defparam \fb|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N9
cyclonev_lcell_comb \fb|Add4~37 (
// Equation(s):
// \fb|Add4~37_sumout  = SUM(( !\fb|vcount [3] $ (!\fb|vcount[1]~DUPLICATE_q ) ) + ( \fb|Add4~35  ) + ( \fb|Add4~34  ))
// \fb|Add4~38  = CARRY(( !\fb|vcount [3] $ (!\fb|vcount[1]~DUPLICATE_q ) ) + ( \fb|Add4~35  ) + ( \fb|Add4~34  ))
// \fb|Add4~39  = SHARE((\fb|vcount [3] & \fb|vcount[1]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|vcount [3]),
	.datad(!\fb|vcount[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~34 ),
	.sharein(\fb|Add4~35 ),
	.combout(),
	.sumout(\fb|Add4~37_sumout ),
	.cout(\fb|Add4~38 ),
	.shareout(\fb|Add4~39 ));
// synopsys translate_off
defparam \fb|Add4~37 .extended_lut = "off";
defparam \fb|Add4~37 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N12
cyclonev_lcell_comb \fb|Add4~41 (
// Equation(s):
// \fb|Add4~41_sumout  = SUM(( !\fb|vcount [2] $ (!\fb|vcount [4]) ) + ( \fb|Add4~39  ) + ( \fb|Add4~38  ))
// \fb|Add4~42  = CARRY(( !\fb|vcount [2] $ (!\fb|vcount [4]) ) + ( \fb|Add4~39  ) + ( \fb|Add4~38  ))
// \fb|Add4~43  = SHARE((\fb|vcount [2] & \fb|vcount [4]))

	.dataa(gnd),
	.datab(!\fb|vcount [2]),
	.datac(gnd),
	.datad(!\fb|vcount [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~38 ),
	.sharein(\fb|Add4~39 ),
	.combout(),
	.sumout(\fb|Add4~41_sumout ),
	.cout(\fb|Add4~42 ),
	.shareout(\fb|Add4~43 ));
// synopsys translate_off
defparam \fb|Add4~41 .extended_lut = "off";
defparam \fb|Add4~41 .lut_mask = 64'h00000033000033CC;
defparam \fb|Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N15
cyclonev_lcell_comb \fb|Add4~45 (
// Equation(s):
// \fb|Add4~45_sumout  = SUM(( !\fb|vcount [5] $ (!\fb|vcount [3]) ) + ( \fb|Add4~43  ) + ( \fb|Add4~42  ))
// \fb|Add4~46  = CARRY(( !\fb|vcount [5] $ (!\fb|vcount [3]) ) + ( \fb|Add4~43  ) + ( \fb|Add4~42  ))
// \fb|Add4~47  = SHARE((\fb|vcount [5] & \fb|vcount [3]))

	.dataa(!\fb|vcount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|vcount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~42 ),
	.sharein(\fb|Add4~43 ),
	.combout(),
	.sumout(\fb|Add4~45_sumout ),
	.cout(\fb|Add4~46 ),
	.shareout(\fb|Add4~47 ));
// synopsys translate_off
defparam \fb|Add4~45 .extended_lut = "off";
defparam \fb|Add4~45 .lut_mask = 64'h00000055000055AA;
defparam \fb|Add4~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N18
cyclonev_lcell_comb \fb|Add4~17 (
// Equation(s):
// \fb|Add4~17_sumout  = SUM(( !\fb|vcount [4] $ (!\fb|vcount [6]) ) + ( \fb|Add4~47  ) + ( \fb|Add4~46  ))
// \fb|Add4~18  = CARRY(( !\fb|vcount [4] $ (!\fb|vcount [6]) ) + ( \fb|Add4~47  ) + ( \fb|Add4~46  ))
// \fb|Add4~19  = SHARE((\fb|vcount [4] & \fb|vcount [6]))

	.dataa(gnd),
	.datab(!\fb|vcount [4]),
	.datac(gnd),
	.datad(!\fb|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~46 ),
	.sharein(\fb|Add4~47 ),
	.combout(),
	.sumout(\fb|Add4~17_sumout ),
	.cout(\fb|Add4~18 ),
	.shareout(\fb|Add4~19 ));
// synopsys translate_off
defparam \fb|Add4~17 .extended_lut = "off";
defparam \fb|Add4~17 .lut_mask = 64'h00000033000033CC;
defparam \fb|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N21
cyclonev_lcell_comb \fb|Add4~21 (
// Equation(s):
// \fb|Add4~21_sumout  = SUM(( !\fb|vcount [5] $ (!\fb|vcount [7]) ) + ( \fb|Add4~19  ) + ( \fb|Add4~18  ))
// \fb|Add4~22  = CARRY(( !\fb|vcount [5] $ (!\fb|vcount [7]) ) + ( \fb|Add4~19  ) + ( \fb|Add4~18  ))
// \fb|Add4~23  = SHARE((\fb|vcount [5] & \fb|vcount [7]))

	.dataa(!\fb|vcount [5]),
	.datab(gnd),
	.datac(!\fb|vcount [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~18 ),
	.sharein(\fb|Add4~19 ),
	.combout(),
	.sumout(\fb|Add4~21_sumout ),
	.cout(\fb|Add4~22 ),
	.shareout(\fb|Add4~23 ));
// synopsys translate_off
defparam \fb|Add4~21 .extended_lut = "off";
defparam \fb|Add4~21 .lut_mask = 64'h0000050500005A5A;
defparam \fb|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N24
cyclonev_lcell_comb \fb|Add4~13 (
// Equation(s):
// \fb|Add4~13_sumout  = SUM(( !\fb|vcount [8] $ (!\fb|vcount [6]) ) + ( \fb|Add4~23  ) + ( \fb|Add4~22  ))
// \fb|Add4~14  = CARRY(( !\fb|vcount [8] $ (!\fb|vcount [6]) ) + ( \fb|Add4~23  ) + ( \fb|Add4~22  ))
// \fb|Add4~15  = SHARE((\fb|vcount [8] & \fb|vcount [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|vcount [8]),
	.datad(!\fb|vcount [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~22 ),
	.sharein(\fb|Add4~23 ),
	.combout(),
	.sumout(\fb|Add4~13_sumout ),
	.cout(\fb|Add4~14 ),
	.shareout(\fb|Add4~15 ));
// synopsys translate_off
defparam \fb|Add4~13 .extended_lut = "off";
defparam \fb|Add4~13 .lut_mask = 64'h0000000F00000FF0;
defparam \fb|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N27
cyclonev_lcell_comb \fb|Add4~9 (
// Equation(s):
// \fb|Add4~9_sumout  = SUM(( !\fb|vcount[7]~DUPLICATE_q  $ (!\fb|vcount [9]) ) + ( \fb|Add4~15  ) + ( \fb|Add4~14  ))
// \fb|Add4~10  = CARRY(( !\fb|vcount[7]~DUPLICATE_q  $ (!\fb|vcount [9]) ) + ( \fb|Add4~15  ) + ( \fb|Add4~14  ))
// \fb|Add4~11  = SHARE((\fb|vcount[7]~DUPLICATE_q  & \fb|vcount [9]))

	.dataa(!\fb|vcount[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\fb|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~14 ),
	.sharein(\fb|Add4~15 ),
	.combout(),
	.sumout(\fb|Add4~9_sumout ),
	.cout(\fb|Add4~10 ),
	.shareout(\fb|Add4~11 ));
// synopsys translate_off
defparam \fb|Add4~9 .extended_lut = "off";
defparam \fb|Add4~9 .lut_mask = 64'h0000050500005A5A;
defparam \fb|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N30
cyclonev_lcell_comb \fb|Add4~5 (
// Equation(s):
// \fb|Add4~5_sumout  = SUM(( \fb|vcount [8] ) + ( \fb|Add4~11  ) + ( \fb|Add4~10  ))
// \fb|Add4~6  = CARRY(( \fb|vcount [8] ) + ( \fb|Add4~11  ) + ( \fb|Add4~10  ))
// \fb|Add4~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|vcount [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~10 ),
	.sharein(\fb|Add4~11 ),
	.combout(),
	.sumout(\fb|Add4~5_sumout ),
	.cout(\fb|Add4~6 ),
	.shareout(\fb|Add4~7 ));
// synopsys translate_off
defparam \fb|Add4~5 .extended_lut = "off";
defparam \fb|Add4~5 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N33
cyclonev_lcell_comb \fb|Add4~1 (
// Equation(s):
// \fb|Add4~1_sumout  = SUM(( \fb|vcount [9] ) + ( \fb|Add4~7  ) + ( \fb|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fb|vcount [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add4~6 ),
	.sharein(\fb|Add4~7 ),
	.combout(),
	.sumout(\fb|Add4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add4~1 .extended_lut = "off";
defparam \fb|Add4~1 .lut_mask = 64'h0000000000000F0F;
defparam \fb|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y72_N35
dffeas \fb|framebuffer_rtl_0|auto_generated|address_reg_b[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|framebuffer_rtl_0|auto_generated|address_reg_b [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[5] .is_wysiwyg = "true";
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N28
dffeas \fb|framebuffer_rtl_0|auto_generated|address_reg_b[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y72_N23
dffeas \display|ps[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|ps[0] .is_wysiwyg = "true";
defparam \display|ps[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N0
cyclonev_lcell_comb \display|clr|Add0~21 (
// Equation(s):
// \display|clr|Add0~21_sumout  = SUM(( \display|clr|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \display|clr|Add0~22  = CARRY(( \display|clr|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|y[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~21_sumout ),
	.cout(\display|clr|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~21 .extended_lut = "off";
defparam \display|clr|Add0~21 .lut_mask = 64'h0000000000000F0F;
defparam \display|clr|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N12
cyclonev_lcell_comb \display|clr|y[0]~feeder (
// Equation(s):
// \display|clr|y[0]~feeder_combout  = ( \display|clr|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|clr|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|clr|y[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|y[0]~feeder .extended_lut = "off";
defparam \display|clr|y[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|clr|y[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N0
cyclonev_lcell_comb \display|clr|Add1~1 (
// Equation(s):
// \display|clr|Add1~1_sumout  = SUM(( \display|clr|x [0] ) + ( VCC ) + ( !VCC ))
// \display|clr|Add1~2  = CARRY(( \display|clr|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~1_sumout ),
	.cout(\display|clr|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~1 .extended_lut = "off";
defparam \display|clr|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \display|clr|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N1
dffeas \display|clr|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[0] .is_wysiwyg = "true";
defparam \display|clr|x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N3
cyclonev_lcell_comb \display|clr|Add1~5 (
// Equation(s):
// \display|clr|Add1~5_sumout  = SUM(( \display|clr|x [1] ) + ( GND ) + ( \display|clr|Add1~2  ))
// \display|clr|Add1~6  = CARRY(( \display|clr|x [1] ) + ( GND ) + ( \display|clr|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~5_sumout ),
	.cout(\display|clr|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~5 .extended_lut = "off";
defparam \display|clr|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N4
dffeas \display|clr|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[1] .is_wysiwyg = "true";
defparam \display|clr|x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N6
cyclonev_lcell_comb \display|clr|Add1~9 (
// Equation(s):
// \display|clr|Add1~9_sumout  = SUM(( \display|clr|x [2] ) + ( GND ) + ( \display|clr|Add1~6  ))
// \display|clr|Add1~10  = CARRY(( \display|clr|x [2] ) + ( GND ) + ( \display|clr|Add1~6  ))

	.dataa(gnd),
	.datab(!\display|clr|x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~9_sumout ),
	.cout(\display|clr|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~9 .extended_lut = "off";
defparam \display|clr|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \display|clr|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N8
dffeas \display|clr|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[2] .is_wysiwyg = "true";
defparam \display|clr|x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N9
cyclonev_lcell_comb \display|clr|Add1~13 (
// Equation(s):
// \display|clr|Add1~13_sumout  = SUM(( \display|clr|x [3] ) + ( GND ) + ( \display|clr|Add1~10  ))
// \display|clr|Add1~14  = CARRY(( \display|clr|x [3] ) + ( GND ) + ( \display|clr|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|clr|x [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~13_sumout ),
	.cout(\display|clr|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~13 .extended_lut = "off";
defparam \display|clr|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|clr|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N10
dffeas \display|clr|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[3] .is_wysiwyg = "true";
defparam \display|clr|x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N12
cyclonev_lcell_comb \display|clr|Add1~17 (
// Equation(s):
// \display|clr|Add1~17_sumout  = SUM(( \display|clr|x[4]~DUPLICATE_q  ) + ( GND ) + ( \display|clr|Add1~14  ))
// \display|clr|Add1~18  = CARRY(( \display|clr|x[4]~DUPLICATE_q  ) + ( GND ) + ( \display|clr|Add1~14  ))

	.dataa(gnd),
	.datab(!\display|clr|x[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~17_sumout ),
	.cout(\display|clr|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~17 .extended_lut = "off";
defparam \display|clr|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \display|clr|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N14
dffeas \display|clr|x[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \display|clr|x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N15
cyclonev_lcell_comb \display|clr|Add1~21 (
// Equation(s):
// \display|clr|Add1~21_sumout  = SUM(( \display|clr|x [5] ) + ( GND ) + ( \display|clr|Add1~18  ))
// \display|clr|Add1~22  = CARRY(( \display|clr|x [5] ) + ( GND ) + ( \display|clr|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~21_sumout ),
	.cout(\display|clr|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~21 .extended_lut = "off";
defparam \display|clr|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N17
dffeas \display|clr|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[5] .is_wysiwyg = "true";
defparam \display|clr|x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N18
cyclonev_lcell_comb \display|clr|Add1~25 (
// Equation(s):
// \display|clr|Add1~25_sumout  = SUM(( \display|clr|x [6] ) + ( GND ) + ( \display|clr|Add1~22  ))
// \display|clr|Add1~26  = CARRY(( \display|clr|x [6] ) + ( GND ) + ( \display|clr|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~25_sumout ),
	.cout(\display|clr|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~25 .extended_lut = "off";
defparam \display|clr|Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N20
dffeas \display|clr|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[6] .is_wysiwyg = "true";
defparam \display|clr|x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N21
cyclonev_lcell_comb \display|clr|Add1~37 (
// Equation(s):
// \display|clr|Add1~37_sumout  = SUM(( \display|clr|x [7] ) + ( GND ) + ( \display|clr|Add1~26  ))
// \display|clr|Add1~38  = CARRY(( \display|clr|x [7] ) + ( GND ) + ( \display|clr|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|x [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~37_sumout ),
	.cout(\display|clr|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~37 .extended_lut = "off";
defparam \display|clr|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N22
dffeas \display|clr|x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[7] .is_wysiwyg = "true";
defparam \display|clr|x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N24
cyclonev_lcell_comb \display|clr|Add1~29 (
// Equation(s):
// \display|clr|Add1~29_sumout  = SUM(( \display|clr|x [8] ) + ( GND ) + ( \display|clr|Add1~38  ))
// \display|clr|Add1~30  = CARRY(( \display|clr|x [8] ) + ( GND ) + ( \display|clr|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|x [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~29_sumout ),
	.cout(\display|clr|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~29 .extended_lut = "off";
defparam \display|clr|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N26
dffeas \display|clr|x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[8] .is_wysiwyg = "true";
defparam \display|clr|x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N27
cyclonev_lcell_comb \display|clr|Add1~33 (
// Equation(s):
// \display|clr|Add1~33_sumout  = SUM(( \display|clr|x [9] ) + ( GND ) + ( \display|clr|Add1~30  ))
// \display|clr|Add1~34  = CARRY(( \display|clr|x [9] ) + ( GND ) + ( \display|clr|Add1~30  ))

	.dataa(!\display|clr|x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~33_sumout ),
	.cout(\display|clr|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~33 .extended_lut = "off";
defparam \display|clr|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \display|clr|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N29
dffeas \display|clr|x[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[9] .is_wysiwyg = "true";
defparam \display|clr|x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N54
cyclonev_lcell_comb \display|clr|Equal0~0 (
// Equation(s):
// \display|clr|Equal0~0_combout  = ( \display|clr|x [9] & ( !\display|clr|x [7] & ( (\display|clr|x [6] & (\display|clr|x[4]~DUPLICATE_q  & \display|clr|x [3])) ) ) )

	.dataa(!\display|clr|x [6]),
	.datab(!\display|clr|x[4]~DUPLICATE_q ),
	.datac(!\display|clr|x [3]),
	.datad(gnd),
	.datae(!\display|clr|x [9]),
	.dataf(!\display|clr|x [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|clr|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|Equal0~0 .extended_lut = "off";
defparam \display|clr|Equal0~0 .lut_mask = 64'h0000010100000000;
defparam \display|clr|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N30
cyclonev_lcell_comb \display|clr|Add1~41 (
// Equation(s):
// \display|clr|Add1~41_sumout  = SUM(( \display|clr|x [10] ) + ( GND ) + ( \display|clr|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add1~41 .extended_lut = "off";
defparam \display|clr|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N57
cyclonev_lcell_comb \display|clr|x[10]~feeder (
// Equation(s):
// \display|clr|x[10]~feeder_combout  = ( \display|clr|Add1~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|clr|Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|clr|x[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|x[10]~feeder .extended_lut = "off";
defparam \display|clr|x[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \display|clr|x[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y72_N58
dffeas \display|clr|x[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|x[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[10] .is_wysiwyg = "true";
defparam \display|clr|x[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N42
cyclonev_lcell_comb \display|clr|Equal0~1 (
// Equation(s):
// \display|clr|Equal0~1_combout  = ( \display|clr|x [1] & ( (\display|clr|x [2] & (!\display|clr|x [10] & \display|clr|x [0])) ) )

	.dataa(gnd),
	.datab(!\display|clr|x [2]),
	.datac(!\display|clr|x [10]),
	.datad(!\display|clr|x [0]),
	.datae(gnd),
	.dataf(!\display|clr|x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|clr|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|Equal0~1 .extended_lut = "off";
defparam \display|clr|Equal0~1 .lut_mask = 64'h0000000000300030;
defparam \display|clr|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N48
cyclonev_lcell_comb \display|clr|x[3]~0 (
// Equation(s):
// \display|clr|x[3]~0_combout  = ( \display|clr|x [5] & ( (!\display|ps [0]) # ((\display|clr|Equal0~0_combout  & (!\display|clr|x [8] & \display|clr|Equal0~1_combout ))) ) ) # ( !\display|clr|x [5] & ( !\display|ps [0] ) )

	.dataa(!\display|clr|Equal0~0_combout ),
	.datab(!\display|ps [0]),
	.datac(!\display|clr|x [8]),
	.datad(!\display|clr|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\display|clr|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|clr|x[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|x[3]~0 .extended_lut = "off";
defparam \display|clr|x[3]~0 .lut_mask = 64'hCCCCCCCCCCDCCCDC;
defparam \display|clr|x[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N13
dffeas \display|clr|y[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \display|clr|y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N3
cyclonev_lcell_comb \display|clr|Add0~25 (
// Equation(s):
// \display|clr|Add0~25_sumout  = SUM(( \display|clr|y [1] ) + ( GND ) + ( \display|clr|Add0~22  ))
// \display|clr|Add0~26  = CARRY(( \display|clr|y [1] ) + ( GND ) + ( \display|clr|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~25_sumout ),
	.cout(\display|clr|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~25 .extended_lut = "off";
defparam \display|clr|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N8
dffeas \display|clr|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|clr|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(vcc),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[1] .is_wysiwyg = "true";
defparam \display|clr|y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N6
cyclonev_lcell_comb \display|clr|Add0~29 (
// Equation(s):
// \display|clr|Add0~29_sumout  = SUM(( \display|clr|y [2] ) + ( GND ) + ( \display|clr|Add0~26  ))
// \display|clr|Add0~30  = CARRY(( \display|clr|y [2] ) + ( GND ) + ( \display|clr|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~29_sumout ),
	.cout(\display|clr|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~29 .extended_lut = "off";
defparam \display|clr|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y72_N7
dffeas \display|clr|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[2] .is_wysiwyg = "true";
defparam \display|clr|y[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N9
cyclonev_lcell_comb \display|clr|Add0~33 (
// Equation(s):
// \display|clr|Add0~33_sumout  = SUM(( \display|clr|y [3] ) + ( GND ) + ( \display|clr|Add0~30  ))
// \display|clr|Add0~34  = CARRY(( \display|clr|y [3] ) + ( GND ) + ( \display|clr|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|clr|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~33_sumout ),
	.cout(\display|clr|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~33 .extended_lut = "off";
defparam \display|clr|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|clr|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N4
dffeas \display|clr|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|clr|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(vcc),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[3] .is_wysiwyg = "true";
defparam \display|clr|y[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N12
cyclonev_lcell_comb \display|clr|Add0~37 (
// Equation(s):
// \display|clr|Add0~37_sumout  = SUM(( \display|clr|y [4] ) + ( GND ) + ( \display|clr|Add0~34  ))
// \display|clr|Add0~38  = CARRY(( \display|clr|y [4] ) + ( GND ) + ( \display|clr|Add0~34  ))

	.dataa(gnd),
	.datab(!\display|clr|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~37_sumout ),
	.cout(\display|clr|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~37 .extended_lut = "off";
defparam \display|clr|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \display|clr|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y72_N14
dffeas \display|clr|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[4] .is_wysiwyg = "true";
defparam \display|clr|y[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N15
cyclonev_lcell_comb \display|clr|Add0~41 (
// Equation(s):
// \display|clr|Add0~41_sumout  = SUM(( \display|clr|y [5] ) + ( GND ) + ( \display|clr|Add0~38  ))
// \display|clr|Add0~42  = CARRY(( \display|clr|y [5] ) + ( GND ) + ( \display|clr|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~41_sumout ),
	.cout(\display|clr|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~41 .extended_lut = "off";
defparam \display|clr|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y72_N16
dffeas \display|clr|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[5] .is_wysiwyg = "true";
defparam \display|clr|y[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N18
cyclonev_lcell_comb \display|clr|Add0~9 (
// Equation(s):
// \display|clr|Add0~9_sumout  = SUM(( \display|clr|y [6] ) + ( GND ) + ( \display|clr|Add0~42  ))
// \display|clr|Add0~10  = CARRY(( \display|clr|y [6] ) + ( GND ) + ( \display|clr|Add0~42  ))

	.dataa(gnd),
	.datab(!\display|clr|y [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~9_sumout ),
	.cout(\display|clr|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~9 .extended_lut = "off";
defparam \display|clr|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \display|clr|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y72_N19
dffeas \display|clr|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[6] .is_wysiwyg = "true";
defparam \display|clr|y[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N21
cyclonev_lcell_comb \display|clr|Add0~1 (
// Equation(s):
// \display|clr|Add0~1_sumout  = SUM(( \display|clr|y[7]~DUPLICATE_q  ) + ( GND ) + ( \display|clr|Add0~10  ))
// \display|clr|Add0~2  = CARRY(( \display|clr|y[7]~DUPLICATE_q  ) + ( GND ) + ( \display|clr|Add0~10  ))

	.dataa(!\display|clr|y[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~1_sumout ),
	.cout(\display|clr|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~1 .extended_lut = "off";
defparam \display|clr|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \display|clr|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N24
cyclonev_lcell_comb \display|clr|Add0~5 (
// Equation(s):
// \display|clr|Add0~5_sumout  = SUM(( \display|clr|y [8] ) + ( GND ) + ( \display|clr|Add0~2  ))
// \display|clr|Add0~6  = CARRY(( \display|clr|y [8] ) + ( GND ) + ( \display|clr|Add0~2  ))

	.dataa(gnd),
	.datab(!\display|clr|y [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~5_sumout ),
	.cout(\display|clr|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~5 .extended_lut = "off";
defparam \display|clr|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \display|clr|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y72_N25
dffeas \display|clr|y[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[8] .is_wysiwyg = "true";
defparam \display|clr|y[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N27
cyclonev_lcell_comb \display|clr|Add0~13 (
// Equation(s):
// \display|clr|Add0~13_sumout  = SUM(( \display|clr|y[9]~DUPLICATE_q  ) + ( GND ) + ( \display|clr|Add0~6  ))
// \display|clr|Add0~14  = CARRY(( \display|clr|y[9]~DUPLICATE_q  ) + ( GND ) + ( \display|clr|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|y[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~13_sumout ),
	.cout(\display|clr|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~13 .extended_lut = "off";
defparam \display|clr|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y72_N28
dffeas \display|clr|y[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[9]~DUPLICATE .is_wysiwyg = "true";
defparam \display|clr|y[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N42
cyclonev_lcell_comb \display|clr|Equal1~1 (
// Equation(s):
// \display|clr|Equal1~1_combout  = ( \display|clr|y [2] & ( \display|clr|y [1] & ( (!\display|clr|y[9]~DUPLICATE_q  & \display|clr|y[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\display|clr|y[9]~DUPLICATE_q ),
	.datac(!\display|clr|y[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\display|clr|y [2]),
	.dataf(!\display|clr|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|clr|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|Equal1~1 .extended_lut = "off";
defparam \display|clr|Equal1~1 .lut_mask = 64'h0000000000000C0C;
defparam \display|clr|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N36
cyclonev_lcell_comb \display|clr|Equal1~0 (
// Equation(s):
// \display|clr|Equal1~0_combout  = ( \display|clr|y[7]~DUPLICATE_q  & ( !\display|clr|y [5] & ( (\display|clr|y [6] & (\display|clr|y [4] & \display|clr|y [8])) ) ) )

	.dataa(gnd),
	.datab(!\display|clr|y [6]),
	.datac(!\display|clr|y [4]),
	.datad(!\display|clr|y [8]),
	.datae(!\display|clr|y[7]~DUPLICATE_q ),
	.dataf(!\display|clr|y [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|clr|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|Equal1~0 .extended_lut = "off";
defparam \display|clr|Equal1~0 .lut_mask = 64'h0000000300000000;
defparam \display|clr|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N30
cyclonev_lcell_comb \display|clr|Add0~17 (
// Equation(s):
// \display|clr|Add0~17_sumout  = SUM(( \display|clr|y [10] ) + ( GND ) + ( \display|clr|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|clr|y [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|clr|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|clr|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|Add0~17 .extended_lut = "off";
defparam \display|clr|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|clr|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y72_N31
dffeas \display|clr|y[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[10] .is_wysiwyg = "true";
defparam \display|clr|y[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y72_N48
cyclonev_lcell_comb \display|clr|y[4]~0 (
// Equation(s):
// \display|clr|y[4]~0_combout  = ( !\display|ps [0] & ( \display|clr|y [10] ) ) # ( \display|ps [0] & ( !\display|clr|y [10] & ( (\display|clr|y [3] & (\display|clr|Equal1~1_combout  & \display|clr|Equal1~0_combout )) ) ) ) # ( !\display|ps [0] & ( 
// !\display|clr|y [10] ) )

	.dataa(!\display|clr|y [3]),
	.datab(!\display|clr|Equal1~1_combout ),
	.datac(!\display|clr|Equal1~0_combout ),
	.datad(gnd),
	.datae(!\display|ps [0]),
	.dataf(!\display|clr|y [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|clr|y[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|clr|y[4]~0 .extended_lut = "off";
defparam \display|clr|y[4]~0 .lut_mask = 64'hFFFF0101FFFF0000;
defparam \display|clr|y[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N17
dffeas \display|clr|y[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|clr|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(vcc),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[7]~DUPLICATE .is_wysiwyg = "true";
defparam \display|clr|y[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y72_N16
dffeas \display|clr|y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\display|clr|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(vcc),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[7] .is_wysiwyg = "true";
defparam \display|clr|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N18
cyclonev_lcell_comb \display|bird_coords|ps~0 (
// Equation(s):
// \display|bird_coords|ps~0_combout  = ( \display|bird_coords|ps [0] & ( !\SW[0]~input_o  & ( (!\display|bird_coords|always0~2_combout  & !\display|bird_coords|ps [1]) ) ) ) # ( !\display|bird_coords|ps [0] & ( !\SW[0]~input_o  & ( (!\display|ps [0] & 
// !\display|bird_coords|ps [1]) ) ) )

	.dataa(!\display|ps [0]),
	.datab(!\display|bird_coords|always0~2_combout ),
	.datac(!\display|bird_coords|ps [1]),
	.datad(gnd),
	.datae(!\display|bird_coords|ps [0]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|bird_coords|ps~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|ps~0 .extended_lut = "off";
defparam \display|bird_coords|ps~0 .lut_mask = 64'hA0A0C0C000000000;
defparam \display|bird_coords|ps~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N20
dffeas \display|bird_coords|ps[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|ps~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|ps [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|ps[0] .is_wysiwyg = "true";
defparam \display|bird_coords|ps[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N30
cyclonev_lcell_comb \display|bird_coords|Add1~1 (
// Equation(s):
// \display|bird_coords|Add1~1_sumout  = SUM(( \display|bird_coords|col [0] ) + ( VCC ) + ( !VCC ))
// \display|bird_coords|Add1~2  = CARRY(( \display|bird_coords|col [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add1~1_sumout ),
	.cout(\display|bird_coords|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add1~1 .extended_lut = "off";
defparam \display|bird_coords|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \display|bird_coords|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N43
dffeas \display|bird_coords|col[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[4] .is_wysiwyg = "true";
defparam \display|bird_coords|col[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N33
cyclonev_lcell_comb \display|bird_coords|Add1~5 (
// Equation(s):
// \display|bird_coords|Add1~5_sumout  = SUM(( \display|bird_coords|col [1] ) + ( GND ) + ( \display|bird_coords|Add1~2  ))
// \display|bird_coords|Add1~6  = CARRY(( \display|bird_coords|col [1] ) + ( GND ) + ( \display|bird_coords|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add1~5_sumout ),
	.cout(\display|bird_coords|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add1~5 .extended_lut = "off";
defparam \display|bird_coords|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N34
dffeas \display|bird_coords|col[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[1] .is_wysiwyg = "true";
defparam \display|bird_coords|col[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N36
cyclonev_lcell_comb \display|bird_coords|Add1~17 (
// Equation(s):
// \display|bird_coords|Add1~17_sumout  = SUM(( \display|bird_coords|col [2] ) + ( GND ) + ( \display|bird_coords|Add1~6  ))
// \display|bird_coords|Add1~18  = CARRY(( \display|bird_coords|col [2] ) + ( GND ) + ( \display|bird_coords|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add1~17_sumout ),
	.cout(\display|bird_coords|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add1~17 .extended_lut = "off";
defparam \display|bird_coords|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N38
dffeas \display|bird_coords|col[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[2] .is_wysiwyg = "true";
defparam \display|bird_coords|col[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N39
cyclonev_lcell_comb \display|bird_coords|Add1~21 (
// Equation(s):
// \display|bird_coords|Add1~21_sumout  = SUM(( \display|bird_coords|col [3] ) + ( GND ) + ( \display|bird_coords|Add1~18  ))
// \display|bird_coords|Add1~22  = CARRY(( \display|bird_coords|col [3] ) + ( GND ) + ( \display|bird_coords|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add1~21_sumout ),
	.cout(\display|bird_coords|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add1~21 .extended_lut = "off";
defparam \display|bird_coords|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N41
dffeas \display|bird_coords|col[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[3] .is_wysiwyg = "true";
defparam \display|bird_coords|col[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N42
cyclonev_lcell_comb \display|bird_coords|Add1~9 (
// Equation(s):
// \display|bird_coords|Add1~9_sumout  = SUM(( \display|bird_coords|col [4] ) + ( GND ) + ( \display|bird_coords|Add1~22  ))
// \display|bird_coords|Add1~10  = CARRY(( \display|bird_coords|col [4] ) + ( GND ) + ( \display|bird_coords|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add1~9_sumout ),
	.cout(\display|bird_coords|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add1~9 .extended_lut = "off";
defparam \display|bird_coords|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N44
dffeas \display|bird_coords|col[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[4]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|col[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y73_N49
dffeas \display|bird_coords|col[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[6] .is_wysiwyg = "true";
defparam \display|bird_coords|col[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N45
cyclonev_lcell_comb \display|bird_coords|Add1~13 (
// Equation(s):
// \display|bird_coords|Add1~13_sumout  = SUM(( \display|bird_coords|col [5] ) + ( GND ) + ( \display|bird_coords|Add1~10  ))
// \display|bird_coords|Add1~14  = CARRY(( \display|bird_coords|col [5] ) + ( GND ) + ( \display|bird_coords|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add1~13_sumout ),
	.cout(\display|bird_coords|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add1~13 .extended_lut = "off";
defparam \display|bird_coords|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N46
dffeas \display|bird_coords|col[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[5] .is_wysiwyg = "true";
defparam \display|bird_coords|col[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N48
cyclonev_lcell_comb \display|bird_coords|Add1~25 (
// Equation(s):
// \display|bird_coords|Add1~25_sumout  = SUM(( \display|bird_coords|col [6] ) + ( GND ) + ( \display|bird_coords|Add1~14  ))
// \display|bird_coords|Add1~26  = CARRY(( \display|bird_coords|col [6] ) + ( GND ) + ( \display|bird_coords|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add1~25_sumout ),
	.cout(\display|bird_coords|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add1~25 .extended_lut = "off";
defparam \display|bird_coords|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N50
dffeas \display|bird_coords|col[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[6]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|col[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N51
cyclonev_lcell_comb \display|bird_coords|Add1~29 (
// Equation(s):
// \display|bird_coords|Add1~29_sumout  = SUM(( \display|bird_coords|col [7] ) + ( GND ) + ( \display|bird_coords|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add1~29 .extended_lut = "off";
defparam \display|bird_coords|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N52
dffeas \display|bird_coords|col[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[7] .is_wysiwyg = "true";
defparam \display|bird_coords|col[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y73_N40
dffeas \display|bird_coords|col[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[3]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|col[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N57
cyclonev_lcell_comb \display|bird_coords|Equal6~0 (
// Equation(s):
// \display|bird_coords|Equal6~0_combout  = ( !\display|bird_coords|col [1] & ( !\display|bird_coords|col [2] & ( (!\display|bird_coords|col[6]~DUPLICATE_q  & (!\display|bird_coords|col [7] & !\display|bird_coords|col[3]~DUPLICATE_q )) ) ) )

	.dataa(!\display|bird_coords|col[6]~DUPLICATE_q ),
	.datab(!\display|bird_coords|col [7]),
	.datac(!\display|bird_coords|col[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\display|bird_coords|col [1]),
	.dataf(!\display|bird_coords|col [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|bird_coords|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Equal6~0 .extended_lut = "off";
defparam \display|bird_coords|Equal6~0 .lut_mask = 64'h8080000000000000;
defparam \display|bird_coords|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N42
cyclonev_lcell_comb \display|bird_coords|col[2]~0 (
// Equation(s):
// \display|bird_coords|col[2]~0_combout  = ( \display|bird_coords|col [5] & ( \display|bird_coords|ps [0] & ( (!\display|bird_coords|col[4]~DUPLICATE_q  & (\display|bird_coords|col [0] & \display|bird_coords|Equal6~0_combout )) ) ) ) # ( 
// \display|bird_coords|col [5] & ( !\display|bird_coords|ps [0] & ( (!\display|bird_coords|ps [1]) # ((!\display|bird_coords|col[4]~DUPLICATE_q  & (\display|bird_coords|col [0] & \display|bird_coords|Equal6~0_combout ))) ) ) ) # ( !\display|bird_coords|col 
// [5] & ( !\display|bird_coords|ps [0] & ( !\display|bird_coords|ps [1] ) ) )

	.dataa(!\display|bird_coords|col[4]~DUPLICATE_q ),
	.datab(!\display|bird_coords|ps [1]),
	.datac(!\display|bird_coords|col [0]),
	.datad(!\display|bird_coords|Equal6~0_combout ),
	.datae(!\display|bird_coords|col [5]),
	.dataf(!\display|bird_coords|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|bird_coords|col[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|col[2]~0 .extended_lut = "off";
defparam \display|bird_coords|col[2]~0 .lut_mask = 64'hCCCCCCCE0000000A;
defparam \display|bird_coords|col[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N31
dffeas \display|bird_coords|col[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[0] .is_wysiwyg = "true";
defparam \display|bird_coords|col[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y73_N47
dffeas \display|bird_coords|col[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|col[2]~0_combout ),
	.sload(gnd),
	.ena(!\display|bird_coords|ps [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|col[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|col[5]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|col[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N54
cyclonev_lcell_comb \display|bird_coords|row[2]~0 (
// Equation(s):
// \display|bird_coords|row[2]~0_combout  = ( \display|bird_coords|col[5]~DUPLICATE_q  & ( \display|bird_coords|Equal6~0_combout  & ( (!\display|bird_coords|ps [1] & ((!\display|bird_coords|ps [0]) # ((\display|bird_coords|col [0] & 
// !\display|bird_coords|col[4]~DUPLICATE_q )))) ) ) ) # ( !\display|bird_coords|col[5]~DUPLICATE_q  & ( \display|bird_coords|Equal6~0_combout  & ( (!\display|bird_coords|ps [1] & !\display|bird_coords|ps [0]) ) ) ) # ( 
// \display|bird_coords|col[5]~DUPLICATE_q  & ( !\display|bird_coords|Equal6~0_combout  & ( (!\display|bird_coords|ps [1] & !\display|bird_coords|ps [0]) ) ) ) # ( !\display|bird_coords|col[5]~DUPLICATE_q  & ( !\display|bird_coords|Equal6~0_combout  & ( 
// (!\display|bird_coords|ps [1] & !\display|bird_coords|ps [0]) ) ) )

	.dataa(!\display|bird_coords|ps [1]),
	.datab(!\display|bird_coords|ps [0]),
	.datac(!\display|bird_coords|col [0]),
	.datad(!\display|bird_coords|col[4]~DUPLICATE_q ),
	.datae(!\display|bird_coords|col[5]~DUPLICATE_q ),
	.dataf(!\display|bird_coords|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|bird_coords|row[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|row[2]~0 .extended_lut = "off";
defparam \display|bird_coords|row[2]~0 .lut_mask = 64'h8888888888888A88;
defparam \display|bird_coords|row[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N49
dffeas \display|bird_coords|row[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row [6]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[6] .is_wysiwyg = "true";
defparam \display|bird_coords|row[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N30
cyclonev_lcell_comb \display|bird_coords|Add0~9 (
// Equation(s):
// \display|bird_coords|Add0~9_sumout  = SUM(( \display|bird_coords|row [0] ) + ( VCC ) + ( !VCC ))
// \display|bird_coords|Add0~10  = CARRY(( \display|bird_coords|row [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add0~9_sumout ),
	.cout(\display|bird_coords|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add0~9 .extended_lut = "off";
defparam \display|bird_coords|Add0~9 .lut_mask = 64'h00000000000000FF;
defparam \display|bird_coords|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N32
dffeas \display|bird_coords|row[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[0] .is_wysiwyg = "true";
defparam \display|bird_coords|row[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N33
cyclonev_lcell_comb \display|bird_coords|Add0~17 (
// Equation(s):
// \display|bird_coords|Add0~17_sumout  = SUM(( \display|bird_coords|row [1] ) + ( GND ) + ( \display|bird_coords|Add0~10  ))
// \display|bird_coords|Add0~18  = CARRY(( \display|bird_coords|row [1] ) + ( GND ) + ( \display|bird_coords|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add0~17_sumout ),
	.cout(\display|bird_coords|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add0~17 .extended_lut = "off";
defparam \display|bird_coords|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N34
dffeas \display|bird_coords|row[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[1] .is_wysiwyg = "true";
defparam \display|bird_coords|row[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N36
cyclonev_lcell_comb \display|bird_coords|Add0~21 (
// Equation(s):
// \display|bird_coords|Add0~21_sumout  = SUM(( \display|bird_coords|row [2] ) + ( GND ) + ( \display|bird_coords|Add0~18  ))
// \display|bird_coords|Add0~22  = CARRY(( \display|bird_coords|row [2] ) + ( GND ) + ( \display|bird_coords|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add0~21_sumout ),
	.cout(\display|bird_coords|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add0~21 .extended_lut = "off";
defparam \display|bird_coords|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N38
dffeas \display|bird_coords|row[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row [2]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[2] .is_wysiwyg = "true";
defparam \display|bird_coords|row[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N39
cyclonev_lcell_comb \display|bird_coords|Add0~1 (
// Equation(s):
// \display|bird_coords|Add0~1_sumout  = SUM(( \display|bird_coords|row [3] ) + ( GND ) + ( \display|bird_coords|Add0~22  ))
// \display|bird_coords|Add0~2  = CARRY(( \display|bird_coords|row [3] ) + ( GND ) + ( \display|bird_coords|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add0~1_sumout ),
	.cout(\display|bird_coords|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add0~1 .extended_lut = "off";
defparam \display|bird_coords|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N40
dffeas \display|bird_coords|row[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row [3]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[3] .is_wysiwyg = "true";
defparam \display|bird_coords|row[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N42
cyclonev_lcell_comb \display|bird_coords|Add0~5 (
// Equation(s):
// \display|bird_coords|Add0~5_sumout  = SUM(( \display|bird_coords|row [4] ) + ( GND ) + ( \display|bird_coords|Add0~2  ))
// \display|bird_coords|Add0~6  = CARRY(( \display|bird_coords|row [4] ) + ( GND ) + ( \display|bird_coords|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add0~5_sumout ),
	.cout(\display|bird_coords|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add0~5 .extended_lut = "off";
defparam \display|bird_coords|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N44
dffeas \display|bird_coords|row[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[4] .is_wysiwyg = "true";
defparam \display|bird_coords|row[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N45
cyclonev_lcell_comb \display|bird_coords|Add0~13 (
// Equation(s):
// \display|bird_coords|Add0~13_sumout  = SUM(( \display|bird_coords|row [5] ) + ( GND ) + ( \display|bird_coords|Add0~6  ))
// \display|bird_coords|Add0~14  = CARRY(( \display|bird_coords|row [5] ) + ( GND ) + ( \display|bird_coords|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add0~13_sumout ),
	.cout(\display|bird_coords|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add0~13 .extended_lut = "off";
defparam \display|bird_coords|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N47
dffeas \display|bird_coords|row[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row [5]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[5] .is_wysiwyg = "true";
defparam \display|bird_coords|row[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N48
cyclonev_lcell_comb \display|bird_coords|Add0~25 (
// Equation(s):
// \display|bird_coords|Add0~25_sumout  = SUM(( \display|bird_coords|row [6] ) + ( GND ) + ( \display|bird_coords|Add0~14  ))
// \display|bird_coords|Add0~26  = CARRY(( \display|bird_coords|row [6] ) + ( GND ) + ( \display|bird_coords|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add0~25_sumout ),
	.cout(\display|bird_coords|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add0~25 .extended_lut = "off";
defparam \display|bird_coords|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N50
dffeas \display|bird_coords|row[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[6]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|row[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y72_N46
dffeas \display|bird_coords|row[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[5]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|row[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N24
cyclonev_lcell_comb \display|bird_coords|always0~1 (
// Equation(s):
// \display|bird_coords|always0~1_combout  = ( \display|bird_coords|row [2] & ( \display|bird_coords|row [0] & ( (!\display|bird_coords|row[6]~DUPLICATE_q  & (!\display|bird_coords|row[5]~DUPLICATE_q  & (!\display|bird_coords|row[7]~DUPLICATE_q  & 
// \display|bird_coords|row [1]))) ) ) )

	.dataa(!\display|bird_coords|row[6]~DUPLICATE_q ),
	.datab(!\display|bird_coords|row[5]~DUPLICATE_q ),
	.datac(!\display|bird_coords|row[7]~DUPLICATE_q ),
	.datad(!\display|bird_coords|row [1]),
	.datae(!\display|bird_coords|row [2]),
	.dataf(!\display|bird_coords|row [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|bird_coords|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|always0~1 .extended_lut = "off";
defparam \display|bird_coords|always0~1 .lut_mask = 64'h0000000000000080;
defparam \display|bird_coords|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N41
dffeas \display|bird_coords|row[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[3]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|row[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y72_N43
dffeas \display|bird_coords|row[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[4]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|row[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N9
cyclonev_lcell_comb \display|bird_coords|always0~0 (
// Equation(s):
// \display|bird_coords|always0~0_combout  = ( \display|bird_coords|row[4]~DUPLICATE_q  & ( !\display|bird_coords|row[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|row[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|bird_coords|row[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|bird_coords|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|always0~0 .extended_lut = "off";
defparam \display|bird_coords|always0~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \display|bird_coords|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N18
cyclonev_lcell_comb \display|bird_coords|always0~2 (
// Equation(s):
// \display|bird_coords|always0~2_combout  = ( \display|bird_coords|always0~0_combout  & ( \display|bird_coords|Equal6~0_combout  & ( (\display|bird_coords|always0~1_combout  & (\display|bird_coords|col[5]~DUPLICATE_q  & (\display|bird_coords|col [0] & 
// !\display|bird_coords|col[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\display|bird_coords|always0~1_combout ),
	.datab(!\display|bird_coords|col[5]~DUPLICATE_q ),
	.datac(!\display|bird_coords|col [0]),
	.datad(!\display|bird_coords|col[4]~DUPLICATE_q ),
	.datae(!\display|bird_coords|always0~0_combout ),
	.dataf(!\display|bird_coords|Equal6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|bird_coords|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|always0~2 .extended_lut = "off";
defparam \display|bird_coords|always0~2 .lut_mask = 64'h0000000000000100;
defparam \display|bird_coords|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N27
cyclonev_lcell_comb \display|bird_coords|ps~1 (
// Equation(s):
// \display|bird_coords|ps~1_combout  = ( \display|bird_coords|ps [1] & ( !\SW[0]~input_o  & ( (!\display|ps [0] & !\display|bird_coords|ps [0]) ) ) ) # ( !\display|bird_coords|ps [1] & ( !\SW[0]~input_o  & ( (\display|bird_coords|always0~2_combout  & 
// \display|bird_coords|ps [0]) ) ) )

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|bird_coords|always0~2_combout ),
	.datad(!\display|bird_coords|ps [0]),
	.datae(!\display|bird_coords|ps [1]),
	.dataf(!\SW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|bird_coords|ps~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|ps~1 .extended_lut = "off";
defparam \display|bird_coords|ps~1 .lut_mask = 64'h000FAA0000000000;
defparam \display|bird_coords|ps~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y72_N29
dffeas \display|bird_coords|ps[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|ps~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|ps [1]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|ps[1] .is_wysiwyg = "true";
defparam \display|bird_coords|ps[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N6
cyclonev_lcell_comb \display|bird_coords|Equal1~0 (
// Equation(s):
// \display|bird_coords|Equal1~0_combout  = ( !\display|bird_coords|ps [0] & ( !\display|bird_coords|ps [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|ps [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|bird_coords|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|bird_coords|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Equal1~0 .extended_lut = "off";
defparam \display|bird_coords|Equal1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \display|bird_coords|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N52
dffeas \display|bird_coords|row[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row [7]),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[7] .is_wysiwyg = "true";
defparam \display|bird_coords|row[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N51
cyclonev_lcell_comb \display|bird_coords|Add0~29 (
// Equation(s):
// \display|bird_coords|Add0~29_sumout  = SUM(( \display|bird_coords|row [7] ) + ( GND ) + ( \display|bird_coords|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add0~29 .extended_lut = "off";
defparam \display|bird_coords|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N53
dffeas \display|bird_coords|row[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[7]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|row[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N0
cyclonev_lcell_comb \display|bird_coords|Add5~13 (
// Equation(s):
// \display|bird_coords|Add5~13_sumout  = SUM(( \display|bird_coords|row [3] ) + ( VCC ) + ( !VCC ))
// \display|bird_coords|Add5~14  = CARRY(( \display|bird_coords|row [3] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add5~13_sumout ),
	.cout(\display|bird_coords|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add5~13 .extended_lut = "off";
defparam \display|bird_coords|Add5~13 .lut_mask = 64'h00000000000000FF;
defparam \display|bird_coords|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N3
cyclonev_lcell_comb \display|bird_coords|Add5~17 (
// Equation(s):
// \display|bird_coords|Add5~17_sumout  = SUM(( \display|bird_coords|row [4] ) + ( GND ) + ( \display|bird_coords|Add5~14  ))
// \display|bird_coords|Add5~18  = CARRY(( \display|bird_coords|row [4] ) + ( GND ) + ( \display|bird_coords|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|row [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add5~17_sumout ),
	.cout(\display|bird_coords|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add5~17 .extended_lut = "off";
defparam \display|bird_coords|Add5~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|bird_coords|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N6
cyclonev_lcell_comb \display|bird_coords|Add5~21 (
// Equation(s):
// \display|bird_coords|Add5~21_sumout  = SUM(( \display|bird_coords|row [5] ) + ( GND ) + ( \display|bird_coords|Add5~18  ))
// \display|bird_coords|Add5~22  = CARRY(( \display|bird_coords|row [5] ) + ( GND ) + ( \display|bird_coords|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add5~21_sumout ),
	.cout(\display|bird_coords|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add5~21 .extended_lut = "off";
defparam \display|bird_coords|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N9
cyclonev_lcell_comb \display|bird_coords|Add5~9 (
// Equation(s):
// \display|bird_coords|Add5~9_sumout  = SUM(( \display|bird_coords|row [6] ) + ( VCC ) + ( \display|bird_coords|Add5~22  ))
// \display|bird_coords|Add5~10  = CARRY(( \display|bird_coords|row [6] ) + ( VCC ) + ( \display|bird_coords|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|row [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add5~9_sumout ),
	.cout(\display|bird_coords|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add5~9 .extended_lut = "off";
defparam \display|bird_coords|Add5~9 .lut_mask = 64'h00000000000000FF;
defparam \display|bird_coords|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N12
cyclonev_lcell_comb \display|bird_coords|Add5~1 (
// Equation(s):
// \display|bird_coords|Add5~1_sumout  = SUM(( \display|bird_coords|row[7]~DUPLICATE_q  ) + ( VCC ) + ( \display|bird_coords|Add5~10  ))
// \display|bird_coords|Add5~2  = CARRY(( \display|bird_coords|row[7]~DUPLICATE_q  ) + ( VCC ) + ( \display|bird_coords|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|row[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add5~1_sumout ),
	.cout(\display|bird_coords|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add5~1 .extended_lut = "off";
defparam \display|bird_coords|Add5~1 .lut_mask = 64'h0000000000000F0F;
defparam \display|bird_coords|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y72_N37
dffeas \display|bird_coords|row[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[2]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|row[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N59
dffeas \display|clr|x[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|x[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[10]~DUPLICATE .is_wysiwyg = "true";
defparam \display|clr|x[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y72_N14
dffeas \display|clr|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|y[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[0] .is_wysiwyg = "true";
defparam \display|clr|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y72_N31
dffeas \display|bird_coords|row[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|bird_coords|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|bird_coords|Equal1~0_combout ),
	.sload(gnd),
	.ena(\display|bird_coords|row[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|bird_coords|row[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|bird_coords|row[0]~DUPLICATE .is_wysiwyg = "true";
defparam \display|bird_coords|row[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N30
cyclonev_lcell_comb \fb|Add2~25 (
// Equation(s):
// \fb|Add2~25_sumout  = SUM(( (\display|ps [0] & \display|clr|x [9]) ) + ( (!\display|ps [0] & ((\display|bird_coords|row[0]~DUPLICATE_q ))) # (\display|ps [0] & (\display|clr|y [0])) ) + ( !VCC ))
// \fb|Add2~26  = CARRY(( (\display|ps [0] & \display|clr|x [9]) ) + ( (!\display|ps [0] & ((\display|bird_coords|row[0]~DUPLICATE_q ))) # (\display|ps [0] & (\display|clr|y [0])) ) + ( !VCC ))

	.dataa(!\display|ps [0]),
	.datab(!\display|clr|y [0]),
	.datac(!\display|bird_coords|row[0]~DUPLICATE_q ),
	.datad(!\display|clr|x [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~25_sumout ),
	.cout(\fb|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~25 .extended_lut = "off";
defparam \fb|Add2~25 .lut_mask = 64'h0000E4E400000055;
defparam \fb|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N33
cyclonev_lcell_comb \fb|Add2~29 (
// Equation(s):
// \fb|Add2~29_sumout  = SUM(( (\display|ps [0] & \display|clr|x[10]~DUPLICATE_q ) ) + ( (!\display|ps [0] & (\display|bird_coords|row [1])) # (\display|ps [0] & ((\display|clr|y [1]))) ) + ( \fb|Add2~26  ))
// \fb|Add2~30  = CARRY(( (\display|ps [0] & \display|clr|x[10]~DUPLICATE_q ) ) + ( (!\display|ps [0] & (\display|bird_coords|row [1])) # (\display|ps [0] & ((\display|clr|y [1]))) ) + ( \fb|Add2~26  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|bird_coords|row [1]),
	.datad(!\display|clr|x[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\display|clr|y [1]),
	.datag(gnd),
	.cin(\fb|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~29_sumout ),
	.cout(\fb|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~29 .extended_lut = "off";
defparam \fb|Add2~29 .lut_mask = 64'h0000F5A000000055;
defparam \fb|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N36
cyclonev_lcell_comb \fb|Add2~33 (
// Equation(s):
// \fb|Add2~33_sumout  = SUM(( (!\display|ps [0] & (\display|bird_coords|row[2]~DUPLICATE_q )) # (\display|ps [0] & ((\display|clr|y [2]))) ) + ( GND ) + ( \fb|Add2~30  ))
// \fb|Add2~34  = CARRY(( (!\display|ps [0] & (\display|bird_coords|row[2]~DUPLICATE_q )) # (\display|ps [0] & ((\display|clr|y [2]))) ) + ( GND ) + ( \fb|Add2~30  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|bird_coords|row[2]~DUPLICATE_q ),
	.datad(!\display|clr|y [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~33_sumout ),
	.cout(\fb|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~33 .extended_lut = "off";
defparam \fb|Add2~33 .lut_mask = 64'h0000FFFF00000A5F;
defparam \fb|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N39
cyclonev_lcell_comb \fb|Add2~37 (
// Equation(s):
// \fb|Add2~37_sumout  = SUM(( (!\display|ps [0] & ((\display|bird_coords|Add5~13_sumout ))) # (\display|ps [0] & (\display|clr|y [3])) ) + ( GND ) + ( \fb|Add2~34  ))
// \fb|Add2~38  = CARRY(( (!\display|ps [0] & ((\display|bird_coords|Add5~13_sumout ))) # (\display|ps [0] & (\display|clr|y [3])) ) + ( GND ) + ( \fb|Add2~34  ))

	.dataa(!\display|ps [0]),
	.datab(!\display|clr|y [3]),
	.datac(!\display|bird_coords|Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~37_sumout ),
	.cout(\fb|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~37 .extended_lut = "off";
defparam \fb|Add2~37 .lut_mask = 64'h0000FFFF00001B1B;
defparam \fb|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N42
cyclonev_lcell_comb \fb|Add2~9 (
// Equation(s):
// \fb|Add2~9_sumout  = SUM(( (!\display|ps [0] & (\display|bird_coords|Add5~17_sumout )) # (\display|ps [0] & ((\display|clr|y [4]))) ) + ( GND ) + ( \fb|Add2~38  ))
// \fb|Add2~10  = CARRY(( (!\display|ps [0] & (\display|bird_coords|Add5~17_sumout )) # (\display|ps [0] & ((\display|clr|y [4]))) ) + ( GND ) + ( \fb|Add2~38  ))

	.dataa(!\display|ps [0]),
	.datab(!\display|bird_coords|Add5~17_sumout ),
	.datac(!\display|clr|y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~9_sumout ),
	.cout(\fb|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~9 .extended_lut = "off";
defparam \fb|Add2~9 .lut_mask = 64'h0000FFFF00002727;
defparam \fb|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N45
cyclonev_lcell_comb \fb|Add2~1 (
// Equation(s):
// \fb|Add2~1_sumout  = SUM(( (!\display|ps [0] & ((\display|bird_coords|Add5~21_sumout ))) # (\display|ps [0] & (\display|clr|y [5])) ) + ( GND ) + ( \fb|Add2~10  ))
// \fb|Add2~2  = CARRY(( (!\display|ps [0] & ((\display|bird_coords|Add5~21_sumout ))) # (\display|ps [0] & (\display|clr|y [5])) ) + ( GND ) + ( \fb|Add2~10  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|clr|y [5]),
	.datad(!\display|bird_coords|Add5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~1_sumout ),
	.cout(\fb|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~1 .extended_lut = "off";
defparam \fb|Add2~1 .lut_mask = 64'h0000FFFF000005AF;
defparam \fb|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N0
cyclonev_lcell_comb \display|bird_coords|Add4~1 (
// Equation(s):
// \display|bird_coords|Add4~1_sumout  = SUM(( \display|bird_coords|col [2] ) + ( VCC ) + ( !VCC ))
// \display|bird_coords|Add4~2  = CARRY(( \display|bird_coords|col [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add4~1_sumout ),
	.cout(\display|bird_coords|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add4~1 .extended_lut = "off";
defparam \display|bird_coords|Add4~1 .lut_mask = 64'h00000000000000FF;
defparam \display|bird_coords|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N3
cyclonev_lcell_comb \display|bird_coords|Add4~5 (
// Equation(s):
// \display|bird_coords|Add4~5_sumout  = SUM(( \display|bird_coords|col [3] ) + ( GND ) + ( \display|bird_coords|Add4~2  ))
// \display|bird_coords|Add4~6  = CARRY(( \display|bird_coords|col [3] ) + ( GND ) + ( \display|bird_coords|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|col [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add4~5_sumout ),
	.cout(\display|bird_coords|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add4~5 .extended_lut = "off";
defparam \display|bird_coords|Add4~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \display|bird_coords|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N6
cyclonev_lcell_comb \display|bird_coords|Add4~9 (
// Equation(s):
// \display|bird_coords|Add4~9_sumout  = SUM(( \display|bird_coords|col [4] ) + ( GND ) + ( \display|bird_coords|Add4~6  ))
// \display|bird_coords|Add4~10  = CARRY(( \display|bird_coords|col [4] ) + ( GND ) + ( \display|bird_coords|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add4~9_sumout ),
	.cout(\display|bird_coords|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add4~9 .extended_lut = "off";
defparam \display|bird_coords|Add4~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N9
cyclonev_lcell_comb \display|bird_coords|Add4~13 (
// Equation(s):
// \display|bird_coords|Add4~13_sumout  = SUM(( \display|bird_coords|col[5]~DUPLICATE_q  ) + ( VCC ) + ( \display|bird_coords|Add4~10  ))
// \display|bird_coords|Add4~14  = CARRY(( \display|bird_coords|col[5]~DUPLICATE_q  ) + ( VCC ) + ( \display|bird_coords|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add4~13_sumout ),
	.cout(\display|bird_coords|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add4~13 .extended_lut = "off";
defparam \display|bird_coords|Add4~13 .lut_mask = 64'h00000000000000FF;
defparam \display|bird_coords|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N12
cyclonev_lcell_comb \display|bird_coords|Add4~17 (
// Equation(s):
// \display|bird_coords|Add4~17_sumout  = SUM(( \display|bird_coords|col[6]~DUPLICATE_q  ) + ( VCC ) + ( \display|bird_coords|Add4~14  ))
// \display|bird_coords|Add4~18  = CARRY(( \display|bird_coords|col[6]~DUPLICATE_q  ) + ( VCC ) + ( \display|bird_coords|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|col[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add4~17_sumout ),
	.cout(\display|bird_coords|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add4~17 .extended_lut = "off";
defparam \display|bird_coords|Add4~17 .lut_mask = 64'h0000000000000F0F;
defparam \display|bird_coords|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N15
cyclonev_lcell_comb \display|bird_coords|Add4~21 (
// Equation(s):
// \display|bird_coords|Add4~21_sumout  = SUM(( \display|bird_coords|col [7] ) + ( GND ) + ( \display|bird_coords|Add4~18  ))
// \display|bird_coords|Add4~22  = CARRY(( \display|bird_coords|col [7] ) + ( GND ) + ( \display|bird_coords|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|bird_coords|col [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add4~21_sumout ),
	.cout(\display|bird_coords|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add4~21 .extended_lut = "off";
defparam \display|bird_coords|Add4~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \display|bird_coords|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N18
cyclonev_lcell_comb \display|bird_coords|Add4~25 (
// Equation(s):
// \display|bird_coords|Add4~25_sumout  = SUM(( GND ) + ( GND ) + ( \display|bird_coords|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add4~25 .extended_lut = "off";
defparam \display|bird_coords|Add4~25 .lut_mask = 64'h0000FFFF00000000;
defparam \display|bird_coords|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N27
cyclonev_lcell_comb \display|x~7 (
// Equation(s):
// \display|x~7_combout  = ( \display|bird_coords|Add4~21_sumout  & ( (!\display|ps [0]) # (\display|clr|x [7]) ) ) # ( !\display|bird_coords|Add4~21_sumout  & ( (\display|ps [0] & \display|clr|x [7]) ) )

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|clr|x [7]),
	.datae(gnd),
	.dataf(!\display|bird_coords|Add4~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|x~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|x~7 .extended_lut = "off";
defparam \display|x~7 .lut_mask = 64'h00550055AAFFAAFF;
defparam \display|x~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N0
cyclonev_lcell_comb \fb|Add3~25 (
// Equation(s):
// \fb|Add3~25_sumout  = SUM(( (!\display|ps [0] & (\display|bird_coords|row [0])) # (\display|ps [0] & ((\display|clr|y[0]~DUPLICATE_q ))) ) + ( \display|x~7_combout  ) + ( !VCC ))
// \fb|Add3~26  = CARRY(( (!\display|ps [0] & (\display|bird_coords|row [0])) # (\display|ps [0] & ((\display|clr|y[0]~DUPLICATE_q ))) ) + ( \display|x~7_combout  ) + ( !VCC ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|bird_coords|row [0]),
	.datad(!\display|clr|y[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\display|x~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~25_sumout ),
	.cout(\fb|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~25 .extended_lut = "off";
defparam \fb|Add3~25 .lut_mask = 64'h0000FF0000000A5F;
defparam \fb|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N3
cyclonev_lcell_comb \fb|Add3~29 (
// Equation(s):
// \fb|Add3~29_sumout  = SUM(( (!\display|ps [0] & ((\display|bird_coords|Add4~25_sumout ))) # (\display|ps [0] & (\display|clr|x [8])) ) + ( (!\display|ps [0] & (\display|bird_coords|row [1])) # (\display|ps [0] & ((\display|clr|y [1]))) ) + ( \fb|Add3~26  
// ))
// \fb|Add3~30  = CARRY(( (!\display|ps [0] & ((\display|bird_coords|Add4~25_sumout ))) # (\display|ps [0] & (\display|clr|x [8])) ) + ( (!\display|ps [0] & (\display|bird_coords|row [1])) # (\display|ps [0] & ((\display|clr|y [1]))) ) + ( \fb|Add3~26  ))

	.dataa(!\display|ps [0]),
	.datab(!\display|bird_coords|row [1]),
	.datac(!\display|clr|x [8]),
	.datad(!\display|bird_coords|Add4~25_sumout ),
	.datae(gnd),
	.dataf(!\display|clr|y [1]),
	.datag(gnd),
	.cin(\fb|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~29_sumout ),
	.cout(\fb|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~29 .extended_lut = "off";
defparam \fb|Add3~29 .lut_mask = 64'h0000DD88000005AF;
defparam \fb|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N6
cyclonev_lcell_comb \fb|Add3~33 (
// Equation(s):
// \fb|Add3~33_sumout  = SUM(( (!\display|ps [0] & (\display|bird_coords|row[2]~DUPLICATE_q )) # (\display|ps [0] & ((\display|clr|y [2]))) ) + ( \fb|Add2~25_sumout  ) + ( \fb|Add3~30  ))
// \fb|Add3~34  = CARRY(( (!\display|ps [0] & (\display|bird_coords|row[2]~DUPLICATE_q )) # (\display|ps [0] & ((\display|clr|y [2]))) ) + ( \fb|Add2~25_sumout  ) + ( \fb|Add3~30  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|bird_coords|row[2]~DUPLICATE_q ),
	.datad(!\display|clr|y [2]),
	.datae(gnd),
	.dataf(!\fb|Add2~25_sumout ),
	.datag(gnd),
	.cin(\fb|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~33_sumout ),
	.cout(\fb|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~33 .extended_lut = "off";
defparam \fb|Add3~33 .lut_mask = 64'h0000FF0000000A5F;
defparam \fb|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N9
cyclonev_lcell_comb \fb|Add3~37 (
// Equation(s):
// \fb|Add3~37_sumout  = SUM(( \fb|Add2~29_sumout  ) + ( (!\display|ps [0] & ((\display|bird_coords|Add5~13_sumout ))) # (\display|ps [0] & (\display|clr|y [3])) ) + ( \fb|Add3~34  ))
// \fb|Add3~38  = CARRY(( \fb|Add2~29_sumout  ) + ( (!\display|ps [0] & ((\display|bird_coords|Add5~13_sumout ))) # (\display|ps [0] & (\display|clr|y [3])) ) + ( \fb|Add3~34  ))

	.dataa(!\display|ps [0]),
	.datab(!\display|clr|y [3]),
	.datac(!\display|bird_coords|Add5~13_sumout ),
	.datad(!\fb|Add2~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~37_sumout ),
	.cout(\fb|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~37 .extended_lut = "off";
defparam \fb|Add3~37 .lut_mask = 64'h0000E4E4000000FF;
defparam \fb|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N12
cyclonev_lcell_comb \fb|Add3~41 (
// Equation(s):
// \fb|Add3~41_sumout  = SUM(( (!\display|ps [0] & ((\display|bird_coords|Add5~17_sumout ))) # (\display|ps [0] & (\display|clr|y [4])) ) + ( \fb|Add2~33_sumout  ) + ( \fb|Add3~38  ))
// \fb|Add3~42  = CARRY(( (!\display|ps [0] & ((\display|bird_coords|Add5~17_sumout ))) # (\display|ps [0] & (\display|clr|y [4])) ) + ( \fb|Add2~33_sumout  ) + ( \fb|Add3~38  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|clr|y [4]),
	.datad(!\display|bird_coords|Add5~17_sumout ),
	.datae(gnd),
	.dataf(!\fb|Add2~33_sumout ),
	.datag(gnd),
	.cin(\fb|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~41_sumout ),
	.cout(\fb|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~41 .extended_lut = "off";
defparam \fb|Add3~41 .lut_mask = 64'h0000FF00000005AF;
defparam \fb|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N15
cyclonev_lcell_comb \fb|Add3~45 (
// Equation(s):
// \fb|Add3~45_sumout  = SUM(( (!\display|ps [0] & ((\display|bird_coords|Add5~21_sumout ))) # (\display|ps [0] & (\display|clr|y [5])) ) + ( \fb|Add2~37_sumout  ) + ( \fb|Add3~42  ))
// \fb|Add3~46  = CARRY(( (!\display|ps [0] & ((\display|bird_coords|Add5~21_sumout ))) # (\display|ps [0] & (\display|clr|y [5])) ) + ( \fb|Add2~37_sumout  ) + ( \fb|Add3~42  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|clr|y [5]),
	.datad(!\display|bird_coords|Add5~21_sumout ),
	.datae(gnd),
	.dataf(!\fb|Add2~37_sumout ),
	.datag(gnd),
	.cin(\fb|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~45_sumout ),
	.cout(\fb|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~45 .extended_lut = "off";
defparam \fb|Add3~45 .lut_mask = 64'h0000FF00000005AF;
defparam \fb|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N18
cyclonev_lcell_comb \fb|Add3~9 (
// Equation(s):
// \fb|Add3~9_sumout  = SUM(( \fb|Add2~9_sumout  ) + ( (!\display|ps [0] & ((\display|bird_coords|Add5~9_sumout ))) # (\display|ps [0] & (\display|clr|y [6])) ) + ( \fb|Add3~46  ))
// \fb|Add3~10  = CARRY(( \fb|Add2~9_sumout  ) + ( (!\display|ps [0] & ((\display|bird_coords|Add5~9_sumout ))) # (\display|ps [0] & (\display|clr|y [6])) ) + ( \fb|Add3~46  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|clr|y [6]),
	.datad(!\fb|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\display|bird_coords|Add5~9_sumout ),
	.datag(gnd),
	.cin(\fb|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~9_sumout ),
	.cout(\fb|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~9 .extended_lut = "off";
defparam \fb|Add3~9 .lut_mask = 64'h0000FA50000000FF;
defparam \fb|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N21
cyclonev_lcell_comb \fb|Add3~1 (
// Equation(s):
// \fb|Add3~1_sumout  = SUM(( \fb|Add2~1_sumout  ) + ( (!\display|ps [0] & ((\display|bird_coords|Add5~1_sumout ))) # (\display|ps [0] & (\display|clr|y [7])) ) + ( \fb|Add3~10  ))
// \fb|Add3~2  = CARRY(( \fb|Add2~1_sumout  ) + ( (!\display|ps [0] & ((\display|bird_coords|Add5~1_sumout ))) # (\display|ps [0] & (\display|clr|y [7])) ) + ( \fb|Add3~10  ))

	.dataa(!\display|ps [0]),
	.datab(!\display|clr|y [7]),
	.datac(!\display|bird_coords|Add5~1_sumout ),
	.datad(!\fb|Add2~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~1_sumout ),
	.cout(\fb|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~1 .extended_lut = "off";
defparam \fb|Add3~1 .lut_mask = 64'h0000E4E4000000FF;
defparam \fb|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N48
cyclonev_lcell_comb \fb|Add2~5 (
// Equation(s):
// \fb|Add2~5_sumout  = SUM(( (!\display|ps [0] & (\display|bird_coords|Add5~9_sumout )) # (\display|ps [0] & ((\display|clr|y [6]))) ) + ( GND ) + ( \fb|Add2~2  ))
// \fb|Add2~6  = CARRY(( (!\display|ps [0] & (\display|bird_coords|Add5~9_sumout )) # (\display|ps [0] & ((\display|clr|y [6]))) ) + ( GND ) + ( \fb|Add2~2  ))

	.dataa(!\display|ps [0]),
	.datab(!\display|bird_coords|Add5~9_sumout ),
	.datac(!\display|clr|y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~5_sumout ),
	.cout(\fb|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~5 .extended_lut = "off";
defparam \fb|Add2~5 .lut_mask = 64'h0000FFFF00002727;
defparam \fb|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N51
cyclonev_lcell_comb \fb|Add2~17 (
// Equation(s):
// \fb|Add2~17_sumout  = SUM(( (!\display|ps [0] & ((\display|bird_coords|Add5~1_sumout ))) # (\display|ps [0] & (\display|clr|y[7]~DUPLICATE_q )) ) + ( GND ) + ( \fb|Add2~6  ))
// \fb|Add2~18  = CARRY(( (!\display|ps [0] & ((\display|bird_coords|Add5~1_sumout ))) # (\display|ps [0] & (\display|clr|y[7]~DUPLICATE_q )) ) + ( GND ) + ( \fb|Add2~6  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|clr|y[7]~DUPLICATE_q ),
	.datad(!\display|bird_coords|Add5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~17_sumout ),
	.cout(\fb|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~17 .extended_lut = "off";
defparam \fb|Add2~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \fb|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y72_N29
dffeas \display|clr|y[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|y[4]~0_combout ),
	.sload(gnd),
	.ena(\display|clr|x[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|y[9] .is_wysiwyg = "true";
defparam \display|clr|y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y72_N15
cyclonev_lcell_comb \display|bird_coords|Add5~5 (
// Equation(s):
// \display|bird_coords|Add5~5_sumout  = SUM(( GND ) + ( GND ) + ( \display|bird_coords|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add5~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add5~5 .extended_lut = "off";
defparam \display|bird_coords|Add5~5 .lut_mask = 64'h0000FFFF00000000;
defparam \display|bird_coords|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N24
cyclonev_lcell_comb \fb|Add3~5 (
// Equation(s):
// \fb|Add3~5_sumout  = SUM(( \fb|Add2~5_sumout  ) + ( (!\display|ps [0] & ((\display|bird_coords|Add5~5_sumout ))) # (\display|ps [0] & (\display|clr|y [8])) ) + ( \fb|Add3~2  ))
// \fb|Add3~6  = CARRY(( \fb|Add2~5_sumout  ) + ( (!\display|ps [0] & ((\display|bird_coords|Add5~5_sumout ))) # (\display|ps [0] & (\display|clr|y [8])) ) + ( \fb|Add3~2  ))

	.dataa(gnd),
	.datab(!\display|ps [0]),
	.datac(!\display|clr|y [8]),
	.datad(!\fb|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\display|bird_coords|Add5~5_sumout ),
	.datag(gnd),
	.cin(\fb|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~5_sumout ),
	.cout(\fb|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~5 .extended_lut = "off";
defparam \fb|Add3~5 .lut_mask = 64'h0000FC30000000FF;
defparam \fb|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N27
cyclonev_lcell_comb \fb|Add3~17 (
// Equation(s):
// \fb|Add3~17_sumout  = SUM(( (\display|ps [0] & \display|clr|y [9]) ) + ( \fb|Add2~17_sumout  ) + ( \fb|Add3~6  ))
// \fb|Add3~18  = CARRY(( (\display|ps [0] & \display|clr|y [9]) ) + ( \fb|Add2~17_sumout  ) + ( \fb|Add3~6  ))

	.dataa(!\fb|Add2~17_sumout ),
	.datab(gnd),
	.datac(!\display|ps [0]),
	.datad(!\display|clr|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~17_sumout ),
	.cout(\fb|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~17 .extended_lut = "off";
defparam \fb|Add3~17 .lut_mask = 64'h0000AAAA0000000F;
defparam \fb|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N54
cyclonev_lcell_comb \fb|Add2~21 (
// Equation(s):
// \fb|Add2~21_sumout  = SUM(( (!\display|ps [0] & (\display|bird_coords|Add5~5_sumout )) # (\display|ps [0] & ((\display|clr|y [8]))) ) + ( GND ) + ( \fb|Add2~18  ))
// \fb|Add2~22  = CARRY(( (!\display|ps [0] & (\display|bird_coords|Add5~5_sumout )) # (\display|ps [0] & ((\display|clr|y [8]))) ) + ( GND ) + ( \fb|Add2~18  ))

	.dataa(!\display|ps [0]),
	.datab(!\display|bird_coords|Add5~5_sumout ),
	.datac(!\display|clr|y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~21_sumout ),
	.cout(\fb|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~21 .extended_lut = "off";
defparam \fb|Add2~21 .lut_mask = 64'h0000FFFF00002727;
defparam \fb|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N30
cyclonev_lcell_comb \fb|Add3~21 (
// Equation(s):
// \fb|Add3~21_sumout  = SUM(( (\display|ps [0] & \display|clr|y [10]) ) + ( \fb|Add2~21_sumout  ) + ( \fb|Add3~18  ))
// \fb|Add3~22  = CARRY(( (\display|ps [0] & \display|clr|y [10]) ) + ( \fb|Add2~21_sumout  ) + ( \fb|Add3~18  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\fb|Add2~21_sumout ),
	.datad(!\display|clr|y [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~21_sumout ),
	.cout(\fb|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~21 .extended_lut = "off";
defparam \fb|Add3~21 .lut_mask = 64'h0000F0F000000055;
defparam \fb|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y72_N57
cyclonev_lcell_comb \fb|Add2~13 (
// Equation(s):
// \fb|Add2~13_sumout  = SUM(( (\display|ps [0] & \display|clr|y [9]) ) + ( GND ) + ( \fb|Add2~22  ))

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\display|clr|y [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add2~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add2~13 .extended_lut = "off";
defparam \fb|Add2~13 .lut_mask = 64'h0000FFFF00000055;
defparam \fb|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N33
cyclonev_lcell_comb \fb|Add3~13 (
// Equation(s):
// \fb|Add3~13_sumout  = SUM(( \fb|Add2~13_sumout  ) + ( GND ) + ( \fb|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fb|Add2~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fb|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fb|Add3~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Add3~13 .extended_lut = "off";
defparam \fb|Add3~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \fb|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N30
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0_combout  = ( \fb|Add3~21_sumout  & ( !\fb|Add3~13_sumout  & ( (\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & (!\fb|Add3~17_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0 .lut_mask = 64'h0000001000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N30
cyclonev_lcell_comb \display|bird_coords|Add2~13 (
// Equation(s):
// \display|bird_coords|Add2~13_sumout  = SUM(( !\display|bird_coords|row [0] $ (!\display|bird_coords|col [1]) ) + ( !VCC ) + ( !VCC ))
// \display|bird_coords|Add2~14  = CARRY(( !\display|bird_coords|row [0] $ (!\display|bird_coords|col [1]) ) + ( !VCC ) + ( !VCC ))
// \display|bird_coords|Add2~15  = SHARE((\display|bird_coords|row [0] & \display|bird_coords|col [1]))

	.dataa(!\display|bird_coords|row [0]),
	.datab(gnd),
	.datac(!\display|bird_coords|col [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\display|bird_coords|Add2~13_sumout ),
	.cout(\display|bird_coords|Add2~14 ),
	.shareout(\display|bird_coords|Add2~15 ));
// synopsys translate_off
defparam \display|bird_coords|Add2~13 .extended_lut = "off";
defparam \display|bird_coords|Add2~13 .lut_mask = 64'h0000050500005A5A;
defparam \display|bird_coords|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N33
cyclonev_lcell_comb \display|bird_coords|Add2~17 (
// Equation(s):
// \display|bird_coords|Add2~17_sumout  = SUM(( !\display|bird_coords|col [2] $ (!\display|bird_coords|row [1]) ) + ( \display|bird_coords|Add2~15  ) + ( \display|bird_coords|Add2~14  ))
// \display|bird_coords|Add2~18  = CARRY(( !\display|bird_coords|col [2] $ (!\display|bird_coords|row [1]) ) + ( \display|bird_coords|Add2~15  ) + ( \display|bird_coords|Add2~14  ))
// \display|bird_coords|Add2~19  = SHARE((\display|bird_coords|col [2] & \display|bird_coords|row [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|col [2]),
	.datad(!\display|bird_coords|row [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add2~14 ),
	.sharein(\display|bird_coords|Add2~15 ),
	.combout(),
	.sumout(\display|bird_coords|Add2~17_sumout ),
	.cout(\display|bird_coords|Add2~18 ),
	.shareout(\display|bird_coords|Add2~19 ));
// synopsys translate_off
defparam \display|bird_coords|Add2~17 .extended_lut = "off";
defparam \display|bird_coords|Add2~17 .lut_mask = 64'h0000000F00000FF0;
defparam \display|bird_coords|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N36
cyclonev_lcell_comb \display|bird_coords|Add2~21 (
// Equation(s):
// \display|bird_coords|Add2~21_sumout  = SUM(( !\display|bird_coords|row[2]~DUPLICATE_q  $ (!\display|bird_coords|col[3]~DUPLICATE_q ) ) + ( \display|bird_coords|Add2~19  ) + ( \display|bird_coords|Add2~18  ))
// \display|bird_coords|Add2~22  = CARRY(( !\display|bird_coords|row[2]~DUPLICATE_q  $ (!\display|bird_coords|col[3]~DUPLICATE_q ) ) + ( \display|bird_coords|Add2~19  ) + ( \display|bird_coords|Add2~18  ))
// \display|bird_coords|Add2~23  = SHARE((\display|bird_coords|row[2]~DUPLICATE_q  & \display|bird_coords|col[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|row[2]~DUPLICATE_q ),
	.datad(!\display|bird_coords|col[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add2~18 ),
	.sharein(\display|bird_coords|Add2~19 ),
	.combout(),
	.sumout(\display|bird_coords|Add2~21_sumout ),
	.cout(\display|bird_coords|Add2~22 ),
	.shareout(\display|bird_coords|Add2~23 ));
// synopsys translate_off
defparam \display|bird_coords|Add2~21 .extended_lut = "off";
defparam \display|bird_coords|Add2~21 .lut_mask = 64'h0000000F00000FF0;
defparam \display|bird_coords|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N39
cyclonev_lcell_comb \display|bird_coords|Add2~1 (
// Equation(s):
// \display|bird_coords|Add2~1_sumout  = SUM(( !\display|bird_coords|col[4]~DUPLICATE_q  $ (!\display|bird_coords|row[3]~DUPLICATE_q ) ) + ( \display|bird_coords|Add2~23  ) + ( \display|bird_coords|Add2~22  ))
// \display|bird_coords|Add2~2  = CARRY(( !\display|bird_coords|col[4]~DUPLICATE_q  $ (!\display|bird_coords|row[3]~DUPLICATE_q ) ) + ( \display|bird_coords|Add2~23  ) + ( \display|bird_coords|Add2~22  ))
// \display|bird_coords|Add2~3  = SHARE((\display|bird_coords|col[4]~DUPLICATE_q  & \display|bird_coords|row[3]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|col[4]~DUPLICATE_q ),
	.datad(!\display|bird_coords|row[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add2~22 ),
	.sharein(\display|bird_coords|Add2~23 ),
	.combout(),
	.sumout(\display|bird_coords|Add2~1_sumout ),
	.cout(\display|bird_coords|Add2~2 ),
	.shareout(\display|bird_coords|Add2~3 ));
// synopsys translate_off
defparam \display|bird_coords|Add2~1 .extended_lut = "off";
defparam \display|bird_coords|Add2~1 .lut_mask = 64'h0000000F00000FF0;
defparam \display|bird_coords|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N42
cyclonev_lcell_comb \display|bird_coords|Add2~5 (
// Equation(s):
// \display|bird_coords|Add2~5_sumout  = SUM(( !\display|bird_coords|row[4]~DUPLICATE_q  $ (!\display|bird_coords|row [0] $ (\display|bird_coords|col[5]~DUPLICATE_q )) ) + ( \display|bird_coords|Add2~3  ) + ( \display|bird_coords|Add2~2  ))
// \display|bird_coords|Add2~6  = CARRY(( !\display|bird_coords|row[4]~DUPLICATE_q  $ (!\display|bird_coords|row [0] $ (\display|bird_coords|col[5]~DUPLICATE_q )) ) + ( \display|bird_coords|Add2~3  ) + ( \display|bird_coords|Add2~2  ))
// \display|bird_coords|Add2~7  = SHARE((!\display|bird_coords|row[4]~DUPLICATE_q  & (\display|bird_coords|row [0] & \display|bird_coords|col[5]~DUPLICATE_q )) # (\display|bird_coords|row[4]~DUPLICATE_q  & ((\display|bird_coords|col[5]~DUPLICATE_q ) # 
// (\display|bird_coords|row [0]))))

	.dataa(!\display|bird_coords|row[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\display|bird_coords|row [0]),
	.datad(!\display|bird_coords|col[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add2~2 ),
	.sharein(\display|bird_coords|Add2~3 ),
	.combout(),
	.sumout(\display|bird_coords|Add2~5_sumout ),
	.cout(\display|bird_coords|Add2~6 ),
	.shareout(\display|bird_coords|Add2~7 ));
// synopsys translate_off
defparam \display|bird_coords|Add2~5 .extended_lut = "off";
defparam \display|bird_coords|Add2~5 .lut_mask = 64'h0000055F00005AA5;
defparam \display|bird_coords|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N45
cyclonev_lcell_comb \display|bird_coords|Add2~25 (
// Equation(s):
// \display|bird_coords|Add2~25_sumout  = SUM(( !\display|bird_coords|row[5]~DUPLICATE_q  $ (!\display|bird_coords|col [6] $ (\display|bird_coords|row [1])) ) + ( \display|bird_coords|Add2~7  ) + ( \display|bird_coords|Add2~6  ))
// \display|bird_coords|Add2~26  = CARRY(( !\display|bird_coords|row[5]~DUPLICATE_q  $ (!\display|bird_coords|col [6] $ (\display|bird_coords|row [1])) ) + ( \display|bird_coords|Add2~7  ) + ( \display|bird_coords|Add2~6  ))
// \display|bird_coords|Add2~27  = SHARE((!\display|bird_coords|row[5]~DUPLICATE_q  & (\display|bird_coords|col [6] & \display|bird_coords|row [1])) # (\display|bird_coords|row[5]~DUPLICATE_q  & ((\display|bird_coords|row [1]) # (\display|bird_coords|col 
// [6]))))

	.dataa(gnd),
	.datab(!\display|bird_coords|row[5]~DUPLICATE_q ),
	.datac(!\display|bird_coords|col [6]),
	.datad(!\display|bird_coords|row [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add2~6 ),
	.sharein(\display|bird_coords|Add2~7 ),
	.combout(),
	.sumout(\display|bird_coords|Add2~25_sumout ),
	.cout(\display|bird_coords|Add2~26 ),
	.shareout(\display|bird_coords|Add2~27 ));
// synopsys translate_off
defparam \display|bird_coords|Add2~25 .extended_lut = "off";
defparam \display|bird_coords|Add2~25 .lut_mask = 64'h0000033F00003CC3;
defparam \display|bird_coords|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N48
cyclonev_lcell_comb \display|bird_coords|Add2~29 (
// Equation(s):
// \display|bird_coords|Add2~29_sumout  = SUM(( !\display|bird_coords|row[6]~DUPLICATE_q  $ (!\display|bird_coords|row[2]~DUPLICATE_q  $ (\display|bird_coords|col [7])) ) + ( \display|bird_coords|Add2~27  ) + ( \display|bird_coords|Add2~26  ))
// \display|bird_coords|Add2~30  = CARRY(( !\display|bird_coords|row[6]~DUPLICATE_q  $ (!\display|bird_coords|row[2]~DUPLICATE_q  $ (\display|bird_coords|col [7])) ) + ( \display|bird_coords|Add2~27  ) + ( \display|bird_coords|Add2~26  ))
// \display|bird_coords|Add2~31  = SHARE((!\display|bird_coords|row[6]~DUPLICATE_q  & (\display|bird_coords|row[2]~DUPLICATE_q  & \display|bird_coords|col [7])) # (\display|bird_coords|row[6]~DUPLICATE_q  & ((\display|bird_coords|col [7]) # 
// (\display|bird_coords|row[2]~DUPLICATE_q ))))

	.dataa(!\display|bird_coords|row[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\display|bird_coords|row[2]~DUPLICATE_q ),
	.datad(!\display|bird_coords|col [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add2~26 ),
	.sharein(\display|bird_coords|Add2~27 ),
	.combout(),
	.sumout(\display|bird_coords|Add2~29_sumout ),
	.cout(\display|bird_coords|Add2~30 ),
	.shareout(\display|bird_coords|Add2~31 ));
// synopsys translate_off
defparam \display|bird_coords|Add2~29 .extended_lut = "off";
defparam \display|bird_coords|Add2~29 .lut_mask = 64'h0000055F00005AA5;
defparam \display|bird_coords|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N51
cyclonev_lcell_comb \display|bird_coords|Add2~33 (
// Equation(s):
// \display|bird_coords|Add2~33_sumout  = SUM(( !\display|bird_coords|row[3]~DUPLICATE_q  $ (!\display|bird_coords|row [7]) ) + ( \display|bird_coords|Add2~31  ) + ( \display|bird_coords|Add2~30  ))
// \display|bird_coords|Add2~34  = CARRY(( !\display|bird_coords|row[3]~DUPLICATE_q  $ (!\display|bird_coords|row [7]) ) + ( \display|bird_coords|Add2~31  ) + ( \display|bird_coords|Add2~30  ))
// \display|bird_coords|Add2~35  = SHARE((\display|bird_coords|row[3]~DUPLICATE_q  & \display|bird_coords|row [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|row[3]~DUPLICATE_q ),
	.datad(!\display|bird_coords|row [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add2~30 ),
	.sharein(\display|bird_coords|Add2~31 ),
	.combout(),
	.sumout(\display|bird_coords|Add2~33_sumout ),
	.cout(\display|bird_coords|Add2~34 ),
	.shareout(\display|bird_coords|Add2~35 ));
// synopsys translate_off
defparam \display|bird_coords|Add2~33 .extended_lut = "off";
defparam \display|bird_coords|Add2~33 .lut_mask = 64'h0000000F00000FF0;
defparam \display|bird_coords|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N54
cyclonev_lcell_comb \display|bird_coords|Add2~37 (
// Equation(s):
// \display|bird_coords|Add2~37_sumout  = SUM(( \display|bird_coords|row[4]~DUPLICATE_q  ) + ( \display|bird_coords|Add2~35  ) + ( \display|bird_coords|Add2~34  ))
// \display|bird_coords|Add2~38  = CARRY(( \display|bird_coords|row[4]~DUPLICATE_q  ) + ( \display|bird_coords|Add2~35  ) + ( \display|bird_coords|Add2~34  ))
// \display|bird_coords|Add2~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\display|bird_coords|row[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add2~34 ),
	.sharein(\display|bird_coords|Add2~35 ),
	.combout(),
	.sumout(\display|bird_coords|Add2~37_sumout ),
	.cout(\display|bird_coords|Add2~38 ),
	.shareout(\display|bird_coords|Add2~39 ));
// synopsys translate_off
defparam \display|bird_coords|Add2~37 .extended_lut = "off";
defparam \display|bird_coords|Add2~37 .lut_mask = 64'h0000000000000F0F;
defparam \display|bird_coords|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N18
cyclonev_lcell_comb \display|color~1 (
// Equation(s):
// \display|color~1_combout  = ( !\display|bird_coords|Add2~25_sumout  & ( !\display|bird_coords|Add2~29_sumout  & ( (!\display|bird_coords|Add2~33_sumout  & !\display|bird_coords|Add2~37_sumout ) ) ) )

	.dataa(!\display|bird_coords|Add2~33_sumout ),
	.datab(gnd),
	.datac(!\display|bird_coords|Add2~37_sumout ),
	.datad(gnd),
	.datae(!\display|bird_coords|Add2~25_sumout ),
	.dataf(!\display|bird_coords|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|color~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|color~1 .extended_lut = "off";
defparam \display|color~1 .lut_mask = 64'hA0A0000000000000;
defparam \display|color~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N57
cyclonev_lcell_comb \display|bird_coords|Add2~9 (
// Equation(s):
// \display|bird_coords|Add2~9_sumout  = SUM(( \display|bird_coords|row[5]~DUPLICATE_q  ) + ( \display|bird_coords|Add2~39  ) + ( \display|bird_coords|Add2~38  ))

	.dataa(!\display|bird_coords|row[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\display|bird_coords|Add2~38 ),
	.sharein(\display|bird_coords|Add2~39 ),
	.combout(),
	.sumout(\display|bird_coords|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|bird_coords|Add2~9 .extended_lut = "off";
defparam \display|bird_coords|Add2~9 .lut_mask = 64'h0000000000005555;
defparam \display|bird_coords|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N15
cyclonev_lcell_comb \display|color~0 (
// Equation(s):
// \display|color~0_combout  = ( \display|bird_coords|Add2~21_sumout  & ( \display|bird_coords|Add2~17_sumout  & ( (!\display|ps [0] & \display|bird_coords|Add2~13_sumout ) ) ) )

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|bird_coords|Add2~13_sumout ),
	.datad(gnd),
	.datae(!\display|bird_coords|Add2~21_sumout ),
	.dataf(!\display|bird_coords|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|color~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|color~0 .extended_lut = "off";
defparam \display|color~0 .lut_mask = 64'h0000000000000A0A;
defparam \display|color~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N24
cyclonev_lcell_comb \display|color~2 (
// Equation(s):
// \display|color~2_combout  = ( !\display|bird_coords|Add2~9_sumout  & ( \display|color~0_combout  & ( (!\display|bird_coords|Add2~5_sumout  & (\display|color~1_combout  & !\display|bird_coords|Add2~1_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\display|bird_coords|Add2~5_sumout ),
	.datac(!\display|color~1_combout ),
	.datad(!\display|bird_coords|Add2~1_sumout ),
	.datae(!\display|bird_coords|Add2~9_sumout ),
	.dataf(!\display|color~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|color~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|color~2 .extended_lut = "off";
defparam \display|color~2 .lut_mask = 64'h000000000C000000;
defparam \display|color~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N36
cyclonev_lcell_comb \display|x~0 (
// Equation(s):
// \display|x~0_combout  = ( \display|bird_coords|col [0] & ( (!\display|ps [0]) # (\display|clr|x [0]) ) ) # ( !\display|bird_coords|col [0] & ( (\display|ps [0] & \display|clr|x [0]) ) )

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|clr|x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|bird_coords|col [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|x~0 .extended_lut = "off";
defparam \display|x~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \display|x~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N39
cyclonev_lcell_comb \display|x~1 (
// Equation(s):
// \display|x~1_combout  = ( \display|bird_coords|col [1] & ( (!\display|ps [0]) # (\display|clr|x [1]) ) ) # ( !\display|bird_coords|col [1] & ( (\display|ps [0] & \display|clr|x [1]) ) )

	.dataa(!\display|ps [0]),
	.datab(gnd),
	.datac(!\display|clr|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|bird_coords|col [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|x~1 .extended_lut = "off";
defparam \display|x~1 .lut_mask = 64'h05050505AFAFAFAF;
defparam \display|x~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N45
cyclonev_lcell_comb \display|x~2 (
// Equation(s):
// \display|x~2_combout  = ( \display|ps [0] & ( \display|clr|x [2] ) ) # ( !\display|ps [0] & ( \display|bird_coords|Add4~1_sumout  ) )

	.dataa(gnd),
	.datab(!\display|clr|x [2]),
	.datac(gnd),
	.datad(!\display|bird_coords|Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\display|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|x~2 .extended_lut = "off";
defparam \display|x~2 .lut_mask = 64'h00FF00FF33333333;
defparam \display|x~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y71_N39
cyclonev_lcell_comb \display|x~3 (
// Equation(s):
// \display|x~3_combout  = ( \display|bird_coords|Add4~5_sumout  & ( \display|ps [0] & ( \display|clr|x [3] ) ) ) # ( !\display|bird_coords|Add4~5_sumout  & ( \display|ps [0] & ( \display|clr|x [3] ) ) ) # ( \display|bird_coords|Add4~5_sumout  & ( 
// !\display|ps [0] ) )

	.dataa(gnd),
	.datab(!\display|clr|x [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\display|bird_coords|Add4~5_sumout ),
	.dataf(!\display|ps [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|x~3 .extended_lut = "off";
defparam \display|x~3 .lut_mask = 64'h0000FFFF33333333;
defparam \display|x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N13
dffeas \display|clr|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[4] .is_wysiwyg = "true";
defparam \display|clr|x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y73_N51
cyclonev_lcell_comb \display|x~4 (
// Equation(s):
// \display|x~4_combout  = ( \display|bird_coords|Add4~9_sumout  & ( (!\display|ps [0]) # (\display|clr|x [4]) ) ) # ( !\display|bird_coords|Add4~9_sumout  & ( (\display|ps [0] & \display|clr|x [4]) ) )

	.dataa(gnd),
	.datab(!\display|ps [0]),
	.datac(!\display|clr|x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|bird_coords|Add4~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|x~4 .extended_lut = "off";
defparam \display|x~4 .lut_mask = 64'h03030303CFCFCFCF;
defparam \display|x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N16
dffeas \display|clr|x[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[5]~DUPLICATE .is_wysiwyg = "true";
defparam \display|clr|x[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y73_N15
cyclonev_lcell_comb \display|x~5 (
// Equation(s):
// \display|x~5_combout  = ( \display|ps [0] & ( \display|bird_coords|Add4~13_sumout  & ( \display|clr|x[5]~DUPLICATE_q  ) ) ) # ( !\display|ps [0] & ( \display|bird_coords|Add4~13_sumout  ) ) # ( \display|ps [0] & ( !\display|bird_coords|Add4~13_sumout  & ( 
// \display|clr|x[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\display|clr|x[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\display|ps [0]),
	.dataf(!\display|bird_coords|Add4~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|x~5 .extended_lut = "off";
defparam \display|x~5 .lut_mask = 64'h00003333FFFF3333;
defparam \display|x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y73_N19
dffeas \display|clr|x[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\display|clr|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\display|clr|x[3]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\display|clr|x[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \display|clr|x[6]~DUPLICATE .is_wysiwyg = "true";
defparam \display|clr|x[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N24
cyclonev_lcell_comb \display|x~6 (
// Equation(s):
// \display|x~6_combout  = ( \display|bird_coords|Add4~17_sumout  & ( (!\display|ps [0]) # (\display|clr|x[6]~DUPLICATE_q ) ) ) # ( !\display|bird_coords|Add4~17_sumout  & ( (\display|ps [0] & \display|clr|x[6]~DUPLICATE_q ) ) )

	.dataa(!\display|ps [0]),
	.datab(!\display|clr|x[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\display|bird_coords|Add4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\display|x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \display|x~6 .extended_lut = "off";
defparam \display|x~6 .lut_mask = 64'h11111111BBBBBBBB;
defparam \display|x~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N19
dffeas \fb|hcount[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[6]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|hcount[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode673w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X29_Y72_N19
dffeas \fb|framebuffer_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( \fb|Add3~21_sumout  & ( (\fb|Add3~1_sumout  & (!\fb|Add3~9_sumout  & (!\fb|Add3~17_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0 .lut_mask = 64'h0000000000400000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y78_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode663w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N51
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0_combout  = ( \fb|Add3~21_sumout  & ( !\fb|Add3~13_sumout  & ( (!\fb|Add3~1_sumout  & (!\fb|Add3~9_sumout  & (!\fb|Add3~17_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0 .lut_mask = 64'h0000008000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N10
dffeas \fb|hcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[3] .is_wysiwyg = "true";
defparam \fb|hcount[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y72_N13
dffeas \fb|hcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[4] .is_wysiwyg = "true";
defparam \fb|hcount[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode643w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X29_Y72_N22
dffeas \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N24
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( \fb|Add3~21_sumout  & ( (!\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & (!\fb|Add3~17_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0 .lut_mask = 64'h0000000000200000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode653w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N54
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout  = ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout 
// )) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (\fb|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout ) # 
// (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout 
// )) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout ) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y72_N25
dffeas \fb|framebuffer_rtl_0|auto_generated|address_reg_b[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y72_N23
dffeas \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N39
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0_combout  = ( \fb|Add3~17_sumout  & ( !\fb|Add3~13_sumout  & ( (!\fb|Add3~9_sumout  & (\fb|Add3~1_sumout  & (\fb|Add3~21_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~21_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~17_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0 .lut_mask = 64'h0000000200000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode756w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N0
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0_combout  = ( \fb|Add3~17_sumout  & ( \fb|Add3~21_sumout  & ( (\fb|Add3~5_sumout  & (\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & !\fb|Add3~13_sumout ))) ) ) )

	.dataa(!\fb|Add3~5_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~9_sumout ),
	.datad(!\fb|Add3~13_sumout ),
	.datae(!\fb|Add3~17_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0 .lut_mask = 64'h0000000000000100;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode766w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N45
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( \fb|Add3~21_sumout  & ( (!\fb|Add3~1_sumout  & (!\fb|Add3~9_sumout  & (\fb|Add3~5_sumout  & \fb|Add3~17_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~17_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0 .lut_mask = 64'h0000000000080000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode736w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y77_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0_combout  = ( \fb|Add3~17_sumout  & ( \fb|Add3~21_sumout  & ( (\fb|Add3~9_sumout  & (!\fb|Add3~1_sumout  & (\fb|Add3~5_sumout  & !\fb|Add3~13_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~13_sumout ),
	.datae(!\fb|Add3~17_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0 .lut_mask = 64'h0000000000000400;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y77_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode746w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N54
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout  = ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1]) # (\fb|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout ) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// \fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1] & \fb|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout ) ) ) ) # ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout 
// ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout )) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout  & ( 
// !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1] & 
// (\fb|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout )) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1]),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .lut_mask = 64'h11BB11BB0505AFAF;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N18
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( \fb|Add3~21_sumout  & ( (!\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & (\fb|Add3~17_sumout  & !\fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0 .lut_mask = 64'h0000000002000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode706w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X13_Y70_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( \fb|Add3~21_sumout  & ( (!\fb|Add3~9_sumout  & (!\fb|Add3~1_sumout  & (\fb|Add3~17_sumout  & !\fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode695w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y75_N0
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0_combout  = ( \fb|Add3~21_sumout  & ( \fb|Add3~17_sumout  & ( (!\fb|Add3~13_sumout  & (!\fb|Add3~9_sumout  & (!\fb|Add3~5_sumout  & \fb|Add3~1_sumout ))) ) ) )

	.dataa(!\fb|Add3~13_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~1_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0 .lut_mask = 64'h0000000000000080;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y75_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode716w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N45
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0_combout  = ( \fb|Add3~21_sumout  & ( !\fb|Add3~13_sumout  & ( (\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & (\fb|Add3~17_sumout  & !\fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0 .lut_mask = 64'h0000010000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode726w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N36
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  = ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a27~portbdataout  ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout  ) ) ) # ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a26~portbdataout  ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1] & ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a24~portbdataout  ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [1]),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .lut_mask = 64'h33330F0F555500FF;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0_combout  = ( \fb|Add3~21_sumout  & ( !\fb|Add3~13_sumout  & ( (\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & (!\fb|Add3~17_sumout  & !\fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0 .lut_mask = 64'h0000100000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y76_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode633w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N51
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( \fb|Add3~21_sumout  & ( (\fb|Add3~9_sumout  & (!\fb|Add3~1_sumout  & (!\fb|Add3~17_sumout  & !\fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0 .lut_mask = 64'h0000000040000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode613w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y74_N36
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0_combout  = ( \fb|Add3~21_sumout  & ( !\fb|Add3~13_sumout  & ( (\fb|Add3~1_sumout  & (!\fb|Add3~17_sumout  & (!\fb|Add3~5_sumout  & !\fb|Add3~9_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~17_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~9_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0 .lut_mask = 64'h0000400000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode623w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y66_N0
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( \fb|Add3~21_sumout  & ( (!\fb|Add3~5_sumout  & (!\fb|Add3~9_sumout  & (!\fb|Add3~17_sumout  & !\fb|Add3~1_sumout ))) ) ) )

	.dataa(!\fb|Add3~5_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~1_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode602w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N12
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  = ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout 
// )) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]) # 
// (\fb|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout ) ) ) ) # ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout 
// )) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (\fb|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout  & 
// \fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .lut_mask = 64'h00330F55FF330F55;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N48
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  = ( \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] 
// & ((\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout )))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3])))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ))))) ) ) ) # ( 
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( !\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & 
// (((\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3])))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout 
// )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ))))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout  & ( 
// !\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout  & ( (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ))))) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~1_combout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~3_combout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~2_combout ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .lut_mask = 64'h110311CFDD03DDCF;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y72_N32
dffeas \fb|framebuffer_rtl_0|auto_generated|address_reg_b[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fb|hcount [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|framebuffer_rtl_0|auto_generated|address_reg_b [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[4] .is_wysiwyg = "true";
defparam \fb|framebuffer_rtl_0|auto_generated|address_reg_b[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( !\fb|Add3~21_sumout  & ( (!\fb|Add3~9_sumout  & (\fb|Add3~1_sumout  & (\fb|Add3~17_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0 .lut_mask = 64'h0002000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode570w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N36
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( !\fb|Add3~21_sumout  & ( (!\fb|Add3~17_sumout  & (!\fb|Add3~9_sumout  & (\fb|Add3~1_sumout  & !\fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~17_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~1_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0 .lut_mask = 64'h0800000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode436w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N36
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( !\fb|Add3~21_sumout  & ( (\fb|Add3~1_sumout  & (!\fb|Add3~9_sumout  & (\fb|Add3~5_sumout  & !\fb|Add3~17_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~17_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0 .lut_mask = 64'h0400000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode476w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y72_N48
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0_combout  = ( \fb|Add3~1_sumout  & ( !\fb|Add3~13_sumout  & ( (!\fb|Add3~9_sumout  & (\fb|Add3~17_sumout  & (!\fb|Add3~5_sumout  & !\fb|Add3~21_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~17_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~21_sumout ),
	.datae(!\fb|Add3~1_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y73_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode530w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N36
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout )) 
// ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout )) ) ) ) # ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ( (\fb|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout ) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]) ) 
// ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout ) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y68_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( !\fb|Add3~13_sumout  & ( (!\fb|Add3~5_sumout  & (!\fb|Add3~17_sumout  & (\fb|Add3~9_sumout  & !\fb|Add3~1_sumout ))) ) ) )

	.dataa(!\fb|Add3~5_sumout ),
	.datab(!\fb|Add3~17_sumout ),
	.datac(!\fb|Add3~9_sumout ),
	.datad(!\fb|Add3~1_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0 .lut_mask = 64'h0800000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode426w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N33
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0_combout  = ( \fb|Add3~17_sumout  & ( !\fb|Add3~21_sumout  & ( (\fb|Add3~5_sumout  & (!\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & !\fb|Add3~13_sumout ))) ) ) )

	.dataa(!\fb|Add3~5_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~9_sumout ),
	.datad(!\fb|Add3~13_sumout ),
	.datae(!\fb|Add3~17_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0 .lut_mask = 64'h0000040000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y80_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode560w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y75_N15
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0_combout  = ( \fb|Add3~17_sumout  & ( !\fb|Add3~21_sumout  & ( (!\fb|Add3~5_sumout  & (\fb|Add3~9_sumout  & (!\fb|Add3~1_sumout  & !\fb|Add3~13_sumout ))) ) ) )

	.dataa(!\fb|Add3~5_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~1_sumout ),
	.datad(!\fb|Add3~13_sumout ),
	.datae(!\fb|Add3~17_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode520w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( !\fb|Add3~21_sumout  & ( (\fb|Add3~9_sumout  & (!\fb|Add3~1_sumout  & (!\fb|Add3~17_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0 .lut_mask = 64'h0040000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode466w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N6
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (((\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2])) # (\fb|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # (\fb|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout )))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (((\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2])) # (\fb|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout 
// ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (((\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & \fb|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout )))) ) ) ) # ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (\fb|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout  & (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # 
// (\fb|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout )))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout  & (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & 
// (((\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & \fb|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout )))) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h404370734C4F7C7F;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N54
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( !\fb|Add3~21_sumout  & ( (\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & (!\fb|Add3~17_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0 .lut_mask = 64'h0010000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode486w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N15
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( !\fb|Add3~13_sumout  & ( (\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & (!\fb|Add3~5_sumout  & !\fb|Add3~17_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~17_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0 .lut_mask = 64'h1000000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode446w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N39
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( !\fb|Add3~5_sumout  & ( (!\fb|Add3~13_sumout  & (\fb|Add3~9_sumout  & (\fb|Add3~17_sumout  & \fb|Add3~1_sumout ))) ) ) )

	.dataa(!\fb|Add3~13_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~1_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0 .lut_mask = 64'h0002000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode540w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N6
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0_combout  = ( !\fb|Add3~13_sumout  & ( !\fb|Add3~21_sumout  & ( (\fb|Add3~9_sumout  & (\fb|Add3~1_sumout  & (\fb|Add3~17_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0 .lut_mask = 64'h0001000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode580w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N18
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout 
// ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout )))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & 
// (((\fb|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]))) ) ) ) # ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( 
// !\fb|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (((\fb|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b 
// [3]))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout ))) ) ) ) # ( 
// !\fb|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b 
// [2] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout )))) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h048C26AE159D37BF;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y67_N24
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( !\fb|Add3~17_sumout  & ( (!\fb|Add3~9_sumout  & (!\fb|Add3~1_sumout  & (!\fb|Add3~13_sumout  & \fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~13_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0 .lut_mask = 64'h0080000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode456w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X15_Y72_N36
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( !\fb|Add3~13_sumout  & ( (!\fb|Add3~1_sumout  & (!\fb|Add3~9_sumout  & (\fb|Add3~5_sumout  & \fb|Add3~17_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~17_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0 .lut_mask = 64'h0008000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode550w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y79_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0_combout  = ( \fb|Add3~17_sumout  & ( !\fb|Add3~21_sumout  & ( (!\fb|Add3~1_sumout  & (!\fb|Add3~9_sumout  & (!\fb|Add3~13_sumout  & !\fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~13_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~17_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0 .lut_mask = 64'h0000800000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y79_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode509w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode409w[3] (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode409w [3] = ( !\fb|Add3~21_sumout  & ( !\fb|Add3~13_sumout  & ( (!\fb|Add3~9_sumout  & (!\fb|Add3~5_sumout  & (!\fb|Add3~1_sumout  & !\fb|Add3~17_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~5_sumout ),
	.datac(!\fb|Add3~1_sumout ),
	.datad(!\fb|Add3~17_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode409w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode409w[3] .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode409w[3] .lut_mask = 64'h8000000000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode409w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode409w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N24
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout )) 
// ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout ))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout )) ) ) ) # ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]) # (\fb|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout ) ) 
// ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ( (\fb|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout  & \fb|framebuffer_rtl_0|auto_generated|address_reg_b 
// [2]) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h0055FF550F330F33;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N0
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  = ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]) # (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ) ) ) ) # ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout )) # 
// (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & ((\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & \fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .lut_mask = 64'h0033550FFF33550F;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y70_N6
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( \fb|Add3~13_sumout  & ( (!\fb|Add3~1_sumout  & (!\fb|Add3~9_sumout  & (!\fb|Add3~17_sumout  & !\fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .lut_mask = 64'h0000000080000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode788w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y72_N33
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0_combout  = ( \fb|Add3~13_sumout  & ( !\fb|Add3~21_sumout  & ( (!\fb|Add3~1_sumout  & (\fb|Add3~9_sumout  & (!\fb|Add3~5_sumout  & !\fb|Add3~17_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~17_sumout ),
	.datae(!\fb|Add3~13_sumout ),
	.dataf(!\fb|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0 .lut_mask = 64'h0000200000000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode799w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount[4]~DUPLICATE_q ,\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N57
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( \fb|Add3~13_sumout  & ( (!\fb|Add3~5_sumout  & (\fb|Add3~1_sumout  & (!\fb|Add3~9_sumout  & !\fb|Add3~17_sumout ))) ) ) )

	.dataa(!\fb|Add3~5_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~9_sumout ),
	.datad(!\fb|Add3~17_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0 .lut_mask = 64'h0000000020000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode809w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N6
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( \fb|Add3~13_sumout  & ( (\fb|Add3~9_sumout  & (\fb|Add3~1_sumout  & (!\fb|Add3~17_sumout  & !\fb|Add3~5_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~17_sumout ),
	.datad(!\fb|Add3~5_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0 .lut_mask = 64'h0000000010000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode819w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount[3]~DUPLICATE_q ,\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N48
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  = ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( 
// (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]) # (\fb|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout ) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// \fb|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & 
// ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) ) # ( \fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( 
// (\fb|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout  & !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q  & ( 
// !\fb|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & (\fb|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] 
// & ((\fb|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .lut_mask = 64'h55330F0055330FFF;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y76_N6
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( \fb|Add3~13_sumout  & ( (!\fb|Add3~1_sumout  & (!\fb|Add3~9_sumout  & (\fb|Add3~5_sumout  & !\fb|Add3~17_sumout ))) ) ) )

	.dataa(!\fb|Add3~1_sumout ),
	.datab(!\fb|Add3~9_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~17_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0 .lut_mask = 64'h0000000008000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode829w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\display|color~2_combout }),
	.portaaddr({\fb|Add3~45_sumout ,\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,
\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\fb|Add4~45_sumout ,\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X24_Y75_N42
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0_combout  = ( !\fb|Add3~21_sumout  & ( \fb|Add3~13_sumout  & ( (\fb|Add3~9_sumout  & (!\fb|Add3~1_sumout  & (\fb|Add3~5_sumout  & !\fb|Add3~17_sumout ))) ) ) )

	.dataa(!\fb|Add3~9_sumout ),
	.datab(!\fb|Add3~1_sumout ),
	.datac(!\fb|Add3~5_sumout ),
	.datad(!\fb|Add3~17_sumout ),
	.datae(!\fb|Add3~21_sumout ),
	.dataf(!\fb|Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0 .lut_mask = 64'h0000000004000000;
defparam \fb|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\fb|framebuffer_rtl_0|auto_generated|decode2|w_anode839w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(\fb|hcount [0]),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\display|color~2_combout }),
	.portaaddr({\fb|Add3~41_sumout ,\fb|Add3~37_sumout ,\fb|Add3~33_sumout ,\fb|Add3~29_sumout ,\fb|Add3~25_sumout ,\display|x~6_combout ,\display|x~5_combout ,\display|x~4_combout ,\display|x~3_combout ,\display|x~2_combout ,\display|x~1_combout ,\display|x~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\fb|Add4~41_sumout ,\fb|Add4~37_sumout ,\fb|Add4~33_sumout ,\fb|Add4~29_sumout ,\fb|Add4~25_sumout ,\fb|hcount [7],\fb|hcount[6]~DUPLICATE_q ,\fb|hcount [5],\fb|hcount [4],\fb|hcount [3],\fb|hcount [2],\fb|hcount [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\fb|framebuffer_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "VGA_framebuffer:fb|altsyncram:framebuffer_rtl_0|altsyncram_acq1:auto_generated|ALTSYNCRAM";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 12;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 2;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 4095;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 12;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 2;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 0;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 4095;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 307200;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 1;
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \fb|framebuffer_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X31_Y72_N30
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  = ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & 
// ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (((\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] & 
// !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \fb|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (\fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout )) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2] & (((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0] 
// & !\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout  & ( !\fb|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( 
// (\fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout  & !\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|mux3|l2_w0_n8_mux_dataout~0_combout ),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [2]),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b[1]~DUPLICATE_q ),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .lut_mask = 64'h50505C5053505F50;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y72_N42
cyclonev_lcell_comb \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 (
// Equation(s):
// \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout  = ( \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( 
// (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [5] & (((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [4]) # (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout )))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b 
// [5] & (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( 
// \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [5] & (((\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & 
// \fb|framebuffer_rtl_0|auto_generated|address_reg_b [4])))) # (\fb|framebuffer_rtl_0|auto_generated|address_reg_b [5] & (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3] & ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [4])))) ) ) ) # ( 
// \fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( !\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [5] & 
// ((!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [4]) # (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ))) ) ) ) # ( !\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout  & ( 
// !\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout  & ( (!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [5] & (\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout  & 
// \fb|framebuffer_rtl_0|auto_generated|address_reg_b [4])) ) ) )

	.dataa(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [5]),
	.datab(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [3]),
	.datac(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n1_mux_dataout~4_combout ),
	.datad(!\fb|framebuffer_rtl_0|auto_generated|address_reg_b [4]),
	.datae(!\fb|framebuffer_rtl_0|auto_generated|mux3|l4_w0_n0_mux_dataout~4_combout ),
	.dataf(!\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .lut_mask = 64'h000AAA0A440AEE0A;
defparam \fb|framebuffer_rtl_0|auto_generated|mux3|l6_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N9
cyclonev_lcell_comb \fb|Equal3~0 (
// Equation(s):
// \fb|Equal3~0_combout  = ( \fb|vcount [6] & ( (\fb|vcount[7]~DUPLICATE_q  & (\fb|vcount [5] & \fb|vcount [8])) ) )

	.dataa(!\fb|vcount[7]~DUPLICATE_q ),
	.datab(!\fb|vcount [5]),
	.datac(gnd),
	.datad(!\fb|vcount [8]),
	.datae(gnd),
	.dataf(!\fb|vcount [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal3~0 .extended_lut = "off";
defparam \fb|Equal3~0 .lut_mask = 64'h0000000000110011;
defparam \fb|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N28
dffeas \fb|hcount[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\fb|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|hcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fb|hcount[9] .is_wysiwyg = "true";
defparam \fb|hcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N48
cyclonev_lcell_comb \fb|VGA_BLANK_n~0 (
// Equation(s):
// \fb|VGA_BLANK_n~0_combout  = ( !\fb|hcount [0] & ( (((\fb|VGA_BLANK_n~q ))) ) ) # ( \fb|hcount [0] & ( (!\fb|vcount [9] & (!\fb|Equal3~0_combout  & ((!\fb|hcount [10]) # ((!\fb|hcount [8] & !\fb|hcount [9]))))) ) )

	.dataa(!\fb|hcount [8]),
	.datab(!\fb|vcount [9]),
	.datac(!\fb|hcount [10]),
	.datad(!\fb|Equal3~0_combout ),
	.datae(!\fb|hcount [0]),
	.dataf(!\fb|hcount [9]),
	.datag(!\fb|VGA_BLANK_n~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|VGA_BLANK_n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|VGA_BLANK_n~0 .extended_lut = "on";
defparam \fb|VGA_BLANK_n~0 .lut_mask = 64'h0F0FC8000F0FC000;
defparam \fb|VGA_BLANK_n~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y72_N49
dffeas \fb|VGA_BLANK_n (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\fb|VGA_BLANK_n~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fb|VGA_BLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fb|VGA_BLANK_n .is_wysiwyg = "true";
defparam \fb|VGA_BLANK_n .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y72_N42
cyclonev_lcell_comb \fb|VGA_HS~0 (
// Equation(s):
// \fb|VGA_HS~0_combout  = ( !\fb|hcount[9]~DUPLICATE_q  & ( \fb|hcount [5] & ( (\fb|hcount[10]~DUPLICATE_q  & (\fb|hcount [8] & !\fb|hcount [7])) ) ) ) # ( !\fb|hcount[9]~DUPLICATE_q  & ( !\fb|hcount [5] & ( (\fb|hcount [6] & (\fb|hcount[10]~DUPLICATE_q  & 
// (\fb|hcount [8] & !\fb|hcount [7]))) ) ) )

	.dataa(!\fb|hcount [6]),
	.datab(!\fb|hcount[10]~DUPLICATE_q ),
	.datac(!\fb|hcount [8]),
	.datad(!\fb|hcount [7]),
	.datae(!\fb|hcount[9]~DUPLICATE_q ),
	.dataf(!\fb|hcount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|VGA_HS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|VGA_HS~0 .extended_lut = "off";
defparam \fb|VGA_HS~0 .lut_mask = 64'h0100000003000000;
defparam \fb|VGA_HS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y72_N24
cyclonev_lcell_comb \fb|Equal3~1 (
// Equation(s):
// \fb|Equal3~1_combout  = ( !\fb|vcount [9] & ( \fb|Equal3~0_combout  & ( (!\fb|vcount [2] & (\fb|Equal1~0_combout  & \fb|vcount [1])) ) ) )

	.dataa(!\fb|vcount [2]),
	.datab(!\fb|Equal1~0_combout ),
	.datac(!\fb|vcount [1]),
	.datad(gnd),
	.datae(!\fb|vcount [9]),
	.dataf(!\fb|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fb|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fb|Equal3~1 .extended_lut = "off";
defparam \fb|Equal3~1 .lut_mask = 64'h0000000002020000;
defparam \fb|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y59_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
