INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/20401/FPGAclass/inClassExample_1/inClassExample_1.srcs/sources_1/new/EvenParity.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EvenParity
