================================================================================ 
Commit: a05e09b412e16e4286171d1e0942f0a55082f29b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:40 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1457_01
Edited by lavanya
Hsd-es-id: NA
Original commit date: Sun Nov 8 22:58:20 2020 -0800
Change-Id: I4a0df7b1c3b397b63c3ca1da132f15f708e5962f
Original commit hash: 0e0c23eb78623d183135bd5675a46e133a4b6dc7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b32784bef195759d794d6f8f372504a604c9fe04 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:36 2021 -0800 
-------------------------------------------------------------------------------- 
Peg10&11 BWG settings mismatch in BIOS 1413

+------------------------+------------------+-----------------+
|      Register          | Offset[BitField] | BWG Recommended |
|                        |                  | value           |
+------------------------+------------------+-----------------+
|CMD.SEE                 |   04h [8]        | 1               |
|BCTRL.SE                |   3Eh [1]        | 1               |
|LCAP.EL1                |   4Ch [17:15]    | 0X6             |
|MPC.FCDL1E              |   D8h [21]       | 1               |
|V1CTL.TVM               | 02A0h [7:1]      | 0x0*            |
|PCIEPMECTL.POFFWT       | 0420h [19:18]    | 0               |
|PCIEPMECTL.POFFWT       | 0424h [27]       | 1               |
|ADVMCTRL.PMREQBLKPGRSPT | 05BCh [7:5]      | 0x2             |
|VNNREMCTL.LRSLFVNNRE    | 0C70h [1:0]      | 0               |
|RXMC1.MILRTS            | 0C90h [2]        | 0               |
|RXMC1.MSRVS             | 0C90h [31:26]    | 0x1F            |
|DCGEN1.PXLTULDCGEN      | 1350h [9]        | 0               |
|DCGEN1.PXTTULDCGEN      | 1350h [24]       | 1               |
|DCGM1.PXTTULDCGM        | 1358h [24]       | 1               |
|DCGEN3.PXCUPDCGEN       | 1360h [2]        | 0               |
|DCGM3.PXCUPDCGM         | 1368h [2]        | 0               |
|G5L0SCTL.G5L0SIC        | 1E00h [23:22]    | 0x3             |
|G5L0SCTL.G5ASL0SPL      | 1E00h [31:24]    | 0x50            |
+------------------------+------------------+-----------------+

Hsd-es-id: 16011966247
Original commit date: Thu Oct 22 22:47:40 2020 +0530
Change-Id: I47a320a4ba8a4c986e8528063aa16d99ded23f1d
Original commit hash: 6fcea656d2685330bdbc7352e33d27c7e9ff20bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 948431e32c2aca265b0b4edcb7b559f3ea1305db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:31 2021 -0800 
-------------------------------------------------------------------------------- 
Remove duplicate definition of Cpu.asl from Platform BoardPkg

Duplicate copy of Cpu.asl exists in
AlderLakeBoardPkg\Acpi\BoardAcpiDxe\Dsdt\Cpu.asl
MeteorLakeBoardPkg\Acpi\BoardAcpiDxe\Dsdt\cpu.asl.
The above ones should be deleted.

BIOS uses the Cpu.asl from AlderLakeBoardPkg\Acpi\AcpiTables\Dsdt\Cpu.asl

Hsd-es-id: 16011853790
Original commit date: Mon Oct 26 18:37:41 2020 +0800
Change-Id: I97b9273afe130d185b1c25a0e166a1e933e3aa6c
Original commit hash: cedb97d2e357093963507a33def7273f27031a95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/CPU.asl
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL

================================================================================ 
Commit: 6a7d8d9e02c0ffe77271efe5a9174bafbb7e73ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P][AEP] - DG02 384 board support - Power meter support

- Power meter sync
- Added Enable GPIO for Wov LED driver chip

Hsd-es-id: 16011984309
Original commit date: Wed Nov 4 20:28:03 2020 +0530
Change-Id: I33ae16a9cd3d015da09e066538b1370633b8be92
Original commit hash: efe187486b15e039f6266239cfa0bbf39cfaacc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 30bd1bbda509524a34148bd53956bb8570c0aedd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:20 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Gcc: Enable the GCC support in Fsp Wrapper - Platform

Remove GCC workaround in long time ago

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 21:17:57 2020 +0800
Change-Id: I2b3befe040724199b8d116115819088daef5fb70
Original commit hash: ce1b0749875385b5e7df8db8122fbfc4ffd79ebe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: ddf90000b608bb9ef5e4f6de9edcca304851b1f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:17 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Vpd: Enable the GCC support in Fsp Wrapper - Platform

1. Align VpdPcdPcieClkUsageMap with structure PCIE_CLOCKS_USAGE.

2. Seperate ADL-S and ADL-P board package.
Currently, ADL-S and ADL-P have standalone FSP. It means AlderLakePBoards and AlderLakeSBoards are exclusive.
To save binary size, ADL-S BIOS size shouldn't take up ADL-P BIOS size and vice versa.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 21:11:35 2020 +0800
Change-Id: I9e4d144c003ba0a17c7db811d61ceed93570a2b4
Original commit hash: 5a90e1a8d1ea63e3e82ba3fc2322ebd4ec69b97a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/AllStructPCD.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlMPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlSimicsPcieClocks.dsc

================================================================================ 
Commit: 25db4e808edaf81e9d1bd3aab2f98b27114919b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:14 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/SystemAgent: Enable the GCC support in Fsp Wrapper - Platform

Align SkuType ussage with #if .. #else .. #endif to prevent ununsed variable.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 20:53:05 2020 +0800
Change-Id: I50e60837290ad4db6a3c6131693a51ebc716e043
Original commit hash: 4d231509ed75dd843e668f456ce5a80dcc8ed9ac

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfigPreMem.c

================================================================================ 
Commit: 60b8968cbfaa5d117c40a696563047983ef63cee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:11 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Hsio: Enable the GCC support in Fsp Wrapper - Platform

Both mGpioTableHsioSmbusPin and mGpioTableMonHsioSmbusPin belongs to ADL-S specific code.
They shouldn't exist in AlderLake common code. Move it from AlderLake to AlderLakeSBoards to prevent unused variable for ADL-P.

Hsd-es-id: 1508491131
Original commit date: Mon Nov 9 20:49:07 2020 +0800
Change-Id: I4da4281ba0ee0e2e3cf2fb1d19ee80a32de1a3ea
Original commit hash: a1ce27ae8de99cbcd03fce7ce296f389d3254ff8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiDetect.c

================================================================================ 
Commit: 0fe1a0ac4b212d9c8ef7f79541bde98cdd9c6923 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:06 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Hsd-es-id: NA
Original commit date: Mon Nov 9 03:12:54 2020 +0000
Original commit hash: 45f9b760811a512f45777bb977f684bc9d189498

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4bc42f327c6bf70a74aafc45275273d9ceaa8ac3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:05:00 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][integration_step_event][22011682423][ADL-S | LP4 DDR5][J0 updates from poweron]

ADL J0 power on updates and fixes for headless mode.
- Enable GlobalVsshiBypass for DDR5 on J0
- Use ReadMPR in Headless MRC while keeping only ERDMPR2D in regular MRC.
- DdrIoTranslateCccToMcChannel: Fix CCC mapping for DDR5 on ADL-P
- MrcGetTxFifoSeparation: update separation for ADL-P DDR5 and LP4
- Read Leveling: wrong variable used instead of EnDqsNRcvEnGateSave.
- ProgramDeswizzleRegisters: fix Strobe argument in usage of GsmMccDeswizzleBit for LPDDR
- Phy init changes for ADL-P:
 - CccClkAlignCtl2.d0tosig_offset  = 0xDB
 - CompUpdateCtrl.compupdatecntval = 0x40
 - MrcPhyInitSeq3: add timeout during CccPmFsm.initdone_status polling
- Skip MrcSetMcCplInterleave in STUB mode
- Add J0 ucode patch 0x80000006

[
Hsd-es-id: 22011682423
Original commit date: Sun Nov 8 22:46:16 2020 +0530
Change-Id: I5450525b0be82d547706f1bac3663fd0559742f7
Original commit hash: c72ea88aed24cf13efbae235e2d810a159b7bb51

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_82_90671_80000006.inc

================================================================================ 
Commit: 0481ca5e405544396aa2a83d1ed88c06fd31f3c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:04:56 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1457_00

Hsd-es-id: NA
Original commit date: Sun Nov 8 17:50:27 2020 -0800
Change-Id: I686531de5322f6776ccfe042553b0801fa8503e9
Original commit hash: 86113896e05d5c9d8c6d25dea60662c935795115

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ca058a654fdbf4e3ec68ca4c532585d0e165d3c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:04:46 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Sun Nov 8 01:25:13 2020 -0800
Change-Id: I01f26ce1601ea4cb1bb6a60e1bc8d6bb98bd09bc
Original commit hash: 81db8f185537976fe44ff68bcec018e3aec4793f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: abf83ce7bb41dcea444a03c4f8b9d75afe24c601 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:04:41 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1456_00

Hsd-es-id: NA
Original commit date: Sat Nov 7 17:48:56 2020 -0800
Change-Id: Ibcb76e1b864102dc3c2571f4b7df82f11307005d
Original commit hash: 6de0d0fb9196d6e28c5faf965e34222f07dfc9e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4ceeb1c7db43445886b3100127327bdbda774448 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:04:38 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Sat Nov 7 01:26:21 2020 -0800
Change-Id: I2ee54289b9ee7a7dd5acd7b69563206484a1f568
Original commit hash: 692d48cd33317b6a8fc32c8a00851be86aaccad5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 029efc8f60b196fea4ff998bf977a60ef30be398 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:04:30 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1455_00

Hsd-es-id: NA
Original commit date: Fri Nov 6 17:54:07 2020 -0800
Change-Id: Icf51ecfaa7fb9fe2d56d591351dbec6c4d025878
Original commit hash: 3585dafd170061c0600bb01557de2b587d6d9581

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3100af53c9711b7be8f5cd5b9ed05d30d419becb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:04:25 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Integrate GOP 1045
Revert "[ADL-S] Integrate GOP 1046"
This reverts commit 6cc1f8735123c130d740d0a3addf36fb3809a779.

No video output at BIOS Menu using GOP 1046

Hsd-es-id: 16012007160
Original commit date: Fri Nov 6 15:51:27 2020 -0700
Change-Id: I4c32c923e5570cfe499223bd70c8e8a96db6ee85
Original commit hash: 0cb63fafbda524dd2a48357042caf45da488a007

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 02ca4004b0543a6b3477f67a9b62e688ee1d6932 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:04:15 2021 -0800 
-------------------------------------------------------------------------------- 
[BIOS] Add _DSD method for D3 enable/disable in VMD scope

Moved _DSD method under VMD scope and exposed policy for exposing/hiding this _DSD method.

Hsd-es-id: 14012421613
Original commit date: Tue Sep 1 13:13:50 2020 -0700
Change-Id: I84e8b5a636325e3983df84454e249c1f104d5a1c
Original commit hash: c79417d8627a20aefd707d6b2c1f336d7f35624f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdPciePort.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3VmdSataPort.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/BoardAcpiDxe/Dsdt/DSDT.ASL
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl

================================================================================ 
Commit: 46dc50be3eef82a06000a7aa671277c07e80e7f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:04:02 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][PCIe] PCIe endpoint initialization Error

Hsd-es-id: 1508478671
Original commit date: Tue Sep 29 21:07:06 2020 +0530
Change-Id: Ice4e98c4c4bcb8d2fd3be8ff5ed07279074491a7
Original commit hash: ebe7e9334b0c9394e456b87dcf379ef8ced9d180

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: a9db4fcd1df577cf9f7c43b1a0d9f3b815c043fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:56 2021 -0800 
-------------------------------------------------------------------------------- 
EagleStreamRpPkg/SmmCore: Change to hybrid core to support standalone MM.

Standalone MM driver is required for Seamless SMM Driver Update feature.
This patch is to add a hybrid SMM Core to Eagle Stream platform as first
step to support standalone MM driver dispatch. The driver runtime update
and reload will be added based on the hybrid SMM Core later.

The change is only added to seamless build target ('-su').

Hsd-es-id: 1508317865
Original commit date: Mon Oct 19 19:20:04 2020 +0800
Change-Id: I82aebe8c31709bdd75ef03da09b966b7a752fb02
Original commit hash: b00f9939818c4d472c05518bb7968b186e420cef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/Uart/Library/PeiDxeSmmSerialIoUartLib/PeiDxeSmmSerialIoUartLib.inf

================================================================================ 
Commit: 0c8f64a6414af9ac43e8177e3dcf2f920e2cd025 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:44 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P]: Board PCDs correction: Bluetooth Usb Port

Corrected the PcdBleUsbInterfaceNumber PCD Value.

Hsd-es-id: 16012098016
Original commit date: Fri Nov 6 14:00:41 2020 +0530
Change-Id: I1db549de2888368ae8cea087451a146318f49ac7
Original commit hash: 6733acfd3d7f275c29537265e6afb3406447ea39

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: 5c136297320a704243ecb5219dd7d61d68c8d9f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:41 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S]Making the CheckAndInitializePegVga available to the external BIOS.

PEG10 link will train to Gen1 in PostMem only so moving CheckAndInitiliazePegVga API after link trains and at the end of this API, we will do disabling iGFX if we will detect external graphics card on PEG10

Hsd-es-id: 1508463638, 16011818855
Original commit date: Tue Oct 27 14:30:42 2020 +0530
Change-Id: I896173c345baa7bdc3774325d2d4204d4013b551
Original commit hash: e8cd3774332d923f1d6dbae8463455b7354d5357

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieVgaInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitNull.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 32e1ee7e8feb58c08a28681b33309d3c483b0469 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:38 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Fri Nov 6 01:25:52 2020 -0800
Change-Id: I2ccc4db9da722b9403417a6e09bbdae23366f215
Original commit hash: 2955ecd692f23f1346d08d244059b6001f196950

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 36e0870dd83504b6d12deea1e0d152c4a3e38ea9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:33 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/P2SB: Update P2SB device initialization

P2SB device in Integrated Boot Logic (IBL) has some differences
comparing to the device build-in PCH.
1. There is no PSFs in IBL so masking PSF EndPoint devices in P2SB
should be removed from the procedure.
2. Device hidding is handled in different way than in PCH
3. IBL's P2SB doesn't support IEC disabling
4. IBL doesn't support LegacyIO Low Latency
5. IBL doesn't support Parity Check
6. IBL doesn't support IOSF-SB Posted Write
This change updates P2SB initialization procedure specific
for IBL.

Note:
The update has been done according HAS revision V.18

Hsd-es-id: 18013313057
Original commit date: Wed Oct 14 18:31:59 2020 +0200
Change-Id: Iad1048234f6f454ce2ce22c6825edc477234c5d3
Original commit hash: ae751ecbcb677649e63573b48e0d82cf4f50cbc1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Library/PeiP2sbPrivateLib.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/P2SbHandle.h
ClientOneSiliconPkg/IpBlock/P2sb/IncludePrivate/Register/P2sbRegs.h
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPrivateLib/PeiP2sbPrivateLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchP2Sb.c

================================================================================ 
Commit: 904b0c5449dc0b34402a882a6d1798b1fbb8bcca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:18 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakeSBoards: Disable pre-boot DMA protection on ADL-S

Disable pre-boot DMA protection for mAlderlakeSAdpSDdr5UDimm1DAepConfigPatchTable

[
Hsd-es-id: 22011643113
Original commit date: Fri Nov 6 14:54:52 2020 +0800
Change-Id: Ifa33fecbf37267b757c64616bc6e0980999fe2c1
Original commit hash: 958bcf22bef1067e3be0d8888174c0ff876bbe05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: a43d25fefa8189fa001f670eeb991075de478e28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:13 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][A0][PO] - PEG1011  avoid the use in test mode, to set the knob skip_link_training_PEG10

Hsd-es-id: 16012089351
Original commit date: Thu Oct 29 17:15:06 2020 +0530
Change-Id: I17f925bc1b6b6454e3ff3cf56087d5227ccc1ec9
Original commit hash: c3c6d83f97f377d3fd6b9638a913a622e9014fbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieLinkTrain.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 9adf8e14b3f0aebce1f7a700d97dc3185d40977e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:07 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit c91464380cd7c844e1238db6692db5c3ec86001c)

Fri Nov 6 06:08:14 2020 +0000
Original commit date: Fri Nov 6 06:08:14 2020 +0000
Original commit hash: 0e5bfee1a1fcffdd4f5279eb0c0945acf599d18a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d54d13c9d471e109a343808cbf233e7a4b5f6add 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:04 2021 -0800 
-------------------------------------------------------------------------------- 
[NO_HSD][Disable SAGV on B-step]

Keep SAGV disabled on B-step

Hsd-es-id: N/A
Original commit date: Thu Nov 5 17:29:22 2020 -0800
Change-Id: Icd5dc7cff61882a03ea063552931f0632c3e8d14
Original commit hash: 8564409290c9410a4ba7b7d7b66c907bc77e6354

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: c6befe45ae92f1812c76dd56c899112472f144c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:03:01 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeFspPkg/UpdList: Update UPD list for coreboot

Add 'Lp5CccConfig' FSP-M UPD for coreboot build.

Impact Platforms: ADL

Hsd-es-id: N/A
Original commit date: Thu Nov 5 20:41:26 2020 +0530
Change-Id: Ia8bc1d43c6eab24aa75a6f64079da2ec25b781f8
Original commit hash: cbd8d594f32c67e5f5e285824a3a46b8259184ea

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/UpdList/FSPM.txt

================================================================================ 
Commit: 9c710113f398be248bdb210babdc699133f376ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:58 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-S] Reverting the BIOS WA for RESET_CPL register programming since a pcode patch is available.

Hsd-es-id: 16011776762
Original commit date: Thu Oct 22 10:18:23 2020 +0530
Change-Id: I0b19c31b54a33371fe2308ef812c46f9729a5a94
Original commit hash: 0e4649909e8c3200eb3644d630d3240c5b16f341

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInit.c

================================================================================ 
Commit: ca8f60424ea9173354bb99e5ecf2bb5cb450953d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:55 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/AlderLakeSBoards: Disable pre-boot DMA protection on ADL-S

[
Hsd-es-id: 22011643113
Original commit date: Fri Nov 6 10:26:16 2020 +0800
Change-Id: I35f9d07f2eaaf7e3bbf48d63e8aff6db9377c833
Original commit hash: f53e7aef642fb05058e3119bc8549c653cca3b83

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 9ecc397ad7475c2fbd0a8ddbb2dca10eb13eed4d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:52 2021 -0800 
-------------------------------------------------------------------------------- 
CSME cant access the CSME IMR space due to BIOS not enabling VCm on the OPI

Hsd-es-id: 16012094007
Original commit date: Thu Nov 5 23:23:55 2020 +0530
Change-Id: I323cfe8e05b7859998bc96c6b17237c5e020628c
Original commit hash: f6864c1c916370f9f5949b1b614b4d7a595bbb62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c

================================================================================ 
Commit: c1893634fe76d45983b4b0b626df6b9702997e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:50 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Include\Protocol\Thc: Touch Host Controller (THC) interfaces committed for backwards compatibility

- Updated Thc.h header and THC_PROTOCOL description

[
Hsd-es-id: 22011586613
Original commit date: Thu Nov 5 16:25:36 2020 -0800
Change-Id: Ic7f0413fb8081bc545976d6f6065cdc32f801ff2
Original commit hash: 84ed5e6f5e2f7627910429e85b7b529c09e3691d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/Thc.h

================================================================================ 
Commit: 80a692590d8a4a428aa8b67edda91ec51821d683 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:42 2021 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/PlatformSetup: Enable the GCC support in Fsp Wrapper - Platform

Fix incorrect code logic, ((Any value | BIT4) == 0) is always false

Hsd-es-id: 1508491131
Original commit date: Fri Nov 6 08:23:21 2020 +0800
Change-Id: I2236a287550535caa97d8434927291293b954abf
Original commit hash: 44ec25515a9777d13d648789ebd4adb83117b792

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c

================================================================================ 
Commit: 1b5c87f1de7f2860bb2f18fd66ac6fa1454f7d72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:39 2021 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Vtio: Enable the GCC support in Fsp Wrapper - Platform

Align structure with correct bracket

Hsd-es-id: 1508491131
Original commit date: Fri Nov 6 08:15:27 2020 +0800
Change-Id: I9e68b86271c78bc4b3c4384adae05ef2b4501e57
Original commit hash: 153196b0ef20fb52aa8b3a5d4001bc1fec6d2f2f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Vtio/Dxe/VtioDxe.c

================================================================================ 
Commit: 06d9e082f160d56562fd841761fff03b0446a394 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:36 2021 -0800 
-------------------------------------------------------------------------------- 
BoardPkg/MadtX2Apic.act: Enable the GCC support in Fsp Wrapper - Platform

Align structure with correct bracket

Hsd-es-id: 1508491131
Original commit date: Fri Nov 6 08:08:21 2020 +0800
Change-Id: I552501564a77ca570a7e15bec38e92badf3e4322
Original commit hash: dc7c23258dfd7eac82929c638892fe5bcc6858f7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Madt/MadtX2Apic.act

================================================================================ 
Commit: 549a69db12322fef2e1ee7b6d2f2cd88b0f0de87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:33 2021 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/KeyEnroll: Enable the GCC support in Fsp Wrapper - Platform

strncpy will assume size need to use destination size rather than source size.
Use memcpy instead of strncpy.

Hsd-es-id: 1508491131
Original commit date: Thu Nov 5 17:00:06 2020 +0800
Change-Id: I7f9ade0f85cdf7db2747d0181b1169eda73534ca
Original commit hash: 5d84a69712ee56e848ad3de2dac3831e80cc9235

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BuildPlatTools.sh
AlderLakePlatSamplePkg/Tools/KeyEnroll/KeyEnroll.c

================================================================================ 
Commit: bfc4fdf2732b04f76bd2cb4a2eb73d24af9857c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:28 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/ClientOneSiliconBuild: Enable the GCC support in Fsp Wrapper - Platform

For Visual Studio 2019 on Windows, save 10 min build time.
For Clang11 on Windows, save 10 min build time.
For GCC5.4/GCC9.3 on Ubuntu, save 3 min build time.
For Clang11 on Ubuntu, save 3 min build time.

Hsd-es-id: 1508491131
Original commit date: Thu Nov 5 14:01:45 2020 +0800
Change-Id: I5bbbd52d07f2e13ce42f9d208607ca8923ede37e
Original commit hash: 884bc4b0767e4ba10b3a20a7d71b49cdadf4ff58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/ClientOneSiliconBuild.py

================================================================================ 
Commit: 7f715ea46df7cc89169c16f668013dc67cc67043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:18 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1454_00

Hsd-es-id: no sighting
Original commit date: Thu Nov 5 17:50:27 2020 -0800
Change-Id: If531ded958c2c6a8be0225bcd72ed4b9d7d1d531
Original commit hash: d16a3c6387368752c6ce67f937c5ea228c35c9d7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec8a35b24b84c34e763fa1d7be6958612f712ba4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:15 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL] Support multiple PDT

Hsd-es-id: 16011826564
Original commit date: Wed Oct 14 22:31:22 2020 +0530
Change-Id: I832098d9fc2e1b0eda82bb906f9b618696664650
Original commit hash: ba60c53530b9369d29a6902f7fcc0eaea3d081a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/BiosUpdateHelpersLib/BiosUpdateHelpersLib.inf
AlderLakePlatSamplePkg/Features/MultiPdt/MultiPdtDxe.c
AlderLakePlatSamplePkg/Features/MultiPdt/MultiPdtDxe.inf
AlderLakePlatSamplePkg/Include/Library/PdtUpdateLib.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.c
AlderLakePlatSamplePkg/Library/PdtUpdateLib/PdtUpdateLib.inf
AlderLakePlatSamplePkg/PlatformPkg.dec
AlderLakePlatSamplePkg/PlatformPkg.dsc
AlderLakePlatSamplePkg/Setup/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/Setup.uni
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 3e655e4c6400a4fe388efe2699a15f92794f5ceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:02:03 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012907747][ADL-S][b0][DDR5] Bios assert is limiting system from booting to windows with freq higher than 4000G2

Issue:
 BIOS hits ASSERT: "VarCheckHiiQuestion fail: Numeric mismatch" at 4400 and above

Root cause:
 Setup option for tCL has a limit of 36, while DDR5-4400 may use CL=40.

Solution:
 Increase numeric range limit for all DDR timings in setup, to avoid such issues with DDR5 / LP5 high speeds.

Additional change:
 - Remove DllBwEn0..3 setup options which are unused (legacy from SKL)

[
Hsd-es-id: 14012907747
Original commit date: Thu Nov 5 13:15:27 2020 -0800
Change-Id: I6affbf9fb813f13de91d4f1730140e8bd4e5af2f
Original commit hash: 59692162b11fcf06e923e15e1b95f63cf5d02ded

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 0b149d39265f350ebe20dd8ae4199fb75d5426d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:01:52 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit aa8e1540fd770c703f96b2d1af7c379d3e159c23)

Thu Nov 5 20:39:17 2020 +0000
Original commit date: Thu Nov 5 20:39:17 2020 +0000
Original commit hash: 90917604ad36b333037c87896cb4220aaa35f44d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ecaf3cf09e095c47f4458b03c96535d9fe3c44bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:01:49 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012907967][ADL-S][b0][DDR5] DDR5 byte Swizzling fail at ECT on 4400 or 4800G2

Issue:
 DDR5 DQ swizzle detection fails at 4400 and above.

Root Cause:
 DQ swizzle detection runs at the end of ECT, before the full JEDEC init was executed.
 Hence MR0 was not programmed yet, and it has a default RL value of 22.
 This RL is too short for high speeds such as 4400.

Solution:
 Issue a JEDEC reset/init before DQ mapping.
 This will program all MR's including MR0.

[
Hsd-es-id: 14012907967
Original commit date: Thu Nov 5 10:55:55 2020 -0800
Change-Id: I713cc6a60bc9369d5b1cef5d868f8508962a6314
Original commit hash: bc0830eaa5c07d72598b0cdac89b97c9771ca844

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: 383db7f70541f015a2a2b3c67e81598e2acd5d8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:01:35 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 3a9bd583eb51e94e3e78c0d1f7e652976f5e10e5)

Thu Nov 5 18:52:17 2020 +0000
Original commit date: Thu Nov 5 18:52:17 2020 +0000
Original commit hash: 9bd218169242c0f4e341e47ff2f406c44eeda865

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: de349b43371e4a3116a27b6a16bedc702560e5bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:01:32 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Adl: Enable the GCC support in Fsp Wrapper - MRC

1. For "? 1 : 0", GCC5.4/5.5/8.3/9.3 will report bitwise-conditional-parentheses error
2. For PrintBorder[], CLANG11/GCC9.3 will report _memcpy error
3. For sys_in_gb and cl_in_gb, it's debug only function.
4. For "else miss {}", GCC9.3 will reportmisleading-indentation

Hsd-es-id: 1508491114
Original commit date: Thu Nov 5 15:55:38 2020 +0800
Change-Id: Ica41b02a8e04cac80397b3e3734fb3e217aa9413
Original commit hash: faf103077492a1e58568cc6561bd7e0207a7bc06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 68677041351e30256ac674516e59e8d8cfc2e398 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:01:22 2021 -0800 
-------------------------------------------------------------------------------- 
BoardPkg DSC, FDF: Remove temporary workaround to invoke EFI Shell

There's a temporary WA implemented which was needed to invoke EfiShell.
DxeMain didn't support signature verification services initially,
so the FvApp, which is signed, was not verified and could not be dispatched.
This commit adds RSA2048Sha256 support to DxeMain so DXE dispatcher will
verify a signature of FvApp.

Hsd-es-id: 22011247117
Original commit date: Thu Oct 29 17:01:07 2020 -0700
Change-Id: Ia8e3c55b36c8ffc0d61277653df14142e0ed1f61
Original commit hash: 2d8274cc86a5a5f70665aeb2af6fb2bbbb318364

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf

================================================================================ 
Commit: f240c6f40ba6d85f4aae40cc8bbe22f85735da0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:01:06 2021 -0800 
-------------------------------------------------------------------------------- 
C1S/IBL/UART: Update UART initialization code for IBL

UART device integrated in Integrated Boot Logic (IBL)
is compliant with 16550 standard.
Current IBL BIOS uses SerialIO UART initialization code
what is not correct. IBL UART should be initalized with
standard EDK BaseSerialPortLib16550 library.
This change removes SerialIO Uart code from IBL initialization patch.

Hsd-es-id: 18013656274
Original commit date: Tue Nov 3 14:24:51 2020 +0100
Change-Id: I38480694988f473a63733eac4bd141e7e377e3ef
Original commit hash: c11de119eda007ad49ff3e1e8abd4296a8c3d780

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c

================================================================================ 
Commit: 408ae454fac9a4e9d7c529b260a643cc9071111b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:49 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-M] Add acoustic noise menu options for VCCSA

ADL M  :
VCCIA - no change
VCCGT - need to remove the only Fast/16.
VCCSA - add Fast and Fast/2 and make it default to disable

Hsd-es-id: 16011796205
Original commit date: Thu Oct 29 11:18:01 2020 +0800
Change-Id: I39d7f62c0a6050783ad1e083207686d12fdf7a36
Original commit hash: 1e7d59437502069c8c3df605567ec6ec2bca89fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: d6c3e8dd906f2713d9b8008bfa07eb5d8ba530e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:46 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: NA
Original commit date: Thu Nov 5 01:42:42 2020 -0800
Change-Id: I271627fe03dbc2465441f34a19b9195eef8af159
Original commit hash: e7691c7ffe3484998351bf72fbbe20640fe129fe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5f516415ea1d00f1a3cf2606b36b1b6fb0d995ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:33 2021 -0800 
-------------------------------------------------------------------------------- 
L1.2 LTR Threshold needs device-specific handling for Teton Glacier and Pyramid Glacier devices

Hsd-es-id: 16011937443
Original commit date: Mon Oct 12 15:18:04 2020 +0530
Change-Id: I6322227242e6992a5b17788ff3ca052f8cf30364
Original commit hash: b368ce1cef9d51e58e8d726629338f39e96ac66d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/DxePchPcieRpPolicyLib/DxePchPcieRpPolicyLib.c

================================================================================ 
Commit: 8bb451ffab41b52ca9f05d3b3016c890ef4c7a47 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:28 2021 -0800 
-------------------------------------------------------------------------------- 
[ADL-P] GOP 1014

Hsd-es-id: 16012084478
Original commit date: Wed Nov 4 14:51:51 2020 +0530
Change-Id: I444e2345e8c1773ad659eb5186ebd5bf4ca439bc
Original commit hash: e53ff1e211720314788579e233791b3c0f631f52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: 39cb5c46be1f3b1ff0a9c988f1082c07bcd45a5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:22 2021 -0800 
-------------------------------------------------------------------------------- 
ADL -P (682) 28W (LP4x) BEP+ Bios support
Added ADL-P BEP+ support
 - PowerMeter support
 - GPIO pin changes

Hsd-es-id: 16011984303
Original commit date: Tue Nov 3 18:57:15 2020 +0530
Change-Id: Ie451063bbc01fe0476883926914d673c9722c379
Original commit hash: 688d9a9f4da16394f024eef3155e29d8dd9c5d8f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PowerMeter.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: 1e7d34c0870f3a723ee6b55bffa395c93b04b24a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:17 2021 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/SystemAgent: Enable the GCC support in Fsp Wrapper - SA

1. Remove unused variable
2. Use ZeroMem instead of assign value when declare variable
3. Align local variable in #if ... #endif
4. Align enum that structure define on SaLateInitSmm.c

Hsd-es-id: 1508491134
Original commit date: Tue Nov 3 10:14:59 2020 +0800
Change-Id: Ib3f54be17d97eaa33487c0938299905d182a5edf
Original commit hash: f2e960da9e985a4954c9cff8d9fc009a21c91a7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/PciePhyFwLoading/Library/PeiCpuPcieHsPhyInitLib/PeiCpuPcieHsPhyInitLib.c
AlderLakePlatSamplePkg/Features/VTd/PlatformVTdInfoSamplePei/PlatformVTdInfoSamplePei.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer1.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/SaLateInitSmm.c

================================================================================ 
Commit: 18ec61be5141ada7fa91ed586fae0ce1549cb02d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:13 2021 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit b3c3a78bf608642ae83cce97482b568ab1b81f72)

Thu Nov 5 05:27:45 2020 +0000
Original commit date: Thu Nov 5 05:27:45 2020 +0000
Original commit hash: fe2d016f4d6602e8b5b8eb8403a0414c696ef8f9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3fbcb29a17ec7af9be769236816d25bf46dcc171 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:10 2021 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/FastBoot: Enable the GCC support in Fsp Wrapper - Platform

1. Prevent ununsed variable on FastBootHandler.c

2. Prevent always false case Variable != Variable on FastBootSupport.c

Hsd-es-id: 1508491131
Original commit date: Wed Nov 4 15:42:30 2020 +0800
Change-Id: Ie9847ae607fb79e447046a502774d9101915a311
Original commit hash: b87ed4103eb152ca84e7efa10bbcb9aa89d94ef3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/FastBootSupport.c

================================================================================ 
Commit: bed52dfbf8f88151b05528c02864a55d5bec1d99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:07 2021 -0800 
-------------------------------------------------------------------------------- 
PlatSamplePkg/Rst: Enable the GCC support in Fsp Wrapper - Platform

Remove //#define, it can't identify by GCC

Hsd-es-id: 1508491131
Original commit date: Wed Nov 4 15:36:06 2020 +0800
Change-Id: I8629564170754de74a30f389eb946cb200487d8c
Original commit hash: 755c21654a7b9887c754a0c3d474b960a2b06eb9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/Ppi/RstConfigPpi.h

================================================================================ 
Commit: f1c88e8cc8f3f09a089ff2a6d7e54c76ece574d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 16:00:04 2021 -0800 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/Dnx: Enable the GCC support in Fsp Wrapper - Platform

Align BootFailTriggerDnx with EFI_RSC_HANDLER_CALLBACK on ReportStatusCodeHandler.h

Hsd-es-id: 1508491131
Original commit date: Wed Nov 4 15:19:37 2020 +0800
Change-Id: I704d73fc97b30b74784f8fc7f21926b68858e888
Original commit hash: e8b0f5da19af112e35b05bc464fa3ffa7af207c8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Dnx/DnxDxe/DnxDxe.c

================================================================================ 
Commit: 955f03ac20ab9cd395165279f3cf76d86525bbaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 15:59:59 2021 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14012898397][ADL-S][B0] PeriodicDCC setting not restored in fastboot

Issue:
 Periodic DCC feature is disabled after Fast boot.

Root cause:
 Periodic DCC registers are not part of save/restore table

Solution:
 Add Periodic DCC registers to S/R table, per SAGV point:
  DCSCTL0              0x3CA8
  DCSCTL1              0x3CAC
  DCSCTL3              0x3CB4
  DCSRUNMODE           0x3CCC
  TXDLLSIGGRPDCCCTL34  0x3CD0
  TXDLLSIGGRPDCCCTL35  0x3CD4

[
Hsd-es-id: 14012898397
Original commit date: Wed Nov 4 12:49:26 2020 -0800
Change-Id: I2fff0cb3ccd55767582dcfee91135a858d3a3270
Original commit hash: cbb9c0757a7401fb4fb378b087864810999ad89a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: d3edaa49ec7aa6d970b542675517904c1a94f805 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 15:59:42 2021 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg/pmc]:Set pch.pmc.mmr.cppm_cg_pol2a.cppm_g2_qual = 0x0

Changing the value of Cppm_CG_Pol2a register

Hsd-es-id: 22011628021
Original commit date: Thu Oct 29 16:46:09 2020 -0700
Change-Id: I2526d025d3e2ffbddbbce86b8b3081c6a6c9a5bd
Original commit hash: ae774cf3304eae1b02e3b6d5202d56f021e3d8db

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.c

================================================================================ 
Commit: 2e1228f031b2ac989125864d5685119e9816cf51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 15:59:39 2021 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1453_00

Hsd-es-id: NA
Original commit date: Wed Nov 4 17:50:35 2020 -0800
Change-Id: Ieceffd620183907efd7d9e6358feeaed4ff9d4e5
Original commit hash: bf3bbfb6a027aefede66771cd6a0e7a0fbaa0ba2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ac7cf9eebf034241e2f5b59df695b01b083b136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 15:59:34 2021 -0800 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg:PcieRp]BWG settings missing in BIOS 1352

Updated the programming FCUCTL register according to bwg version 1.3

Hsd-es-id: 22011380213
Original commit date: Wed Oct 14 10:15:49 2020 -0700
Change-Id: Ie1146c5831b28cabaa22a592e686ea8d2c76e112
Original commit hash: a931be4dee1f2a5cb99e5548319ab984cf49f5af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/IncludePrivate/Register/PcieSipRegs.h
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: dc678601ca9e47ad646c201396153e3921792e67 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 15:59:12 2021 -0800 
-------------------------------------------------------------------------------- 
[Bootguard][C1S] Adding a new PCD PcdC1sBtgTxtDisable to enable/disable BTG C1S package

Since ADL/MTL uses common ClientOneSiliconPkg, a new PCD PcdC1sBtgTxtDisable is defined,
for ADL it will be TRUE, so that leagcy Bootguard Library is used, we need this change
to introduce C1S for MTL.

Hsd-es-id: 14012626776
Original commit date: Thu Oct 15 10:48:38 2020 -0700
Change-Id: I06825d5f1b69df6c608db33f33e57f9ee4d0e204
Original commit hash: d68a1be4782ec905a2c492fb597b02221f7124e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/FspPkgPcdInit.dsc
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
AlderLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.c
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuInitDxe.inf
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiDxeSmmCpuCommonLib/PeiDxeSmmCpuCommonLib.inf
ClientOneSiliconPkg/Include/Library/BootGuardLibVer1.h
ClientOneSiliconPkg/IpBlock/TraceHub/IncludePrivate/Library/PeiCpuTraceHubLib.h
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer1.inf
ClientOneSiliconPkg/Product/AlderLake/SiPkgCommonLib.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 788cfa1146d607305d39d19de64795f598ab1f86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 15:58:16 2021 -0800 
-------------------------------------------------------------------------------- 
ClinetOneSiliconPkg: HdAudio IP cleanup.

Removed unused libraries: HdaLib, PeiHdaInitLib, DxeHdaNhlt
All PeiHdaInitLib functionality are covered by PeiCavsInitLib/PeiAceInitLib.
All DxeHdaNhlt functionality are covered by NhltFeaturePkg.
Hda Device number and Hda Function number values should be used from PchPciBdfLib.
Removed unused Dmic definitions.
Removed unused Sv settings.

Hsd-es-id: N/A
Original commit date: Wed Oct 28 13:57:04 2020 +0100
Change-Id: Iba397b258761f9b560e968ba5737bbfb7d3a0509
Original commit hash: ee95bb38632bd30a2e2359da5139a68756c80d1e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: 1d6b2d416b3553b4bdf5a87f0ad220f08ee13d69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 15:58:02 2021 -0800 
-------------------------------------------------------------------------------- 
BoardPkg: ACPI v6.3 Support

Update FADT minor version and also related definitions

Hsd-es-id: 16011783213
Original commit date: Fri Sep 18 21:04:21 2020 +0800
Change-Id: I98c81acd516eb7cbb51d9dfdee474fa18aa42c1c
Original commit hash: 2bf11920af7f14b3f07aa722ef2496095874a453

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c

================================================================================ 
Commit: a498b4ec208a7036a53378baf04300b4c33c9e20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Jan 4 15:57:26 2021 -0800 
-------------------------------------------------------------------------------- 
Force Power becoming obsolete for any functional flow

Removed force power policy
Moved force power gpio init can move to board init package

Hsd-es-id: 16011663741
Original commit date: Tue Nov 3 06:52:36 2020 -0800
Change-Id: Ie87f87d4052e4a84abe5e60cfec87bd8737b766c
Original commit hash: 59f2762fe0d33f79a770f3cd499c87d18d1a6b1d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
