delete_component -component_name {FIC_3_ADDRESS_GENERATION} 

# Add updated FIC_3_ADDRESS_GENERATION instance
delete_component -component_name {FIC_3_0x4xxx_xxxx} 
source ./script_support/additional_configurations/DRI_CCC_DEMO/DRI_FIC_3_0x4xxx_xxxx.tcl

source ./script_support/additional_configurations/DRI_CCC_DEMO/DRI_FIC_3_ADDRESS_GENERATION.tcl
#sd_update_instance -sd_name {FIC_3_PERIPHERALS} -instance_name {FIC_3_ADDRESS_GENERATION_1} 
sd_replace_component -sd_name {FIC_3_PERIPHERALS} -instance_name {FIC_3_ADDRESS_GENERATION_1} -new_component_name {FIC_3_ADDRESS_GENERATION} -replace_all_instances 1 
#set sd_name {FIC_3_PERIPHERALS}

source ./script_support/additional_configurations/DRI_CCC_DEMO/RECONFIGURATION_INTERFACE.tcl

sd_instantiate_component -sd_name {FIC_3_PERIPHERALS} -component_name {RECONFIGURATION_INTERFACE} -instance_name {} 
sd_connect_pins -sd_name {FIC_3_PERIPHERALS} -pin_names {"FIC_3_ADDRESS_GENERATION_1:FIC_3_0x4100_xxxx_0x41FF_xxxx" "RECONFIGURATION_INTERFACE_0:APBS_SLAVE"}
sd_connect_pin_to_port -sd_name {FIC_3_PERIPHERALS} -pin_name {RECONFIGURATION_INTERFACE_0:PLL0_SW_DRI} -port_name {} 
sd_connect_pins -sd_name {FIC_3_PERIPHERALS} -pin_names {"PCLK" "RECONFIGURATION_INTERFACE_0:PCLK"} 
sd_connect_pins -sd_name {FIC_3_PERIPHERALS} -pin_names {"PRESETN" "RECONFIGURATION_INTERFACE_0:PRESETN"} 
sd_connect_pin_to_port -sd_name {FIC_3_PERIPHERALS} -pin_name {RECONFIGURATION_INTERFACE_0:PINTERRUPT} -port_name {} 
sd_connect_pin_to_port -sd_name {FIC_3_PERIPHERALS} -pin_name {RECONFIGURATION_INTERFACE_0:PTIMEOUT} -port_name {} 
sd_connect_pin_to_port -sd_name {FIC_3_PERIPHERALS} -pin_name {RECONFIGURATION_INTERFACE_0:BUSERROR} -port_name {} 
sd_create_bus_port -sd_name {FIC_3_PERIPHERALS} -port_name {PSTRB} -port_direction {IN} -port_range {[3:0]}
sd_connect_pins -sd_name {FIC_3_PERIPHERALS} -pin_names {"PSTRB" "RECONFIGURATION_INTERFACE_0:PSTRB" }
generate_component -component_name {FIC_3_PERIPHERALS} -recursive 1

open_smartdesign -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} 
build_design_hierarchy 
sd_update_instance -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} -instance_name {FIC_3_PERIPHERALS_1} 
sd_connect_pins -sd_name {MPFS_ICICLE_KIT_BASE_DESIGN} -pin_names {"FIC_3_PERIPHERALS_1:PSTRB" "MSS_WRAPPER_1:FIC_3_APB_M_PSTRB" }

# Update CLOCKS_AND_RESETS to add in the additional CCC and export pins

set sd_name {CLOCKS_AND_RESETS}
open_smartdesign -sd_name ${sd_name}

sd_create_scalar_port -sd_name ${sd_name} -port_name {CLK_100MHz} -port_direction {OUT}
sd_create_scalar_port -sd_name ${sd_name} -port_name {CLK_75MHz} -port_direction {OUT}
sd_create_scalar_port -sd_name ${sd_name} -port_name {CLK_50MHz} -port_direction {OUT}
sd_create_scalar_port -sd_name ${sd_name} -port_name {CLK_25MHz} -port_direction {OUT}
sd_create_scalar_port -sd_name ${sd_name} -port_name {DRI_CLK_0} -port_direction {IN}
sd_create_scalar_port -sd_name ${sd_name} -port_name {DRI_ARST_N_0} -port_direction {IN}
sd_create_scalar_port -sd_name ${sd_name} -port_name {DRI_INTERRUPT_0} -port_direction {OUT}

sd_create_bus_port -sd_name ${sd_name} -port_name {DRI_CTRL_0} -port_direction {IN} -port_range {[10:0]}
sd_create_bus_port -sd_name ${sd_name} -port_name {DRI_RDATA_0} -port_direction {OUT} -port_range {[32:0]}
sd_create_bus_port -sd_name ${sd_name} -port_name {DRI_WDATA_0} -port_direction {IN} -port_range {[32:0]}

sd_create_bif_port -sd_name ${sd_name} -port_name {PLL0_DRI} -port_bif_vlnv {Actel:busdef.dri:PF_DRI:1.0} -port_bif_role {slave} -port_bif_mapping {\
"DRI_CLK:DRI_CLK_0" \
"DRI_ARST_N:DRI_ARST_N_0" \
"DRI_CTRL:DRI_CTRL_0" \
"DRI_RDATA:DRI_RDATA_0" \
"DRI_WDATA:DRI_WDATA_0" \
"DRI_INTERRUPT:DRI_INTERRUPT_0" } 

# Add CCC instance
source ./script_support/additional_configurations/DRI_CCC_DEMO/PF_CCC_C1.tcl
sd_instantiate_component -sd_name ${sd_name} -component_name {PF_CCC_C1} -instance_name {CCC}

sd_connect_pins -sd_name ${sd_name} -pin_names {"CLK_100MHz" "CCC:OUT0_FABCLK_0" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"CLK_75MHz" "CCC:OUT1_FABCLK_0" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"CLK_50MHz" "CCC:OUT2_FABCLK_0" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"CLK_25MHz" "CCC:OUT3_FABCLK_0" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"RESET_FIC_3_CLK:PLL_POWERDOWN_B" "CCC:PLL_POWERDOWN_N_0" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"OSCILLATOR_160MHz:RCOSC_160MHZ_GL" "CCC:REF_CLK_0" }
sd_connect_pins -sd_name ${sd_name} -pin_names {"PLL0_DRI" "CCC:PLL0_DRI" }

sd_mark_pins_unused -sd_name ${sd_name} -pin_names {CCC:PLL_LOCK_0}

auto_promote_pad_pins -promote_all 1
save_smartdesign -sd_name ${sd_name}
generate_component -component_name ${sd_name}

# Update the MSS_WRAPPER_1 SmartDesign to disconnect GPIOs that will be used for I/O of clocks
set sd_name {MSS_WRAPPER}
open_smartdesign -sd_name ${sd_name}

sd_disconnect_pins -sd_name ${sd_name} -pin_names {"GPIO_2_2_IO:D"} 
sd_disconnect_pins -sd_name ${sd_name} -pin_names {"GPIO_2_2_IO:E"} 
sd_connect_pins_to_constant -sd_name ${sd_name} -pin_names {GPIO_2_2_IO:E} -value {VCC} 
sd_connect_pin_to_port -sd_name ${sd_name} -pin_name {GPIO_2_2_IO:D} -port_name {CLK_100MHz} 

sd_disconnect_pins -sd_name ${sd_name} -pin_names {"GPIO_2_4_IO:D"} 
sd_disconnect_pins -sd_name ${sd_name} -pin_names {"GPIO_2_4_IO:E"} 
sd_connect_pins_to_constant -sd_name ${sd_name} -pin_names {GPIO_2_4_IO:E} -value {VCC} 
sd_connect_pin_to_port -sd_name ${sd_name} -pin_name {GPIO_2_4_IO:D} -port_name {CLK_75MHz} 

sd_disconnect_pins -sd_name ${sd_name} -pin_names {"GPIO_2_8_IO:D"} 
sd_disconnect_pins -sd_name ${sd_name} -pin_names {"GPIO_2_8_IO:E"} 
sd_connect_pins_to_constant -sd_name ${sd_name} -pin_names {GPIO_2_8_IO:E} -value {VCC} 
sd_connect_pin_to_port -sd_name ${sd_name} -pin_name {GPIO_2_8_IO:D} -port_name {CLK_50MHz} 

sd_disconnect_pins -sd_name ${sd_name} -pin_names {"GPIO_2_9_IO:D"} 
sd_disconnect_pins -sd_name ${sd_name} -pin_names {"GPIO_2_9_IO:E"} 
sd_connect_pins_to_constant -sd_name ${sd_name} -pin_names {GPIO_2_9_IO:E} -value {VCC} 
sd_connect_pin_to_port -sd_name ${sd_name} -pin_name {GPIO_2_9_IO:D} -port_name {CLK_25MHz} 

auto_promote_pad_pins -promote_all 1
save_smartdesign -sd_name ${sd_name}
generate_component -component_name ${sd_name}

# Update the MPFS_ICICLE_KIT_BASE_DESIGN to connect the DRI and GPIO outputs

set sd_name {MPFS_ICICLE_KIT_BASE_DESIGN}
open_smartdesign -sd_name ${sd_name}

sd_update_instance -sd_name ${sd_name} -instance_name {CLOCKS_AND_RESETS} 
sd_update_instance -sd_name ${sd_name} -instance_name {MSS_WRAPPER_1} 

sd_connect_pins -sd_name ${sd_name} -pin_names {"CLOCKS_AND_RESETS:PLL0_DRI" "FIC_3_PERIPHERALS_1:PLL0_SW_DRI" }


sd_connect_pins -sd_name ${sd_name} -pin_names {"CLOCKS_AND_RESETS:CLK_100MHz" "MSS_WRAPPER_1:CLK_100MHz"} 


sd_connect_pins -sd_name ${sd_name} -pin_names {"CLOCKS_AND_RESETS:CLK_75MHz" "MSS_WRAPPER_1:CLK_75MHz"} 


sd_connect_pins -sd_name ${sd_name} -pin_names {"CLOCKS_AND_RESETS:CLK_50MHz" "MSS_WRAPPER_1:CLK_50MHz"} 


sd_connect_pins -sd_name ${sd_name} -pin_names {"CLOCKS_AND_RESETS:CLK_25MHz" "MSS_WRAPPER_1:CLK_25MHz"} 

auto_promote_pad_pins -promote_all 1
save_smartdesign -sd_name ${sd_name}
generate_component -component_name ${sd_name}

import_files -convert_EDN_to_HDL 0 -fp_pdc "${constraint_path}/CCC.pdc"

organize_tool_files \
    -tool {PLACEROUTE} \
    -file "${project_dir}/constraint/fp/CCC.pdc" \
    -module {MPFS_ICICLE_KIT_BASE_DESIGN::work} \
    -input_type {constraint}

build_design_hierarchy
derive_constraints_sdc 
