
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wipefs_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402100 <.init>:
  402100:	stp	x29, x30, [sp, #-16]!
  402104:	mov	x29, sp
  402108:	bl	403ac4 <ferror@plt+0x1394>
  40210c:	ldp	x29, x30, [sp], #16
  402110:	ret

Disassembly of section .plt:

0000000000402120 <memcpy@plt-0x20>:
  402120:	stp	x16, x30, [sp, #-16]!
  402124:	adrp	x16, 417000 <ferror@plt+0x148d0>
  402128:	ldr	x17, [x16, #4088]
  40212c:	add	x16, x16, #0xff8
  402130:	br	x17
  402134:	nop
  402138:	nop
  40213c:	nop

0000000000402140 <memcpy@plt>:
  402140:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402144:	ldr	x17, [x16]
  402148:	add	x16, x16, #0x0
  40214c:	br	x17

0000000000402150 <scols_column_set_json_type@plt>:
  402150:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402154:	ldr	x17, [x16, #8]
  402158:	add	x16, x16, #0x8
  40215c:	br	x17

0000000000402160 <_exit@plt>:
  402160:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402164:	ldr	x17, [x16, #16]
  402168:	add	x16, x16, #0x10
  40216c:	br	x17

0000000000402170 <strtoul@plt>:
  402170:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402174:	ldr	x17, [x16, #24]
  402178:	add	x16, x16, #0x18
  40217c:	br	x17

0000000000402180 <strlen@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402184:	ldr	x17, [x16, #32]
  402188:	add	x16, x16, #0x20
  40218c:	br	x17

0000000000402190 <fputs@plt>:
  402190:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402194:	ldr	x17, [x16, #40]
  402198:	add	x16, x16, #0x28
  40219c:	br	x17

00000000004021a0 <exit@plt>:
  4021a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021a4:	ldr	x17, [x16, #48]
  4021a8:	add	x16, x16, #0x30
  4021ac:	br	x17

00000000004021b0 <dup@plt>:
  4021b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021b4:	ldr	x17, [x16, #56]
  4021b8:	add	x16, x16, #0x38
  4021bc:	br	x17

00000000004021c0 <scols_line_refer_data@plt>:
  4021c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021c4:	ldr	x17, [x16, #64]
  4021c8:	add	x16, x16, #0x40
  4021cc:	br	x17

00000000004021d0 <blkid_do_probe@plt>:
  4021d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021d4:	ldr	x17, [x16, #72]
  4021d8:	add	x16, x16, #0x48
  4021dc:	br	x17

00000000004021e0 <strtoll@plt>:
  4021e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021e4:	ldr	x17, [x16, #80]
  4021e8:	add	x16, x16, #0x50
  4021ec:	br	x17

00000000004021f0 <scols_table_set_name@plt>:
  4021f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4021f4:	ldr	x17, [x16, #88]
  4021f8:	add	x16, x16, #0x58
  4021fc:	br	x17

0000000000402200 <blkid_probe_lookup_value@plt>:
  402200:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402204:	ldr	x17, [x16, #96]
  402208:	add	x16, x16, #0x60
  40220c:	br	x17

0000000000402210 <strtod@plt>:
  402210:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402214:	ldr	x17, [x16, #104]
  402218:	add	x16, x16, #0x68
  40221c:	br	x17

0000000000402220 <scols_table_enable_noheadings@plt>:
  402220:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402224:	ldr	x17, [x16, #112]
  402228:	add	x16, x16, #0x70
  40222c:	br	x17

0000000000402230 <scols_column_get_header@plt>:
  402230:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402234:	ldr	x17, [x16, #120]
  402238:	add	x16, x16, #0x78
  40223c:	br	x17

0000000000402240 <scols_table_new_column@plt>:
  402240:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402244:	ldr	x17, [x16, #128]
  402248:	add	x16, x16, #0x80
  40224c:	br	x17

0000000000402250 <blkid_new_probe_from_filename@plt>:
  402250:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402254:	ldr	x17, [x16, #136]
  402258:	add	x16, x16, #0x88
  40225c:	br	x17

0000000000402260 <scols_free_iter@plt>:
  402260:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402264:	ldr	x17, [x16, #144]
  402268:	add	x16, x16, #0x90
  40226c:	br	x17

0000000000402270 <blkid_probe_enable_superblocks@plt>:
  402270:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402274:	ldr	x17, [x16, #152]
  402278:	add	x16, x16, #0x98
  40227c:	br	x17

0000000000402280 <putc@plt>:
  402280:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402284:	ldr	x17, [x16, #160]
  402288:	add	x16, x16, #0xa0
  40228c:	br	x17

0000000000402290 <__cxa_atexit@plt>:
  402290:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402294:	ldr	x17, [x16, #168]
  402298:	add	x16, x16, #0xa8
  40229c:	br	x17

00000000004022a0 <fputc@plt>:
  4022a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022a4:	ldr	x17, [x16, #176]
  4022a8:	add	x16, x16, #0xb0
  4022ac:	br	x17

00000000004022b0 <scols_table_enable_raw@plt>:
  4022b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022b4:	ldr	x17, [x16, #184]
  4022b8:	add	x16, x16, #0xb8
  4022bc:	br	x17

00000000004022c0 <scols_table_set_column_separator@plt>:
  4022c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022c4:	ldr	x17, [x16, #192]
  4022c8:	add	x16, x16, #0xc0
  4022cc:	br	x17

00000000004022d0 <blkid_probe_enable_partitions@plt>:
  4022d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022d4:	ldr	x17, [x16, #200]
  4022d8:	add	x16, x16, #0xc8
  4022dc:	br	x17

00000000004022e0 <blkid_probe_step_back@plt>:
  4022e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022e4:	ldr	x17, [x16, #208]
  4022e8:	add	x16, x16, #0xd0
  4022ec:	br	x17

00000000004022f0 <snprintf@plt>:
  4022f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4022f4:	ldr	x17, [x16, #216]
  4022f8:	add	x16, x16, #0xd8
  4022fc:	br	x17

0000000000402300 <localeconv@plt>:
  402300:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402304:	ldr	x17, [x16, #224]
  402308:	add	x16, x16, #0xe0
  40230c:	br	x17

0000000000402310 <fileno@plt>:
  402310:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402314:	ldr	x17, [x16, #232]
  402318:	add	x16, x16, #0xe8
  40231c:	br	x17

0000000000402320 <blkid_probe_set_device@plt>:
  402320:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402324:	ldr	x17, [x16, #240]
  402328:	add	x16, x16, #0xf0
  40232c:	br	x17

0000000000402330 <fsync@plt>:
  402330:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402334:	ldr	x17, [x16, #248]
  402338:	add	x16, x16, #0xf8
  40233c:	br	x17

0000000000402340 <malloc@plt>:
  402340:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402344:	ldr	x17, [x16, #256]
  402348:	add	x16, x16, #0x100
  40234c:	br	x17

0000000000402350 <open@plt>:
  402350:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402354:	ldr	x17, [x16, #264]
  402358:	add	x16, x16, #0x108
  40235c:	br	x17

0000000000402360 <__strtol_internal@plt>:
  402360:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402364:	ldr	x17, [x16, #272]
  402368:	add	x16, x16, #0x110
  40236c:	br	x17

0000000000402370 <strncmp@plt>:
  402370:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402374:	ldr	x17, [x16, #280]
  402378:	add	x16, x16, #0x118
  40237c:	br	x17

0000000000402380 <bindtextdomain@plt>:
  402380:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402384:	ldr	x17, [x16, #288]
  402388:	add	x16, x16, #0x120
  40238c:	br	x17

0000000000402390 <__libc_start_main@plt>:
  402390:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402394:	ldr	x17, [x16, #296]
  402398:	add	x16, x16, #0x128
  40239c:	br	x17

00000000004023a0 <fgetc@plt>:
  4023a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023a4:	ldr	x17, [x16, #304]
  4023a8:	add	x16, x16, #0x130
  4023ac:	br	x17

00000000004023b0 <scols_new_table@plt>:
  4023b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023b4:	ldr	x17, [x16, #312]
  4023b8:	add	x16, x16, #0x138
  4023bc:	br	x17

00000000004023c0 <blkid_probe_is_wholedisk@plt>:
  4023c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023c4:	ldr	x17, [x16, #320]
  4023c8:	add	x16, x16, #0x140
  4023cc:	br	x17

00000000004023d0 <blkid_probe_set_superblocks_flags@plt>:
  4023d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023d4:	ldr	x17, [x16, #328]
  4023d8:	add	x16, x16, #0x148
  4023dc:	br	x17

00000000004023e0 <__strtoul_internal@plt>:
  4023e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023e4:	ldr	x17, [x16, #336]
  4023e8:	add	x16, x16, #0x150
  4023ec:	br	x17

00000000004023f0 <calloc@plt>:
  4023f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4023f4:	ldr	x17, [x16, #344]
  4023f8:	add	x16, x16, #0x158
  4023fc:	br	x17

0000000000402400 <__xpg_basename@plt>:
  402400:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402404:	ldr	x17, [x16, #352]
  402408:	add	x16, x16, #0x160
  40240c:	br	x17

0000000000402410 <strdup@plt>:
  402410:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402414:	ldr	x17, [x16, #360]
  402418:	add	x16, x16, #0x168
  40241c:	br	x17

0000000000402420 <scols_table_new_line@plt>:
  402420:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402424:	ldr	x17, [x16, #368]
  402428:	add	x16, x16, #0x170
  40242c:	br	x17

0000000000402430 <scols_unref_table@plt>:
  402430:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402434:	ldr	x17, [x16, #376]
  402438:	add	x16, x16, #0x178
  40243c:	br	x17

0000000000402440 <close@plt>:
  402440:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402444:	ldr	x17, [x16, #384]
  402448:	add	x16, x16, #0x180
  40244c:	br	x17

0000000000402450 <__gmon_start__@plt>:
  402450:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402454:	ldr	x17, [x16, #392]
  402458:	add	x16, x16, #0x188
  40245c:	br	x17

0000000000402460 <write@plt>:
  402460:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402464:	ldr	x17, [x16, #400]
  402468:	add	x16, x16, #0x190
  40246c:	br	x17

0000000000402470 <abort@plt>:
  402470:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402474:	ldr	x17, [x16, #408]
  402478:	add	x16, x16, #0x198
  40247c:	br	x17

0000000000402480 <scols_table_is_empty@plt>:
  402480:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402484:	ldr	x17, [x16, #416]
  402488:	add	x16, x16, #0x1a0
  40248c:	br	x17

0000000000402490 <puts@plt>:
  402490:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402494:	ldr	x17, [x16, #424]
  402498:	add	x16, x16, #0x1a8
  40249c:	br	x17

00000000004024a0 <textdomain@plt>:
  4024a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024a4:	ldr	x17, [x16, #432]
  4024a8:	add	x16, x16, #0x1b0
  4024ac:	br	x17

00000000004024b0 <getopt_long@plt>:
  4024b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024b4:	ldr	x17, [x16, #440]
  4024b8:	add	x16, x16, #0x1b8
  4024bc:	br	x17

00000000004024c0 <strcmp@plt>:
  4024c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024c4:	ldr	x17, [x16, #448]
  4024c8:	add	x16, x16, #0x1c0
  4024cc:	br	x17

00000000004024d0 <warn@plt>:
  4024d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024d4:	ldr	x17, [x16, #456]
  4024d8:	add	x16, x16, #0x1c8
  4024dc:	br	x17

00000000004024e0 <__ctype_b_loc@plt>:
  4024e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024e4:	ldr	x17, [x16, #464]
  4024e8:	add	x16, x16, #0x1d0
  4024ec:	br	x17

00000000004024f0 <blkid_probe_set_partitions_flags@plt>:
  4024f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4024f4:	ldr	x17, [x16, #472]
  4024f8:	add	x16, x16, #0x1d8
  4024fc:	br	x17

0000000000402500 <strtol@plt>:
  402500:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402504:	ldr	x17, [x16, #480]
  402508:	add	x16, x16, #0x1e0
  40250c:	br	x17

0000000000402510 <scols_table_next_column@plt>:
  402510:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402514:	ldr	x17, [x16, #488]
  402518:	add	x16, x16, #0x1e8
  40251c:	br	x17

0000000000402520 <blkid_new_probe@plt>:
  402520:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402524:	ldr	x17, [x16, #496]
  402528:	add	x16, x16, #0x1f0
  40252c:	br	x17

0000000000402530 <scols_cell_get_data@plt>:
  402530:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402534:	ldr	x17, [x16, #504]
  402538:	add	x16, x16, #0x1f8
  40253c:	br	x17

0000000000402540 <free@plt>:
  402540:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402544:	ldr	x17, [x16, #512]
  402548:	add	x16, x16, #0x200
  40254c:	br	x17

0000000000402550 <scols_table_enable_json@plt>:
  402550:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402554:	ldr	x17, [x16, #520]
  402558:	add	x16, x16, #0x208
  40255c:	br	x17

0000000000402560 <strncasecmp@plt>:
  402560:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402564:	ldr	x17, [x16, #528]
  402568:	add	x16, x16, #0x210
  40256c:	br	x17

0000000000402570 <nanosleep@plt>:
  402570:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402574:	ldr	x17, [x16, #536]
  402578:	add	x16, x16, #0x218
  40257c:	br	x17

0000000000402580 <vasprintf@plt>:
  402580:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402584:	ldr	x17, [x16, #544]
  402588:	add	x16, x16, #0x220
  40258c:	br	x17

0000000000402590 <strndup@plt>:
  402590:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402594:	ldr	x17, [x16, #552]
  402598:	add	x16, x16, #0x228
  40259c:	br	x17

00000000004025a0 <strspn@plt>:
  4025a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025a4:	ldr	x17, [x16, #560]
  4025a8:	add	x16, x16, #0x230
  4025ac:	br	x17

00000000004025b0 <strchr@plt>:
  4025b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025b4:	ldr	x17, [x16, #568]
  4025b8:	add	x16, x16, #0x238
  4025bc:	br	x17

00000000004025c0 <fwrite@plt>:
  4025c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025c4:	ldr	x17, [x16, #576]
  4025c8:	add	x16, x16, #0x240
  4025cc:	br	x17

00000000004025d0 <blkid_free_probe@plt>:
  4025d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025d4:	ldr	x17, [x16, #584]
  4025d8:	add	x16, x16, #0x248
  4025dc:	br	x17

00000000004025e0 <dcngettext@plt>:
  4025e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025e4:	ldr	x17, [x16, #592]
  4025e8:	add	x16, x16, #0x250
  4025ec:	br	x17

00000000004025f0 <fflush@plt>:
  4025f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4025f4:	ldr	x17, [x16, #600]
  4025f8:	add	x16, x16, #0x258
  4025fc:	br	x17

0000000000402600 <blkid_probe_hide_range@plt>:
  402600:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402604:	ldr	x17, [x16, #608]
  402608:	add	x16, x16, #0x260
  40260c:	br	x17

0000000000402610 <scols_print_table@plt>:
  402610:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402614:	ldr	x17, [x16, #616]
  402618:	add	x16, x16, #0x268
  40261c:	br	x17

0000000000402620 <warnx@plt>:
  402620:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402624:	ldr	x17, [x16, #624]
  402628:	add	x16, x16, #0x270
  40262c:	br	x17

0000000000402630 <scols_new_iter@plt>:
  402630:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402634:	ldr	x17, [x16, #632]
  402638:	add	x16, x16, #0x278
  40263c:	br	x17

0000000000402640 <__fxstat@plt>:
  402640:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402644:	ldr	x17, [x16, #640]
  402648:	add	x16, x16, #0x280
  40264c:	br	x17

0000000000402650 <dcgettext@plt>:
  402650:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402654:	ldr	x17, [x16, #648]
  402658:	add	x16, x16, #0x288
  40265c:	br	x17

0000000000402660 <errx@plt>:
  402660:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402664:	ldr	x17, [x16, #656]
  402668:	add	x16, x16, #0x290
  40266c:	br	x17

0000000000402670 <strcspn@plt>:
  402670:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402674:	ldr	x17, [x16, #664]
  402678:	add	x16, x16, #0x298
  40267c:	br	x17

0000000000402680 <printf@plt>:
  402680:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402684:	ldr	x17, [x16, #672]
  402688:	add	x16, x16, #0x2a0
  40268c:	br	x17

0000000000402690 <__assert_fail@plt>:
  402690:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402694:	ldr	x17, [x16, #680]
  402698:	add	x16, x16, #0x2a8
  40269c:	br	x17

00000000004026a0 <__errno_location@plt>:
  4026a0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026a4:	ldr	x17, [x16, #688]
  4026a8:	add	x16, x16, #0x2b0
  4026ac:	br	x17

00000000004026b0 <getenv@plt>:
  4026b0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026b4:	ldr	x17, [x16, #696]
  4026b8:	add	x16, x16, #0x2b8
  4026bc:	br	x17

00000000004026c0 <blkid_probe_get_fd@plt>:
  4026c0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026c4:	ldr	x17, [x16, #704]
  4026c8:	add	x16, x16, #0x2c0
  4026cc:	br	x17

00000000004026d0 <fprintf@plt>:
  4026d0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026d4:	ldr	x17, [x16, #712]
  4026d8:	add	x16, x16, #0x2c8
  4026dc:	br	x17

00000000004026e0 <scols_init_debug@plt>:
  4026e0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026e4:	ldr	x17, [x16, #720]
  4026e8:	add	x16, x16, #0x2d0
  4026ec:	br	x17

00000000004026f0 <err@plt>:
  4026f0:	adrp	x16, 418000 <ferror@plt+0x158d0>
  4026f4:	ldr	x17, [x16, #728]
  4026f8:	add	x16, x16, #0x2d8
  4026fc:	br	x17

0000000000402700 <ioctl@plt>:
  402700:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402704:	ldr	x17, [x16, #736]
  402708:	add	x16, x16, #0x2e0
  40270c:	br	x17

0000000000402710 <setlocale@plt>:
  402710:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402714:	ldr	x17, [x16, #744]
  402718:	add	x16, x16, #0x2e8
  40271c:	br	x17

0000000000402720 <blkid_do_wipe@plt>:
  402720:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402724:	ldr	x17, [x16, #752]
  402728:	add	x16, x16, #0x2f0
  40272c:	br	x17

0000000000402730 <ferror@plt>:
  402730:	adrp	x16, 418000 <ferror@plt+0x158d0>
  402734:	ldr	x17, [x16, #760]
  402738:	add	x16, x16, #0x2f8
  40273c:	br	x17

Disassembly of section .text:

0000000000402740 <.text>:
  402740:	stp	x29, x30, [sp, #-256]!
  402744:	mov	x29, sp
  402748:	stp	x19, x20, [sp, #16]
  40274c:	adrp	x19, 406000 <ferror@plt+0x38d0>
  402750:	add	x19, x19, #0x530
  402754:	stp	x21, x22, [sp, #32]
  402758:	adrp	x21, 406000 <ferror@plt+0x38d0>
  40275c:	add	x21, x21, #0x570
  402760:	stp	x23, x24, [sp, #48]
  402764:	mov	w24, w0
  402768:	mov	w0, #0x6                   	// #6
  40276c:	stp	x25, x26, [sp, #64]
  402770:	mov	x25, x1
  402774:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402778:	add	x1, x1, #0x590
  40277c:	stp	x27, x28, [sp, #80]
  402780:	adrp	x26, 406000 <ferror@plt+0x38d0>
  402784:	str	xzr, [sp, #136]
  402788:	mov	x23, #0x0                   	// #0
  40278c:	stp	xzr, xzr, [sp, #192]
  402790:	adrp	x22, 418000 <ferror@plt+0x158d0>
  402794:	stp	xzr, xzr, [sp, #208]
  402798:	stp	xzr, xzr, [sp, #224]
  40279c:	stp	xzr, xzr, [sp, #240]
  4027a0:	bl	402710 <setlocale@plt>
  4027a4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4027a8:	add	x1, x1, #0x518
  4027ac:	mov	x0, x19
  4027b0:	bl	402380 <bindtextdomain@plt>
  4027b4:	mov	x0, x19
  4027b8:	adrp	x19, 406000 <ferror@plt+0x38d0>
  4027bc:	bl	4024a0 <textdomain@plt>
  4027c0:	add	x19, x19, #0x968
  4027c4:	adrp	x0, 403000 <ferror@plt+0x8d0>
  4027c8:	add	x0, x0, #0xe58
  4027cc:	bl	406368 <ferror@plt+0x3c38>
  4027d0:	add	x0, x26, #0xe10
  4027d4:	str	x0, [sp, #104]
  4027d8:	add	x20, x0, #0xa0
  4027dc:	nop
  4027e0:	mov	x3, x20
  4027e4:	mov	x2, x19
  4027e8:	mov	x1, x25
  4027ec:	mov	w0, w24
  4027f0:	mov	x4, #0x0                   	// #0
  4027f4:	bl	4024b0 <getopt_long@plt>
  4027f8:	cmn	w0, #0x1
  4027fc:	b.eq	402a90 <ferror@plt+0x360>  // b.none
  402800:	ldr	x1, [sp, #104]
  402804:	cmp	w0, #0x4e
  402808:	add	x2, x1, #0x20
  40280c:	mov	w1, #0x4f                  	// #79
  402810:	b.le	402830 <ferror@plt+0x100>
  402814:	nop
  402818:	cmp	w0, w1
  40281c:	b.eq	402888 <ferror@plt+0x158>  // b.none
  402820:	ldr	w1, [x2, #4]!
  402824:	cmp	w1, #0x0
  402828:	ccmp	w0, w1, #0x1, ne  // ne = any
  40282c:	b.ge	402818 <ferror@plt+0xe8>  // b.tcont
  402830:	cmp	w0, #0x68
  402834:	b.eq	4035d0 <ferror@plt+0xea0>  // b.none
  402838:	b.gt	402974 <ferror@plt+0x244>
  40283c:	cmp	w0, #0x61
  402840:	b.eq	402a80 <ferror@plt+0x350>  // b.none
  402844:	b.gt	40295c <ferror@plt+0x22c>
  402848:	cmp	w0, #0x4f
  40284c:	b.eq	402a78 <ferror@plt+0x348>  // b.none
  402850:	cmp	w0, #0x56
  402854:	b.ne	402944 <ferror@plt+0x214>  // b.any
  402858:	mov	w2, #0x5                   	// #5
  40285c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402860:	mov	x0, #0x0                   	// #0
  402864:	add	x1, x1, #0x918
  402868:	bl	402650 <dcgettext@plt>
  40286c:	adrp	x1, 418000 <ferror@plt+0x158d0>
  402870:	adrp	x2, 406000 <ferror@plt+0x38d0>
  402874:	add	x2, x2, #0x928
  402878:	ldr	x1, [x1, #832]
  40287c:	bl	402680 <printf@plt>
  402880:	mov	w0, #0x0                   	// #0
  402884:	bl	4021a0 <exit@plt>
  402888:	ldr	w1, [sp, #136]
  40288c:	cbnz	w1, 402898 <ferror@plt+0x168>
  402890:	str	w0, [sp, #136]
  402894:	b	402830 <ferror@plt+0x100>
  402898:	cmp	w0, w1
  40289c:	b.eq	402830 <ferror@plt+0x100>  // b.none
  4028a0:	adrp	x22, 418000 <ferror@plt+0x158d0>
  4028a4:	mov	w2, #0x5                   	// #5
  4028a8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4028ac:	mov	x0, #0x0                   	// #0
  4028b0:	ldr	x19, [x22, #800]
  4028b4:	add	x1, x1, #0x540
  4028b8:	bl	402650 <dcgettext@plt>
  4028bc:	adrp	x20, 406000 <ferror@plt+0x38d0>
  4028c0:	adrp	x2, 418000 <ferror@plt+0x158d0>
  4028c4:	mov	x1, x0
  4028c8:	ldr	x3, [sp, #104]
  4028cc:	mov	x0, x19
  4028d0:	ldr	x2, [x2, #832]
  4028d4:	adrp	x23, 406000 <ferror@plt+0x38d0>
  4028d8:	add	x20, x20, #0x510
  4028dc:	add	x23, x23, #0xcd8
  4028e0:	add	x21, x3, #0x20
  4028e4:	mov	x19, #0x0                   	// #0
  4028e8:	bl	4026d0 <fprintf@plt>
  4028ec:	ldr	w3, [x19, x21]
  4028f0:	cbz	w3, 402930 <ferror@plt+0x200>
  4028f4:	ldr	x0, [sp, #104]
  4028f8:	mov	x2, x20
  4028fc:	add	x0, x0, #0xa0
  402900:	b	40290c <ferror@plt+0x1dc>
  402904:	ldr	x2, [x0, #32]!
  402908:	cbz	x2, 4031cc <ferror@plt+0xa9c>
  40290c:	ldr	w1, [x0, #24]
  402910:	cmp	w3, w1
  402914:	b.ne	402904 <ferror@plt+0x1d4>  // b.any
  402918:	ldr	x0, [x22, #800]
  40291c:	mov	x1, x23
  402920:	bl	4026d0 <fprintf@plt>
  402924:	add	x19, x19, #0x4
  402928:	cmp	x19, #0x3c
  40292c:	b.ne	4028ec <ferror@plt+0x1bc>  // b.any
  402930:	ldr	x1, [x22, #800]
  402934:	mov	w0, #0xa                   	// #10
  402938:	bl	4022a0 <fputc@plt>
  40293c:	mov	w0, #0x1                   	// #1
  402940:	bl	4021a0 <exit@plt>
  402944:	cmp	w0, #0x4a
  402948:	b.ne	403840 <ferror@plt+0x1110>  // b.any
  40294c:	ldrb	w0, [sp, #248]
  402950:	orr	w0, w0, #0x20
  402954:	strb	w0, [sp, #248]
  402958:	b	4027e0 <ferror@plt+0xb0>
  40295c:	cmp	w0, #0x62
  402960:	b.ne	4029fc <ferror@plt+0x2cc>  // b.any
  402964:	ldrb	w0, [sp, #248]
  402968:	orr	w0, w0, #0x8
  40296c:	strb	w0, [sp, #248]
  402970:	b	4027e0 <ferror@plt+0xb0>
  402974:	cmp	w0, #0x70
  402978:	b.eq	402a68 <ferror@plt+0x338>  // b.none
  40297c:	b.gt	402a2c <ferror@plt+0x2fc>
  402980:	cmp	w0, #0x6e
  402984:	b.eq	402a58 <ferror@plt+0x328>  // b.none
  402988:	cmp	w0, #0x6f
  40298c:	b.ne	402a14 <ferror@plt+0x2e4>  // b.any
  402990:	ldr	x27, [x22, #808]
  402994:	mov	w2, #0x5                   	// #5
  402998:	mov	x1, x21
  40299c:	mov	x0, #0x0                   	// #0
  4029a0:	bl	402650 <dcgettext@plt>
  4029a4:	mov	x1, x0
  4029a8:	mov	x0, x27
  4029ac:	bl	405358 <ferror@plt+0x2c28>
  4029b0:	ldr	x27, [sp, #216]
  4029b4:	mov	x28, x0
  4029b8:	cbnz	x27, 4029c4 <ferror@plt+0x294>
  4029bc:	b	40321c <ferror@plt+0xaec>
  4029c0:	mov	x27, x1
  4029c4:	ldr	x1, [x27]
  4029c8:	cmp	x28, x1
  4029cc:	b.eq	4027e0 <ferror@plt+0xb0>  // b.none
  4029d0:	ldr	x1, [x27, #56]
  4029d4:	cbnz	x1, 4029c0 <ferror@plt+0x290>
  4029d8:	mov	x1, #0x48                  	// #72
  4029dc:	mov	x0, #0x1                   	// #1
  4029e0:	bl	4023f0 <calloc@plt>
  4029e4:	cbnz	x0, 402c70 <ferror@plt+0x540>
  4029e8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4029ec:	mov	x2, #0x48                  	// #72
  4029f0:	add	x1, x1, #0x4b8
  4029f4:	mov	w0, #0x1                   	// #1
  4029f8:	bl	4026f0 <err@plt>
  4029fc:	cmp	w0, #0x66
  402a00:	b.ne	403840 <ferror@plt+0x1110>  // b.any
  402a04:	ldrb	w0, [sp, #248]
  402a08:	orr	w0, w0, #0x10
  402a0c:	strb	w0, [sp, #248]
  402a10:	b	4027e0 <ferror@plt+0xb0>
  402a14:	cmp	w0, #0x69
  402a18:	b.ne	403840 <ferror@plt+0x1110>  // b.any
  402a1c:	ldrb	w0, [sp, #248]
  402a20:	orr	w0, w0, #0x40
  402a24:	strb	w0, [sp, #248]
  402a28:	b	4027e0 <ferror@plt+0xb0>
  402a2c:	cmp	w0, #0x71
  402a30:	b.ne	402a44 <ferror@plt+0x314>  // b.any
  402a34:	ldrb	w0, [sp, #248]
  402a38:	orr	w0, w0, #0x4
  402a3c:	strb	w0, [sp, #248]
  402a40:	b	4027e0 <ferror@plt+0xb0>
  402a44:	cmp	w0, #0x74
  402a48:	b.ne	403840 <ferror@plt+0x1110>  // b.any
  402a4c:	ldr	x0, [x22, #808]
  402a50:	str	x0, [sp, #200]
  402a54:	b	4027e0 <ferror@plt+0xb0>
  402a58:	ldrb	w0, [sp, #248]
  402a5c:	orr	w0, w0, #0x1
  402a60:	strb	w0, [sp, #248]
  402a64:	b	4027e0 <ferror@plt+0xb0>
  402a68:	ldrb	w0, [sp, #248]
  402a6c:	orr	w0, w0, #0xffffffc0
  402a70:	strb	w0, [sp, #248]
  402a74:	b	4027e0 <ferror@plt+0xb0>
  402a78:	ldr	x23, [x22, #808]
  402a7c:	b	4027e0 <ferror@plt+0xb0>
  402a80:	ldrb	w0, [sp, #248]
  402a84:	orr	w0, w0, #0x2
  402a88:	strb	w0, [sp, #248]
  402a8c:	b	4027e0 <ferror@plt+0xb0>
  402a90:	adrp	x19, 418000 <ferror@plt+0x158d0>
  402a94:	ldr	w0, [x19, #816]
  402a98:	cmp	w0, w24
  402a9c:	b.eq	403a24 <ferror@plt+0x12f4>  // b.none
  402aa0:	ldrb	w0, [sp, #248]
  402aa4:	tbz	w0, #3, 402c98 <ferror@plt+0x568>
  402aa8:	tbnz	w0, #1, 402ab4 <ferror@plt+0x384>
  402aac:	ldr	x0, [sp, #216]
  402ab0:	cbz	x0, 402c80 <ferror@plt+0x550>
  402ab4:	ldr	w1, [x19, #816]
  402ab8:	sub	w0, w24, w1
  402abc:	cmp	w1, w24
  402ac0:	sxtw	x0, w0
  402ac4:	str	x0, [sp, #224]
  402ac8:	b.ge	402fd0 <ferror@plt+0x8a0>  // b.tcont
  402acc:	add	x27, sp, #0xd8
  402ad0:	adrp	x28, 418000 <ferror@plt+0x158d0>
  402ad4:	add	x0, x28, #0x330
  402ad8:	str	x0, [sp, #112]
  402adc:	nop
  402ae0:	ldrb	w0, [sp, #248]
  402ae4:	add	w3, w1, #0x1
  402ae8:	ldr	x4, [sp, #112]
  402aec:	ands	w0, w0, #0x10
  402af0:	ldr	x19, [x25, w1, sxtw #3]
  402af4:	mov	w2, #0x882                 	// #2178
  402af8:	mov	w1, #0x802                 	// #2050
  402afc:	csel	w1, w1, w2, ne  // ne = any
  402b00:	cmp	w0, #0x0
  402b04:	mov	w0, #0x80                  	// #128
  402b08:	csel	w0, wzr, w0, ne  // ne = any
  402b0c:	str	w3, [x4]
  402b10:	str	w0, [sp, #124]
  402b14:	str	xzr, [sp, #144]
  402b18:	str	x19, [sp, #192]
  402b1c:	cbz	x19, 402fb4 <ferror@plt+0x884>
  402b20:	mov	x0, x19
  402b24:	bl	402350 <open@plt>
  402b28:	mov	w21, w0
  402b2c:	tbnz	w0, #31, 403960 <ferror@plt+0x1230>
  402b30:	bl	402520 <blkid_new_probe@plt>
  402b34:	mov	x20, x0
  402b38:	cbz	x0, 40390c <ferror@plt+0x11dc>
  402b3c:	mov	w1, w21
  402b40:	mov	x3, #0x0                   	// #0
  402b44:	mov	x2, #0x0                   	// #0
  402b48:	bl	402320 <blkid_probe_set_device@plt>
  402b4c:	mov	w23, w0
  402b50:	cbnz	w0, 40390c <ferror@plt+0x11dc>
  402b54:	mov	w1, #0x1                   	// #1
  402b58:	mov	x0, x20
  402b5c:	bl	402270 <blkid_probe_enable_superblocks@plt>
  402b60:	mov	w1, #0x6aa                 	// #1706
  402b64:	mov	x0, x20
  402b68:	bl	4023d0 <blkid_probe_set_superblocks_flags@plt>
  402b6c:	mov	w1, #0x1                   	// #1
  402b70:	mov	x0, x20
  402b74:	bl	4022d0 <blkid_probe_enable_partitions@plt>
  402b78:	mov	x0, x20
  402b7c:	mov	w1, #0xa                   	// #10
  402b80:	bl	4024f0 <blkid_probe_set_partitions_flags@plt>
  402b84:	ldrb	w0, [sp, #248]
  402b88:	tbnz	w0, #3, 402dac <ferror@plt+0x67c>
  402b8c:	str	wzr, [sp, #120]
  402b90:	mov	x0, x20
  402b94:	bl	4021d0 <blkid_do_probe@plt>
  402b98:	cbnz	w0, 402f18 <ferror@plt+0x7e8>
  402b9c:	add	x5, sp, #0x98
  402ba0:	add	x4, sp, #0xa0
  402ba4:	mov	x3, x20
  402ba8:	mov	x1, x27
  402bac:	add	x0, sp, #0xc8
  402bb0:	mov	x2, #0x0                   	// #0
  402bb4:	stp	xzr, xzr, [sp, #152]
  402bb8:	bl	403f60 <ferror@plt+0x1830>
  402bbc:	mov	x19, x0
  402bc0:	cbz	x0, 40306c <ferror@plt+0x93c>
  402bc4:	ldrb	w0, [sp, #248]
  402bc8:	tbnz	w0, #4, 402bd4 <ferror@plt+0x4a4>
  402bcc:	ldrb	w0, [x19, #64]
  402bd0:	tbnz	w0, #1, 40308c <ferror@plt+0x95c>
  402bd4:	ldr	x2, [sp, #144]
  402bd8:	cbz	x2, 402e30 <ferror@plt+0x700>
  402bdc:	ldr	x3, [x19]
  402be0:	add	x0, sp, #0xa8
  402be4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402be8:	add	x1, x1, #0xba8
  402bec:	str	xzr, [sp, #168]
  402bf0:	bl	403b80 <ferror@plt+0x1450>
  402bf4:	ldr	x0, [sp, #168]
  402bf8:	mov	w2, #0x180                 	// #384
  402bfc:	mov	w1, #0x41                  	// #65
  402c00:	bl	402350 <open@plt>
  402c04:	mov	w21, w0
  402c08:	tbnz	w0, #31, 4030f8 <ferror@plt+0x9c8>
  402c0c:	ldp	x22, x26, [x19, #8]
  402c10:	cbz	x22, 402e20 <ferror@plt+0x6f0>
  402c14:	bl	4026a0 <__errno_location@plt>
  402c18:	mov	x28, x0
  402c1c:	nop
  402c20:	str	wzr, [x28]
  402c24:	mov	x2, x22
  402c28:	mov	x1, x26
  402c2c:	mov	w0, w21
  402c30:	bl	402460 <write@plt>
  402c34:	cmp	x0, #0x0
  402c38:	b.le	403034 <ferror@plt+0x904>
  402c3c:	ldr	w1, [x28]
  402c40:	subs	x22, x22, x0
  402c44:	b.eq	402e00 <ferror@plt+0x6d0>  // b.none
  402c48:	add	x26, x26, x0
  402c4c:	cmp	w1, #0xb
  402c50:	b.ne	402c20 <ferror@plt+0x4f0>  // b.any
  402c54:	adrp	x2, 406000 <ferror@plt+0x38d0>
  402c58:	add	x0, sp, #0xb0
  402c5c:	mov	x1, #0x0                   	// #0
  402c60:	ldr	q0, [x2, #3584]
  402c64:	str	q0, [sp, #176]
  402c68:	bl	402570 <nanosleep@plt>
  402c6c:	b	402c20 <ferror@plt+0x4f0>
  402c70:	str	x28, [x0]
  402c74:	str	xzr, [x0, #56]
  402c78:	str	x0, [x27, #56]
  402c7c:	b	4027e0 <ferror@plt+0xb0>
  402c80:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402c84:	add	x1, x1, #0x998
  402c88:	mov	w2, #0x5                   	// #5
  402c8c:	bl	402650 <dcgettext@plt>
  402c90:	bl	402620 <warnx@plt>
  402c94:	ldrb	w0, [sp, #248]
  402c98:	tbnz	w0, #1, 402ab4 <ferror@plt+0x384>
  402c9c:	ldr	x1, [sp, #216]
  402ca0:	cbnz	x1, 402ab4 <ferror@plt+0x384>
  402ca4:	adrp	x2, 418000 <ferror@plt+0x158d0>
  402ca8:	add	x19, x2, #0x350
  402cac:	ldr	x1, [x2, #848]
  402cb0:	add	x6, x1, #0x1
  402cb4:	add	x5, x1, #0x2
  402cb8:	add	x4, x1, #0x3
  402cbc:	add	x3, x1, #0x4
  402cc0:	tbnz	w0, #7, 4034d0 <ferror@plt+0xda0>
  402cc4:	add	x0, x19, #0x10
  402cc8:	mov	w11, #0x6                   	// #6
  402ccc:	mov	w10, #0x4                   	// #4
  402cd0:	mov	w9, #0x3                   	// #3
  402cd4:	add	x8, x1, #0x5
  402cd8:	mov	w7, #0x1                   	// #1
  402cdc:	str	w11, [x0, x1, lsl #2]
  402ce0:	str	w10, [x0, x6, lsl #2]
  402ce4:	str	w9, [x0, x5, lsl #2]
  402ce8:	str	wzr, [x0, x4, lsl #2]
  402cec:	str	x8, [x2, #848]
  402cf0:	str	w7, [x0, x3, lsl #2]
  402cf4:	cbz	x23, 402d18 <ferror@plt+0x5e8>
  402cf8:	adrp	x4, 403000 <ferror@plt+0x8d0>
  402cfc:	mov	x0, x23
  402d00:	mov	x3, x19
  402d04:	add	x4, x4, #0xc08
  402d08:	add	x1, x19, #0x10
  402d0c:	mov	x2, #0xe                   	// #14
  402d10:	bl	405940 <ferror@plt+0x3210>
  402d14:	tbnz	w0, #31, 403538 <ferror@plt+0xe08>
  402d18:	mov	w0, #0x0                   	// #0
  402d1c:	bl	4026e0 <scols_init_debug@plt>
  402d20:	bl	4023b0 <scols_new_table@plt>
  402d24:	mov	x20, x0
  402d28:	cbz	x0, 403a54 <ferror@plt+0x1324>
  402d2c:	ldrb	w1, [sp, #248]
  402d30:	tbnz	w1, #5, 4034f8 <ferror@plt+0xdc8>
  402d34:	ubfx	x1, x1, #6, #1
  402d38:	mov	x0, x20
  402d3c:	bl	402220 <scols_table_enable_noheadings@plt>
  402d40:	ldrsb	w0, [sp, #248]
  402d44:	tbnz	w0, #31, 403518 <ferror@plt+0xde8>
  402d48:	ldr	x0, [sp, #104]
  402d4c:	add	x23, x19, #0x10
  402d50:	mov	x21, #0x0                   	// #0
  402d54:	add	x22, x0, #0x260
  402d58:	ldr	x0, [x19]
  402d5c:	cmp	x21, x0
  402d60:	b.cs	40323c <ferror@plt+0xb0c>  // b.hs, b.nlast
  402d64:	cmp	x0, w21, sxtw
  402d68:	sxtw	x0, w21
  402d6c:	b.ls	403968 <ferror@plt+0x1238>  // b.plast
  402d70:	ldr	w1, [x23, x0, lsl #2]
  402d74:	cmp	w1, #0x6
  402d78:	b.gt	4038a4 <ferror@plt+0x1174>
  402d7c:	sbfiz	x1, x1, #5, #32
  402d80:	mov	x0, x20
  402d84:	add	x3, x22, x1
  402d88:	ldr	x1, [x22, x1]
  402d8c:	ldr	w2, [x3, #16]
  402d90:	ldr	d0, [x3, #8]
  402d94:	bl	402240 <scols_table_new_column@plt>
  402d98:	cbz	x0, 4039b0 <ferror@plt+0x1280>
  402d9c:	ldrb	w1, [sp, #248]
  402da0:	tbnz	w1, #5, 40319c <ferror@plt+0xa6c>
  402da4:	add	x21, x21, #0x1
  402da8:	b	402d58 <ferror@plt+0x628>
  402dac:	adrp	x0, 406000 <ferror@plt+0x38d0>
  402db0:	add	x0, x0, #0xb10
  402db4:	bl	4026b0 <getenv@plt>
  402db8:	mov	x21, x0
  402dbc:	ldr	x1, [sp, #192]
  402dc0:	cbz	x1, 403940 <ferror@plt+0x1210>
  402dc4:	mov	x0, x1
  402dc8:	bl	402410 <strdup@plt>
  402dcc:	mov	x19, x0
  402dd0:	cbz	x0, 4038fc <ferror@plt+0x11cc>
  402dd4:	cbz	x21, 4039cc <ferror@plt+0x129c>
  402dd8:	bl	402400 <__xpg_basename@plt>
  402ddc:	mov	x3, x0
  402de0:	mov	x2, x21
  402de4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402de8:	add	x1, x1, #0xb50
  402dec:	add	x0, sp, #0x90
  402df0:	bl	403b80 <ferror@plt+0x1450>
  402df4:	mov	x0, x19
  402df8:	bl	402540 <free@plt>
  402dfc:	b	402b8c <ferror@plt+0x45c>
  402e00:	cmp	w1, #0xb
  402e04:	b.ne	402e20 <ferror@plt+0x6f0>  // b.any
  402e08:	adrp	x0, 406000 <ferror@plt+0x38d0>
  402e0c:	mov	x1, #0x0                   	// #0
  402e10:	ldr	q0, [x0, #3584]
  402e14:	add	x0, sp, #0xb0
  402e18:	str	q0, [sp, #176]
  402e1c:	bl	402570 <nanosleep@plt>
  402e20:	mov	w0, w21
  402e24:	bl	402440 <close@plt>
  402e28:	ldr	x0, [sp, #168]
  402e2c:	bl	402540 <free@plt>
  402e30:	ldrb	w1, [sp, #248]
  402e34:	mov	x0, x20
  402e38:	and	w1, w1, #0x1
  402e3c:	bl	402720 <blkid_do_wipe@plt>
  402e40:	cbnz	w0, 403878 <ferror@plt+0x1148>
  402e44:	ldrb	w0, [sp, #248]
  402e48:	tbnz	w0, #2, 402ec4 <ferror@plt+0x794>
  402e4c:	ldr	x3, [x19, #8]
  402e50:	mov	w4, #0x5                   	// #5
  402e54:	adrp	x2, 406000 <ferror@plt+0x38d0>
  402e58:	adrp	x1, 406000 <ferror@plt+0x38d0>
  402e5c:	add	x2, x2, #0xc18
  402e60:	add	x1, x1, #0xc50
  402e64:	mov	x0, #0x0                   	// #0
  402e68:	bl	4025e0 <dcngettext@plt>
  402e6c:	ldp	x3, x2, [x19]
  402e70:	ldr	x4, [x19, #32]
  402e74:	ldr	x1, [sp, #192]
  402e78:	bl	402680 <printf@plt>
  402e7c:	ldr	x0, [x19, #8]
  402e80:	cbz	x0, 403140 <ferror@plt+0xa10>
  402e84:	adrp	x22, 418000 <ferror@plt+0x158d0>
  402e88:	adrp	x0, 406000 <ferror@plt+0x38d0>
  402e8c:	add	x21, x22, #0x338
  402e90:	add	x22, x0, #0xc88
  402e94:	mov	x28, #0x0                   	// #0
  402e98:	ldr	x1, [x19, #16]
  402e9c:	mov	x0, x22
  402ea0:	ldrb	w1, [x1, x28]
  402ea4:	add	x28, x28, #0x1
  402ea8:	bl	402680 <printf@plt>
  402eac:	ldr	x0, [x19, #8]
  402eb0:	cmp	x28, x0
  402eb4:	b.cc	403050 <ferror@plt+0x920>  // b.lo, b.ul, b.last
  402eb8:	ldr	x1, [x21]
  402ebc:	mov	w0, #0xa                   	// #10
  402ec0:	bl	402280 <putc@plt>
  402ec4:	ldrb	w0, [x19, #64]
  402ec8:	tst	x0, #0x2
  402ecc:	csinc	w23, w23, wzr, eq  // eq = none
  402ed0:	mov	x21, x19
  402ed4:	ldr	x19, [x19, #56]
  402ed8:	ldr	x0, [x21, #24]
  402edc:	bl	402540 <free@plt>
  402ee0:	ldr	x0, [x21, #32]
  402ee4:	bl	402540 <free@plt>
  402ee8:	ldr	x0, [x21, #16]
  402eec:	bl	402540 <free@plt>
  402ef0:	ldr	x0, [x21, #40]
  402ef4:	bl	402540 <free@plt>
  402ef8:	ldr	x0, [x21, #48]
  402efc:	bl	402540 <free@plt>
  402f00:	mov	x0, x21
  402f04:	bl	402540 <free@plt>
  402f08:	cbnz	x19, 402ed0 <ferror@plt+0x7a0>
  402f0c:	mov	x0, x20
  402f10:	bl	4021d0 <blkid_do_probe@plt>
  402f14:	cbz	w0, 402b9c <ferror@plt+0x46c>
  402f18:	ldr	x19, [sp, #216]
  402f1c:	cbz	x19, 402f4c <ferror@plt+0x81c>
  402f20:	ldrb	w1, [sp, #248]
  402f24:	adrp	x21, 406000 <ferror@plt+0x38d0>
  402f28:	add	x21, x21, #0xc90
  402f2c:	nop
  402f30:	ldrb	w2, [x19, #64]
  402f34:	and	w0, w1, #0x4
  402f38:	and	w2, w2, #0x1
  402f3c:	orr	w0, w2, w0
  402f40:	cbz	w0, 4030cc <ferror@plt+0x99c>
  402f44:	ldr	x19, [x19, #56]
  402f48:	cbnz	x19, 402f30 <ferror@plt+0x800>
  402f4c:	ldr	w0, [sp, #120]
  402f50:	cbnz	w0, 40314c <ferror@plt+0xa1c>
  402f54:	mov	x0, x20
  402f58:	bl	4026c0 <blkid_probe_get_fd@plt>
  402f5c:	bl	402330 <fsync@plt>
  402f60:	cbz	w23, 402f98 <ferror@plt+0x868>
  402f64:	ldr	w0, [sp, #124]
  402f68:	cbz	w0, 402f98 <ferror@plt+0x868>
  402f6c:	ldr	x0, [sp, #224]
  402f70:	cmp	x0, #0x1
  402f74:	b.ls	403188 <ferror@plt+0xa58>  // b.plast
  402f78:	ldr	x1, [sp, #232]
  402f7c:	cbz	x1, 4031f0 <ferror@plt+0xac0>
  402f80:	ldr	x0, [sp, #240]
  402f84:	ldr	x2, [sp, #192]
  402f88:	add	x3, x0, #0x1
  402f8c:	str	x3, [sp, #240]
  402f90:	str	x2, [x1, x0, lsl #3]
  402f94:	nop
  402f98:	mov	x0, x20
  402f9c:	bl	4026c0 <blkid_probe_get_fd@plt>
  402fa0:	bl	402440 <close@plt>
  402fa4:	mov	x0, x20
  402fa8:	bl	4025d0 <blkid_free_probe@plt>
  402fac:	ldr	x0, [sp, #144]
  402fb0:	bl	402540 <free@plt>
  402fb4:	ldr	x1, [sp, #112]
  402fb8:	ldr	x0, [sp, #224]
  402fbc:	ldr	w1, [x1]
  402fc0:	sub	x0, x0, #0x1
  402fc4:	str	x0, [sp, #224]
  402fc8:	cmp	w1, w24
  402fcc:	b.lt	402ae0 <ferror@plt+0x3b0>  // b.tstop
  402fd0:	ldr	x0, [sp, #240]
  402fd4:	mov	x20, #0x0                   	// #0
  402fd8:	cbz	x0, 40300c <ferror@plt+0x8dc>
  402fdc:	nop
  402fe0:	ldr	x0, [sp, #232]
  402fe4:	mov	w1, #0x0                   	// #0
  402fe8:	ldr	x21, [x0, x20, lsl #3]
  402fec:	mov	x0, x21
  402ff0:	bl	402350 <open@plt>
  402ff4:	mov	w19, w0
  402ff8:	tbz	w0, #31, 40311c <ferror@plt+0x9ec>
  402ffc:	ldr	x0, [sp, #240]
  403000:	add	x20, x20, #0x1
  403004:	cmp	x0, x20
  403008:	b.hi	402fe0 <ferror@plt+0x8b0>  // b.pmore
  40300c:	ldr	x0, [sp, #232]
  403010:	bl	402540 <free@plt>
  403014:	mov	w0, #0x0                   	// #0
  403018:	ldp	x19, x20, [sp, #16]
  40301c:	ldp	x21, x22, [sp, #32]
  403020:	ldp	x23, x24, [sp, #48]
  403024:	ldp	x25, x26, [sp, #64]
  403028:	ldp	x27, x28, [sp, #80]
  40302c:	ldp	x29, x30, [sp], #256
  403030:	ret
  403034:	ldr	w0, [x28]
  403038:	cmp	w0, #0x4
  40303c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  403040:	b.ne	4030f8 <ferror@plt+0x9c8>  // b.any
  403044:	cmp	w0, #0xb
  403048:	b.ne	402c20 <ferror@plt+0x4f0>  // b.any
  40304c:	b	402c54 <ferror@plt+0x524>
  403050:	ldr	x1, [x21]
  403054:	mov	w0, #0x20                  	// #32
  403058:	bl	4022a0 <fputc@plt>
  40305c:	ldr	x0, [x19, #8]
  403060:	cmp	x28, x0
  403064:	b.cc	402e98 <ferror@plt+0x768>  // b.lo, b.ul, b.last
  403068:	b	402eb8 <ferror@plt+0x788>
  40306c:	ldr	x2, [sp, #152]
  403070:	cbz	x2, 402b90 <ferror@plt+0x460>
  403074:	ldr	x1, [sp, #160]
  403078:	mov	x0, x20
  40307c:	bl	402600 <blkid_probe_hide_range@plt>
  403080:	mov	x0, x20
  403084:	bl	4022e0 <blkid_probe_step_back@plt>
  403088:	b	402b90 <ferror@plt+0x460>
  40308c:	mov	x0, x20
  403090:	bl	4023c0 <blkid_probe_is_wholedisk@plt>
  403094:	cbnz	w0, 402bd4 <ferror@plt+0x4a4>
  403098:	mov	w2, #0x5                   	// #5
  40309c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4030a0:	mov	x0, #0x0                   	// #0
  4030a4:	add	x1, x1, #0xb60
  4030a8:	bl	402650 <dcgettext@plt>
  4030ac:	ldr	x2, [x19, #32]
  4030b0:	ldr	x1, [sp, #192]
  4030b4:	bl	402620 <warnx@plt>
  4030b8:	ldr	x2, [sp, #152]
  4030bc:	cbnz	x2, 403168 <ferror@plt+0xa38>
  4030c0:	mov	w0, #0x1                   	// #1
  4030c4:	str	w0, [sp, #120]
  4030c8:	b	402ed0 <ferror@plt+0x7a0>
  4030cc:	mov	x1, x21
  4030d0:	mov	w2, #0x5                   	// #5
  4030d4:	mov	x0, #0x0                   	// #0
  4030d8:	bl	402650 <dcgettext@plt>
  4030dc:	ldr	x2, [x19]
  4030e0:	ldr	x1, [sp, #192]
  4030e4:	bl	402620 <warnx@plt>
  4030e8:	ldr	x19, [x19, #56]
  4030ec:	cbz	x19, 402f4c <ferror@plt+0x81c>
  4030f0:	ldrb	w1, [sp, #248]
  4030f4:	b	402f30 <ferror@plt+0x800>
  4030f8:	mov	w2, #0x5                   	// #5
  4030fc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403100:	mov	x0, #0x0                   	// #0
  403104:	add	x1, x1, #0xbb8
  403108:	bl	402650 <dcgettext@plt>
  40310c:	mov	x1, x0
  403110:	ldr	x2, [sp, #168]
  403114:	mov	w0, #0x1                   	// #1
  403118:	bl	4026f0 <err@plt>
  40311c:	mov	x1, x21
  403120:	bl	403da8 <ferror@plt+0x1678>
  403124:	mov	w0, w19
  403128:	add	x20, x20, #0x1
  40312c:	bl	402440 <close@plt>
  403130:	ldr	x0, [sp, #240]
  403134:	cmp	x20, x0
  403138:	b.cc	402fe0 <ferror@plt+0x8b0>  // b.lo, b.ul, b.last
  40313c:	b	40300c <ferror@plt+0x8dc>
  403140:	adrp	x21, 418000 <ferror@plt+0x158d0>
  403144:	add	x21, x21, #0x338
  403148:	b	402eb8 <ferror@plt+0x788>
  40314c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403150:	add	x1, x1, #0xcb0
  403154:	mov	w2, #0x5                   	// #5
  403158:	mov	x0, #0x0                   	// #0
  40315c:	bl	402650 <dcgettext@plt>
  403160:	bl	402620 <warnx@plt>
  403164:	b	402f54 <ferror@plt+0x824>
  403168:	ldr	x1, [sp, #160]
  40316c:	mov	w3, #0x1                   	// #1
  403170:	mov	x0, x20
  403174:	str	w3, [sp, #120]
  403178:	bl	402600 <blkid_probe_hide_range@plt>
  40317c:	mov	x0, x20
  403180:	bl	4022e0 <blkid_probe_step_back@plt>
  403184:	b	402ed0 <ferror@plt+0x7a0>
  403188:	mov	x0, x20
  40318c:	bl	4026c0 <blkid_probe_get_fd@plt>
  403190:	ldr	x1, [sp, #192]
  403194:	bl	403da8 <ferror@plt+0x1678>
  403198:	b	402f98 <ferror@plt+0x868>
  40319c:	ldr	x1, [x19]
  4031a0:	cmp	x21, x1
  4031a4:	b.cs	403968 <ferror@plt+0x1238>  // b.hs, b.nlast
  4031a8:	ldr	w1, [x23, x21, lsl #2]
  4031ac:	cmp	w1, #0x6
  4031b0:	b.gt	4038a4 <ferror@plt+0x1174>
  4031b4:	cmp	w1, #0x2
  4031b8:	b.ne	402da4 <ferror@plt+0x674>  // b.any
  4031bc:	mov	w1, #0x1                   	// #1
  4031c0:	add	x21, x21, #0x1
  4031c4:	bl	402150 <scols_column_set_json_type@plt>
  4031c8:	b	402d58 <ferror@plt+0x628>
  4031cc:	sub	w0, w3, #0x21
  4031d0:	cmp	w0, #0x5d
  4031d4:	b.hi	402924 <ferror@plt+0x1f4>  // b.pmore
  4031d8:	ldr	x0, [x22, #800]
  4031dc:	mov	w2, w3
  4031e0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4031e4:	add	x1, x1, #0x568
  4031e8:	bl	4026d0 <fprintf@plt>
  4031ec:	b	402924 <ferror@plt+0x1f4>
  4031f0:	mov	x1, #0x8                   	// #8
  4031f4:	bl	4023f0 <calloc@plt>
  4031f8:	cbnz	x0, 403210 <ferror@plt+0xae0>
  4031fc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403200:	mov	x2, #0x8                   	// #8
  403204:	add	x1, x1, #0x4b8
  403208:	mov	w0, #0x1                   	// #1
  40320c:	bl	4026f0 <err@plt>
  403210:	mov	x1, x0
  403214:	str	x0, [sp, #232]
  403218:	b	402f80 <ferror@plt+0x850>
  40321c:	mov	x1, #0x48                  	// #72
  403220:	mov	x0, #0x1                   	// #1
  403224:	bl	4023f0 <calloc@plt>
  403228:	cbz	x0, 4029e8 <ferror@plt+0x2b8>
  40322c:	str	x28, [x0]
  403230:	str	xzr, [x0, #56]
  403234:	str	x0, [sp, #216]
  403238:	b	4027e0 <ferror@plt+0xb0>
  40323c:	adrp	x23, 406000 <ferror@plt+0x38d0>
  403240:	add	x23, x23, #0xab8
  403244:	adrp	x28, 418000 <ferror@plt+0x158d0>
  403248:	add	x0, x28, #0x330
  40324c:	str	x0, [sp, #112]
  403250:	str	x20, [sp, #208]
  403254:	ldr	x0, [sp, #112]
  403258:	ldr	w0, [x0]
  40325c:	cmp	w0, w24
  403260:	b.ge	4034a8 <ferror@plt+0xd78>  // b.tcont
  403264:	ldr	x1, [sp, #112]
  403268:	ldr	x21, [x25, w0, sxtw #3]
  40326c:	add	w0, w0, #0x1
  403270:	str	w0, [x1]
  403274:	str	x21, [sp, #192]
  403278:	cbz	x21, 403254 <ferror@plt+0xb24>
  40327c:	mov	x0, x21
  403280:	bl	402250 <blkid_new_probe_from_filename@plt>
  403284:	mov	x20, x0
  403288:	cbz	x0, 403988 <ferror@plt+0x1258>
  40328c:	mov	w1, #0x1                   	// #1
  403290:	bl	402270 <blkid_probe_enable_superblocks@plt>
  403294:	mov	w1, #0x6aa                 	// #1706
  403298:	mov	x0, x20
  40329c:	bl	4023d0 <blkid_probe_set_superblocks_flags@plt>
  4032a0:	add	x21, sp, #0xd8
  4032a4:	mov	w1, #0x1                   	// #1
  4032a8:	mov	x0, x20
  4032ac:	bl	4022d0 <blkid_probe_enable_partitions@plt>
  4032b0:	mov	x0, x20
  4032b4:	mov	w1, #0xa                   	// #10
  4032b8:	bl	4024f0 <blkid_probe_set_partitions_flags@plt>
  4032bc:	str	xzr, [sp, #160]
  4032c0:	mov	x0, x20
  4032c4:	bl	4021d0 <blkid_do_probe@plt>
  4032c8:	cbnz	w0, 40330c <ferror@plt+0xbdc>
  4032cc:	add	x2, sp, #0xa0
  4032d0:	add	x5, sp, #0xa8
  4032d4:	add	x4, sp, #0xb0
  4032d8:	mov	x3, x20
  4032dc:	mov	x1, x21
  4032e0:	add	x0, sp, #0xc8
  4032e4:	stp	xzr, xzr, [sp, #168]
  4032e8:	bl	403f60 <ferror@plt+0x1830>
  4032ec:	ldr	x2, [sp, #168]
  4032f0:	cbz	x2, 4032c0 <ferror@plt+0xb90>
  4032f4:	ldr	x1, [sp, #176]
  4032f8:	mov	x0, x20
  4032fc:	bl	402600 <blkid_probe_hide_range@plt>
  403300:	mov	x0, x20
  403304:	bl	4022e0 <blkid_probe_step_back@plt>
  403308:	b	4032c0 <ferror@plt+0xb90>
  40330c:	mov	x0, x20
  403310:	bl	4025d0 <blkid_free_probe@plt>
  403314:	ldr	x21, [sp, #160]
  403318:	cbz	x21, 403254 <ferror@plt+0xb24>
  40331c:	mov	x20, x21
  403320:	ldr	x0, [sp, #208]
  403324:	mov	x1, #0x0                   	// #0
  403328:	bl	402420 <scols_table_new_line@plt>
  40332c:	str	x0, [x19, #72]
  403330:	cbz	x0, 403a08 <ferror@plt+0x12d8>
  403334:	ldr	x0, [x19]
  403338:	mov	x26, #0x0                   	// #0
  40333c:	cbz	x0, 403460 <ferror@plt+0xd30>
  403340:	adrp	x22, 406000 <ferror@plt+0x38d0>
  403344:	add	x22, x22, #0xac0
  403348:	b	403394 <ferror@plt+0xc64>
  40334c:	cmp	w0, #0x1
  403350:	b.eq	40343c <ferror@plt+0xd0c>  // b.none
  403354:	cmp	w0, #0x2
  403358:	b.ne	403400 <ferror@plt+0xcd0>  // b.any
  40335c:	ldr	x2, [x20, #8]
  403360:	mov	x1, x22
  403364:	add	x0, sp, #0xb0
  403368:	bl	403b80 <ferror@plt+0x1450>
  40336c:	ldr	x2, [sp, #176]
  403370:	cbz	x2, 403384 <ferror@plt+0xc54>
  403374:	ldr	x0, [x19, #72]
  403378:	mov	x1, x26
  40337c:	bl	4021c0 <scols_line_refer_data@plt>
  403380:	cbnz	w0, 4038dc <ferror@plt+0x11ac>
  403384:	ldr	x0, [x19]
  403388:	add	x26, x26, #0x1
  40338c:	cmp	x26, x0
  403390:	b.cs	403460 <ferror@plt+0xd30>  // b.hs, b.nlast
  403394:	add	x0, x19, #0x10
  403398:	str	xzr, [sp, #176]
  40339c:	ldr	w0, [x0, x26, lsl #2]
  4033a0:	cmp	w0, #0x6
  4033a4:	b.gt	4038a4 <ferror@plt+0x1174>
  4033a8:	cmp	w0, #0x3
  4033ac:	b.eq	403454 <ferror@plt+0xd24>  // b.none
  4033b0:	b.le	40334c <ferror@plt+0xc1c>
  4033b4:	cmp	w0, #0x5
  4033b8:	b.eq	403448 <ferror@plt+0xd18>  // b.none
  4033bc:	cmp	w0, #0x6
  4033c0:	b.ne	403420 <ferror@plt+0xcf0>  // b.any
  4033c4:	ldr	x0, [sp, #192]
  4033c8:	cbz	x0, 403384 <ferror@plt+0xc54>
  4033cc:	bl	402410 <strdup@plt>
  4033d0:	mov	x27, x0
  4033d4:	cbz	x0, 4038fc <ferror@plt+0x11cc>
  4033d8:	bl	402400 <__xpg_basename@plt>
  4033dc:	cbz	x0, 403940 <ferror@plt+0x1210>
  4033e0:	bl	402410 <strdup@plt>
  4033e4:	mov	x1, x0
  4033e8:	cbz	x0, 4038fc <ferror@plt+0x11cc>
  4033ec:	mov	x0, x27
  4033f0:	str	x1, [sp, #176]
  4033f4:	bl	402540 <free@plt>
  4033f8:	ldr	x2, [sp, #176]
  4033fc:	b	403374 <ferror@plt+0xc44>
  403400:	cbnz	w0, 403a70 <ferror@plt+0x1340>
  403404:	ldr	x0, [x20, #48]
  403408:	cbz	x0, 403384 <ferror@plt+0xc54>
  40340c:	bl	402410 <strdup@plt>
  403410:	cbz	x0, 4038fc <ferror@plt+0x11cc>
  403414:	mov	x2, x0
  403418:	str	x0, [sp, #176]
  40341c:	b	403374 <ferror@plt+0xc44>
  403420:	cmp	w0, #0x4
  403424:	b.ne	403a70 <ferror@plt+0x1340>  // b.any
  403428:	ldr	x2, [x20]
  40342c:	mov	x1, x23
  403430:	add	x0, sp, #0xb0
  403434:	bl	403b80 <ferror@plt+0x1450>
  403438:	b	40336c <ferror@plt+0xc3c>
  40343c:	ldr	x0, [x20, #40]
  403440:	cbnz	x0, 40340c <ferror@plt+0xcdc>
  403444:	b	403384 <ferror@plt+0xc54>
  403448:	ldr	x0, [x20, #24]
  40344c:	cbnz	x0, 40340c <ferror@plt+0xcdc>
  403450:	b	403384 <ferror@plt+0xc54>
  403454:	ldr	x0, [x20, #32]
  403458:	cbnz	x0, 40340c <ferror@plt+0xcdc>
  40345c:	b	403384 <ferror@plt+0xc54>
  403460:	ldr	x20, [x20, #56]
  403464:	cbnz	x20, 403320 <ferror@plt+0xbf0>
  403468:	ldr	x0, [x21, #24]
  40346c:	mov	x20, x21
  403470:	ldr	x21, [x21, #56]
  403474:	bl	402540 <free@plt>
  403478:	ldr	x0, [x20, #32]
  40347c:	bl	402540 <free@plt>
  403480:	ldr	x0, [x20, #16]
  403484:	bl	402540 <free@plt>
  403488:	ldr	x0, [x20, #40]
  40348c:	bl	402540 <free@plt>
  403490:	ldr	x0, [x20, #48]
  403494:	bl	402540 <free@plt>
  403498:	mov	x0, x20
  40349c:	bl	402540 <free@plt>
  4034a0:	cbnz	x21, 403468 <ferror@plt+0xd38>
  4034a4:	b	403254 <ferror@plt+0xb24>
  4034a8:	ldrb	w0, [sp, #248]
  4034ac:	and	w0, w0, #0xc0
  4034b0:	cmp	w0, #0x80
  4034b4:	b.eq	403540 <ferror@plt+0xe10>  // b.none
  4034b8:	ldr	x0, [sp, #208]
  4034bc:	bl	402610 <scols_print_table@plt>
  4034c0:	ldr	x0, [sp, #208]
  4034c4:	bl	402430 <scols_unref_table@plt>
  4034c8:	mov	w0, #0x0                   	// #0
  4034cc:	b	403018 <ferror@plt+0x8e8>
  4034d0:	add	x0, x19, #0x10
  4034d4:	mov	w8, #0x4                   	// #4
  4034d8:	mov	w7, #0x1                   	// #1
  4034dc:	str	x3, [x2, #848]
  4034e0:	mov	w2, #0x3                   	// #3
  4034e4:	str	w8, [x0, x1, lsl #2]
  4034e8:	str	wzr, [x0, x6, lsl #2]
  4034ec:	str	w7, [x0, x5, lsl #2]
  4034f0:	str	w2, [x0, x4, lsl #2]
  4034f4:	b	402cf4 <ferror@plt+0x5c4>
  4034f8:	mov	w1, #0x1                   	// #1
  4034fc:	bl	402550 <scols_table_enable_json@plt>
  403500:	mov	x0, x20
  403504:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403508:	add	x1, x1, #0x9f0
  40350c:	bl	4021f0 <scols_table_set_name@plt>
  403510:	ldrb	w1, [sp, #248]
  403514:	b	402d34 <ferror@plt+0x604>
  403518:	mov	x0, x20
  40351c:	mov	w1, #0x1                   	// #1
  403520:	bl	4022b0 <scols_table_enable_raw@plt>
  403524:	mov	x0, x20
  403528:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40352c:	add	x1, x1, #0xa00
  403530:	bl	4022c0 <scols_table_set_column_separator@plt>
  403534:	b	402d48 <ferror@plt+0x618>
  403538:	mov	w0, #0x1                   	// #1
  40353c:	b	403018 <ferror@plt+0x8e8>
  403540:	ldr	x0, [sp, #208]
  403544:	bl	402480 <scols_table_is_empty@plt>
  403548:	mov	w19, w0
  40354c:	cbnz	w0, 4034b8 <ferror@plt+0xd88>
  403550:	bl	402630 <scols_new_iter@plt>
  403554:	mov	x20, x0
  403558:	cbz	x0, 4039ec <ferror@plt+0x12bc>
  40355c:	adrp	x22, 418000 <ferror@plt+0x158d0>
  403560:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403564:	add	x24, x22, #0x338
  403568:	mov	x2, #0x2                   	// #2
  40356c:	ldr	x3, [x22, #824]
  403570:	mov	x1, #0x1                   	// #1
  403574:	add	x0, x0, #0xb08
  403578:	bl	4025c0 <fwrite@plt>
  40357c:	b	403594 <ferror@plt+0xe64>
  403580:	mov	x21, x24
  403584:	ldr	x1, [x21]
  403588:	add	w19, w19, #0x1
  40358c:	mov	x0, x23
  403590:	bl	402190 <fputs@plt>
  403594:	ldr	x0, [sp, #208]
  403598:	add	x2, sp, #0xb0
  40359c:	mov	x1, x20
  4035a0:	bl	402510 <scols_table_next_column@plt>
  4035a4:	cbnz	w0, 4038c4 <ferror@plt+0x1194>
  4035a8:	ldr	x0, [sp, #176]
  4035ac:	bl	402230 <scols_column_get_header@plt>
  4035b0:	bl	402530 <scols_cell_get_data@plt>
  4035b4:	mov	x23, x0
  4035b8:	cbz	w19, 403580 <ferror@plt+0xe50>
  4035bc:	ldr	x1, [x22, #824]
  4035c0:	add	x21, x22, #0x338
  4035c4:	mov	w0, #0x2c                  	// #44
  4035c8:	bl	4022a0 <fputc@plt>
  4035cc:	b	403584 <ferror@plt+0xe54>
  4035d0:	adrp	x22, 418000 <ferror@plt+0x158d0>
  4035d4:	mov	w2, #0x5                   	// #5
  4035d8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4035dc:	mov	x0, #0x0                   	// #0
  4035e0:	add	x1, x1, #0x588
  4035e4:	bl	402650 <dcgettext@plt>
  4035e8:	ldr	x1, [x22, #824]
  4035ec:	add	x21, x22, #0x338
  4035f0:	ldr	x2, [sp, #104]
  4035f4:	mov	x19, #0x0                   	// #0
  4035f8:	add	x26, x2, #0x260
  4035fc:	bl	402190 <fputs@plt>
  403600:	mov	w2, #0x5                   	// #5
  403604:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403608:	mov	x0, #0x0                   	// #0
  40360c:	add	x1, x1, #0x598
  403610:	bl	402650 <dcgettext@plt>
  403614:	adrp	x1, 418000 <ferror@plt+0x158d0>
  403618:	ldr	x1, [x1, #832]
  40361c:	bl	402680 <printf@plt>
  403620:	ldr	x1, [x22, #824]
  403624:	mov	w0, #0xa                   	// #10
  403628:	bl	4022a0 <fputc@plt>
  40362c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403630:	add	x1, x1, #0x5b0
  403634:	mov	w2, #0x5                   	// #5
  403638:	mov	x0, #0x0                   	// #0
  40363c:	bl	402650 <dcgettext@plt>
  403640:	bl	402490 <puts@plt>
  403644:	mov	w2, #0x5                   	// #5
  403648:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40364c:	mov	x0, #0x0                   	// #0
  403650:	add	x1, x1, #0x5d0
  403654:	bl	402650 <dcgettext@plt>
  403658:	ldr	x1, [x22, #824]
  40365c:	bl	402190 <fputs@plt>
  403660:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403664:	add	x1, x1, #0x5e0
  403668:	mov	w2, #0x5                   	// #5
  40366c:	mov	x0, #0x0                   	// #0
  403670:	bl	402650 <dcgettext@plt>
  403674:	bl	402490 <puts@plt>
  403678:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40367c:	add	x1, x1, #0x620
  403680:	mov	w2, #0x5                   	// #5
  403684:	mov	x0, #0x0                   	// #0
  403688:	bl	402650 <dcgettext@plt>
  40368c:	bl	402490 <puts@plt>
  403690:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403694:	add	x1, x1, #0x658
  403698:	mov	w2, #0x5                   	// #5
  40369c:	mov	x0, #0x0                   	// #0
  4036a0:	bl	402650 <dcgettext@plt>
  4036a4:	bl	402490 <puts@plt>
  4036a8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036ac:	add	x1, x1, #0x680
  4036b0:	mov	w2, #0x5                   	// #5
  4036b4:	mov	x0, #0x0                   	// #0
  4036b8:	bl	402650 <dcgettext@plt>
  4036bc:	bl	402490 <puts@plt>
  4036c0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036c4:	add	x1, x1, #0x6b0
  4036c8:	mov	w2, #0x5                   	// #5
  4036cc:	mov	x0, #0x0                   	// #0
  4036d0:	bl	402650 <dcgettext@plt>
  4036d4:	bl	402490 <puts@plt>
  4036d8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036dc:	add	x1, x1, #0x6e0
  4036e0:	mov	w2, #0x5                   	// #5
  4036e4:	mov	x0, #0x0                   	// #0
  4036e8:	bl	402650 <dcgettext@plt>
  4036ec:	bl	402490 <puts@plt>
  4036f0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4036f4:	add	x1, x1, #0x728
  4036f8:	mov	w2, #0x5                   	// #5
  4036fc:	mov	x0, #0x0                   	// #0
  403700:	bl	402650 <dcgettext@plt>
  403704:	bl	402490 <puts@plt>
  403708:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40370c:	add	x1, x1, #0x758
  403710:	mov	w2, #0x5                   	// #5
  403714:	mov	x0, #0x0                   	// #0
  403718:	bl	402650 <dcgettext@plt>
  40371c:	bl	402490 <puts@plt>
  403720:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403724:	add	x1, x1, #0x790
  403728:	mov	w2, #0x5                   	// #5
  40372c:	mov	x0, #0x0                   	// #0
  403730:	bl	402650 <dcgettext@plt>
  403734:	bl	402490 <puts@plt>
  403738:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40373c:	add	x1, x1, #0x7d8
  403740:	mov	w2, #0x5                   	// #5
  403744:	mov	x0, #0x0                   	// #0
  403748:	bl	402650 <dcgettext@plt>
  40374c:	bl	402490 <puts@plt>
  403750:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403754:	add	x1, x1, #0x808
  403758:	mov	w2, #0x5                   	// #5
  40375c:	mov	x0, #0x0                   	// #0
  403760:	bl	402650 <dcgettext@plt>
  403764:	bl	402490 <puts@plt>
  403768:	mov	w2, #0x5                   	// #5
  40376c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403770:	mov	x0, #0x0                   	// #0
  403774:	add	x1, x1, #0x858
  403778:	bl	402650 <dcgettext@plt>
  40377c:	mov	x20, x0
  403780:	mov	w2, #0x5                   	// #5
  403784:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403788:	mov	x0, #0x0                   	// #0
  40378c:	add	x1, x1, #0x870
  403790:	bl	402650 <dcgettext@plt>
  403794:	mov	x4, x0
  403798:	adrp	x3, 406000 <ferror@plt+0x38d0>
  40379c:	add	x3, x3, #0x880
  4037a0:	mov	x2, x20
  4037a4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4037a8:	adrp	x0, 406000 <ferror@plt+0x38d0>
  4037ac:	add	x1, x1, #0x890
  4037b0:	add	x0, x0, #0x8a0
  4037b4:	bl	402680 <printf@plt>
  4037b8:	mov	w2, #0x5                   	// #5
  4037bc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4037c0:	mov	x0, #0x0                   	// #0
  4037c4:	add	x1, x1, #0x8b8
  4037c8:	bl	402650 <dcgettext@plt>
  4037cc:	adrp	x20, 406000 <ferror@plt+0x38d0>
  4037d0:	ldr	x1, [x22, #824]
  4037d4:	add	x20, x20, #0x8d8
  4037d8:	bl	402190 <fputs@plt>
  4037dc:	ldr	x1, [x26, #24]
  4037e0:	mov	w2, #0x5                   	// #5
  4037e4:	ldr	x23, [x26]
  4037e8:	mov	x0, #0x0                   	// #0
  4037ec:	ldr	x22, [x21]
  4037f0:	bl	402650 <dcgettext@plt>
  4037f4:	add	x19, x19, #0x1
  4037f8:	mov	x3, x0
  4037fc:	mov	x2, x23
  403800:	mov	x1, x20
  403804:	mov	x0, x22
  403808:	bl	4026d0 <fprintf@plt>
  40380c:	add	x26, x26, #0x20
  403810:	cmp	x19, #0x7
  403814:	b.ne	4037dc <ferror@plt+0x10ac>  // b.any
  403818:	mov	w2, #0x5                   	// #5
  40381c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403820:	mov	x0, #0x0                   	// #0
  403824:	add	x1, x1, #0x8e8
  403828:	bl	402650 <dcgettext@plt>
  40382c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403830:	add	x1, x1, #0x908
  403834:	bl	402680 <printf@plt>
  403838:	mov	w0, #0x0                   	// #0
  40383c:	bl	4021a0 <exit@plt>
  403840:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403844:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403848:	add	x1, x1, #0x940
  40384c:	mov	w2, #0x5                   	// #5
  403850:	ldr	x19, [x0, #800]
  403854:	mov	x0, #0x0                   	// #0
  403858:	bl	402650 <dcgettext@plt>
  40385c:	mov	x1, x0
  403860:	adrp	x2, 418000 <ferror@plt+0x158d0>
  403864:	mov	x0, x19
  403868:	ldr	x2, [x2, #832]
  40386c:	bl	4026d0 <fprintf@plt>
  403870:	mov	w0, #0x1                   	// #1
  403874:	bl	4021a0 <exit@plt>
  403878:	mov	w2, #0x5                   	// #5
  40387c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403880:	mov	x0, #0x0                   	// #0
  403884:	add	x1, x1, #0xbe0
  403888:	bl	402650 <dcgettext@plt>
  40388c:	mov	x1, x0
  403890:	ldr	x4, [x19]
  403894:	mov	w0, #0x1                   	// #1
  403898:	ldr	x3, [x19, #32]
  40389c:	ldr	x2, [sp, #192]
  4038a0:	bl	4026f0 <err@plt>
  4038a4:	ldr	x0, [sp, #104]
  4038a8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4038ac:	mov	w2, #0x8a                  	// #138
  4038b0:	add	x1, x1, #0x3c0
  4038b4:	add	x3, x0, #0x340
  4038b8:	adrp	x0, 406000 <ferror@plt+0x38d0>
  4038bc:	add	x0, x0, #0xa18
  4038c0:	bl	402690 <__assert_fail@plt>
  4038c4:	ldr	x1, [x22, #824]
  4038c8:	mov	w0, #0xa                   	// #10
  4038cc:	bl	4022a0 <fputc@plt>
  4038d0:	mov	x0, x20
  4038d4:	bl	402260 <scols_free_iter@plt>
  4038d8:	b	4034b8 <ferror@plt+0xd88>
  4038dc:	mov	w2, #0x5                   	// #5
  4038e0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4038e4:	mov	x0, #0x0                   	// #0
  4038e8:	add	x1, x1, #0xac8
  4038ec:	bl	402650 <dcgettext@plt>
  4038f0:	mov	x1, x0
  4038f4:	mov	w0, #0x1                   	// #1
  4038f8:	bl	402660 <errx@plt>
  4038fc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403900:	mov	w0, #0x1                   	// #1
  403904:	add	x1, x1, #0x4f8
  403908:	bl	4026f0 <err@plt>
  40390c:	mov	w0, w21
  403910:	bl	402440 <close@plt>
  403914:	mov	x0, x20
  403918:	bl	4025d0 <blkid_free_probe@plt>
  40391c:	mov	w2, #0x5                   	// #5
  403920:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403924:	mov	x0, #0x0                   	// #0
  403928:	add	x1, x1, #0xa68
  40392c:	bl	402650 <dcgettext@plt>
  403930:	mov	x1, x0
  403934:	mov	x2, x19
  403938:	mov	w0, #0x1                   	// #1
  40393c:	bl	4026f0 <err@plt>
  403940:	ldr	x0, [sp, #104]
  403944:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403948:	mov	w2, #0x4a                  	// #74
  40394c:	add	x1, x1, #0x4d8
  403950:	add	x3, x0, #0x18
  403954:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403958:	add	x0, x0, #0x4f0
  40395c:	bl	402690 <__assert_fail@plt>
  403960:	mov	x20, #0x0                   	// #0
  403964:	b	403914 <ferror@plt+0x11e4>
  403968:	ldr	x0, [sp, #104]
  40396c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403970:	mov	w2, #0x89                  	// #137
  403974:	add	x1, x1, #0x3c0
  403978:	add	x3, x0, #0x340
  40397c:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403980:	add	x0, x0, #0xa08
  403984:	bl	402690 <__assert_fail@plt>
  403988:	bl	4025d0 <blkid_free_probe@plt>
  40398c:	mov	w2, #0x5                   	// #5
  403990:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403994:	mov	x0, #0x0                   	// #0
  403998:	add	x1, x1, #0xa68
  40399c:	bl	402650 <dcgettext@plt>
  4039a0:	mov	x1, x0
  4039a4:	mov	x2, x21
  4039a8:	mov	w0, #0x1                   	// #1
  4039ac:	bl	4026f0 <err@plt>
  4039b0:	mov	w2, #0x5                   	// #5
  4039b4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4039b8:	add	x1, x1, #0xa40
  4039bc:	bl	402650 <dcgettext@plt>
  4039c0:	mov	x1, x0
  4039c4:	mov	w0, #0x1                   	// #1
  4039c8:	bl	4026f0 <err@plt>
  4039cc:	mov	w2, #0x5                   	// #5
  4039d0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4039d4:	mov	x0, #0x0                   	// #0
  4039d8:	add	x1, x1, #0xb18
  4039dc:	bl	402650 <dcgettext@plt>
  4039e0:	mov	x1, x0
  4039e4:	mov	w0, #0x1                   	// #1
  4039e8:	bl	402660 <errx@plt>
  4039ec:	adrp	x2, 406000 <ferror@plt+0x38d0>
  4039f0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4039f4:	add	x2, x2, #0x3c0
  4039f8:	add	x1, x1, #0xae8
  4039fc:	mov	w3, #0xc5                  	// #197
  403a00:	mov	w0, #0x1                   	// #1
  403a04:	bl	4026f0 <err@plt>
  403a08:	mov	w2, #0x5                   	// #5
  403a0c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403a10:	add	x1, x1, #0xa98
  403a14:	bl	402650 <dcgettext@plt>
  403a18:	mov	x1, x0
  403a1c:	mov	w0, #0x1                   	// #1
  403a20:	bl	402660 <errx@plt>
  403a24:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403a28:	add	x1, x1, #0x980
  403a2c:	mov	w2, #0x5                   	// #5
  403a30:	mov	x0, #0x0                   	// #0
  403a34:	bl	402650 <dcgettext@plt>
  403a38:	bl	402620 <warnx@plt>
  403a3c:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403a40:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403a44:	mov	w2, #0x5                   	// #5
  403a48:	add	x1, x1, #0x940
  403a4c:	ldr	x19, [x0, #800]
  403a50:	b	403854 <ferror@plt+0x1124>
  403a54:	mov	w2, #0x5                   	// #5
  403a58:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403a5c:	add	x1, x1, #0x9d0
  403a60:	bl	402650 <dcgettext@plt>
  403a64:	mov	x1, x0
  403a68:	mov	w0, #0x1                   	// #1
  403a6c:	bl	4026f0 <err@plt>
  403a70:	bl	402470 <abort@plt>
  403a74:	mov	x29, #0x0                   	// #0
  403a78:	mov	x30, #0x0                   	// #0
  403a7c:	mov	x5, x0
  403a80:	ldr	x1, [sp]
  403a84:	add	x2, sp, #0x8
  403a88:	mov	x6, sp
  403a8c:	movz	x0, #0x0, lsl #48
  403a90:	movk	x0, #0x0, lsl #32
  403a94:	movk	x0, #0x40, lsl #16
  403a98:	movk	x0, #0x2740
  403a9c:	movz	x3, #0x0, lsl #48
  403aa0:	movk	x3, #0x0, lsl #32
  403aa4:	movk	x3, #0x40, lsl #16
  403aa8:	movk	x3, #0x62e0
  403aac:	movz	x4, #0x0, lsl #48
  403ab0:	movk	x4, #0x0, lsl #32
  403ab4:	movk	x4, #0x40, lsl #16
  403ab8:	movk	x4, #0x6360
  403abc:	bl	402390 <__libc_start_main@plt>
  403ac0:	bl	402470 <abort@plt>
  403ac4:	adrp	x0, 417000 <ferror@plt+0x148d0>
  403ac8:	ldr	x0, [x0, #4064]
  403acc:	cbz	x0, 403ad4 <ferror@plt+0x13a4>
  403ad0:	b	402450 <__gmon_start__@plt>
  403ad4:	ret
  403ad8:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403adc:	add	x0, x0, #0x318
  403ae0:	adrp	x1, 418000 <ferror@plt+0x158d0>
  403ae4:	add	x1, x1, #0x318
  403ae8:	cmp	x1, x0
  403aec:	b.eq	403b04 <ferror@plt+0x13d4>  // b.none
  403af0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403af4:	ldr	x1, [x1, #920]
  403af8:	cbz	x1, 403b04 <ferror@plt+0x13d4>
  403afc:	mov	x16, x1
  403b00:	br	x16
  403b04:	ret
  403b08:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403b0c:	add	x0, x0, #0x318
  403b10:	adrp	x1, 418000 <ferror@plt+0x158d0>
  403b14:	add	x1, x1, #0x318
  403b18:	sub	x1, x1, x0
  403b1c:	lsr	x2, x1, #63
  403b20:	add	x1, x2, x1, asr #3
  403b24:	cmp	xzr, x1, asr #1
  403b28:	asr	x1, x1, #1
  403b2c:	b.eq	403b44 <ferror@plt+0x1414>  // b.none
  403b30:	adrp	x2, 406000 <ferror@plt+0x38d0>
  403b34:	ldr	x2, [x2, #928]
  403b38:	cbz	x2, 403b44 <ferror@plt+0x1414>
  403b3c:	mov	x16, x2
  403b40:	br	x16
  403b44:	ret
  403b48:	stp	x29, x30, [sp, #-32]!
  403b4c:	mov	x29, sp
  403b50:	str	x19, [sp, #16]
  403b54:	adrp	x19, 418000 <ferror@plt+0x158d0>
  403b58:	ldrb	w0, [x19, #840]
  403b5c:	cbnz	w0, 403b6c <ferror@plt+0x143c>
  403b60:	bl	403ad8 <ferror@plt+0x13a8>
  403b64:	mov	w0, #0x1                   	// #1
  403b68:	strb	w0, [x19, #840]
  403b6c:	ldr	x19, [sp, #16]
  403b70:	ldp	x29, x30, [sp], #32
  403b74:	ret
  403b78:	b	403b08 <ferror@plt+0x13d8>
  403b7c:	nop
  403b80:	stp	x29, x30, [sp, #-256]!
  403b84:	mov	w9, #0xffffffd0            	// #-48
  403b88:	mov	w8, #0xffffff80            	// #-128
  403b8c:	mov	x29, sp
  403b90:	add	x10, sp, #0xd0
  403b94:	add	x11, sp, #0x100
  403b98:	stp	x11, x11, [sp, #48]
  403b9c:	str	x10, [sp, #64]
  403ba0:	stp	w9, w8, [sp, #72]
  403ba4:	ldp	x10, x11, [sp, #48]
  403ba8:	stp	x10, x11, [sp, #16]
  403bac:	ldp	x8, x9, [sp, #64]
  403bb0:	stp	x8, x9, [sp, #32]
  403bb4:	str	q0, [sp, #80]
  403bb8:	str	q1, [sp, #96]
  403bbc:	str	q2, [sp, #112]
  403bc0:	str	q3, [sp, #128]
  403bc4:	str	q4, [sp, #144]
  403bc8:	str	q5, [sp, #160]
  403bcc:	str	q6, [sp, #176]
  403bd0:	str	q7, [sp, #192]
  403bd4:	stp	x2, x3, [sp, #208]
  403bd8:	add	x2, sp, #0x10
  403bdc:	stp	x4, x5, [sp, #224]
  403be0:	stp	x6, x7, [sp, #240]
  403be4:	bl	402580 <vasprintf@plt>
  403be8:	tbnz	w0, #31, 403bf4 <ferror@plt+0x14c4>
  403bec:	ldp	x29, x30, [sp], #256
  403bf0:	ret
  403bf4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403bf8:	mov	w0, #0x1                   	// #1
  403bfc:	add	x1, x1, #0x3a8
  403c00:	bl	4026f0 <err@plt>
  403c04:	nop
  403c08:	stp	x29, x30, [sp, #-48]!
  403c0c:	mov	x29, sp
  403c10:	stp	x19, x20, [sp, #16]
  403c14:	str	x21, [sp, #32]
  403c18:	cbz	x0, 403d84 <ferror@plt+0x1654>
  403c1c:	mov	x19, x1
  403c20:	adrp	x21, 406000 <ferror@plt+0x38d0>
  403c24:	add	x21, x21, #0x3e0
  403c28:	mov	x20, x0
  403c2c:	mov	x1, x21
  403c30:	mov	x2, x19
  403c34:	bl	402560 <strncasecmp@plt>
  403c38:	cbnz	w0, 403c44 <ferror@plt+0x1514>
  403c3c:	ldrsb	w0, [x19, x21]
  403c40:	cbz	w0, 403d54 <ferror@plt+0x1624>
  403c44:	adrp	x21, 406000 <ferror@plt+0x38d0>
  403c48:	add	x21, x21, #0x3e8
  403c4c:	mov	x1, x21
  403c50:	mov	x2, x19
  403c54:	mov	x0, x20
  403c58:	bl	402560 <strncasecmp@plt>
  403c5c:	cbnz	w0, 403c68 <ferror@plt+0x1538>
  403c60:	ldrsb	w0, [x19, x21]
  403c64:	cbz	w0, 403d5c <ferror@plt+0x162c>
  403c68:	adrp	x21, 406000 <ferror@plt+0x38d0>
  403c6c:	add	x21, x21, #0x3f0
  403c70:	mov	x1, x21
  403c74:	mov	x2, x19
  403c78:	mov	x0, x20
  403c7c:	bl	402560 <strncasecmp@plt>
  403c80:	cbnz	w0, 403c8c <ferror@plt+0x155c>
  403c84:	ldrsb	w0, [x19, x21]
  403c88:	cbz	w0, 403d64 <ferror@plt+0x1634>
  403c8c:	adrp	x21, 406000 <ferror@plt+0x38d0>
  403c90:	add	x21, x21, #0x3f8
  403c94:	mov	x1, x21
  403c98:	mov	x2, x19
  403c9c:	mov	x0, x20
  403ca0:	bl	402560 <strncasecmp@plt>
  403ca4:	cbnz	w0, 403cb0 <ferror@plt+0x1580>
  403ca8:	ldrsb	w0, [x19, x21]
  403cac:	cbz	w0, 403d6c <ferror@plt+0x163c>
  403cb0:	adrp	x21, 406000 <ferror@plt+0x38d0>
  403cb4:	add	x21, x21, #0x478
  403cb8:	mov	x1, x21
  403cbc:	mov	x2, x19
  403cc0:	mov	x0, x20
  403cc4:	bl	402560 <strncasecmp@plt>
  403cc8:	cbnz	w0, 403cd4 <ferror@plt+0x15a4>
  403ccc:	ldrsb	w0, [x19, x21]
  403cd0:	cbz	w0, 403d74 <ferror@plt+0x1644>
  403cd4:	adrp	x21, 406000 <ferror@plt+0x38d0>
  403cd8:	add	x21, x21, #0x400
  403cdc:	mov	x1, x21
  403ce0:	mov	x2, x19
  403ce4:	mov	x0, x20
  403ce8:	bl	402560 <strncasecmp@plt>
  403cec:	cbnz	w0, 403cf8 <ferror@plt+0x15c8>
  403cf0:	ldrsb	w0, [x19, x21]
  403cf4:	cbz	w0, 403d7c <ferror@plt+0x164c>
  403cf8:	adrp	x21, 406000 <ferror@plt+0x38d0>
  403cfc:	add	x21, x21, #0x408
  403d00:	mov	x1, x21
  403d04:	mov	x2, x19
  403d08:	mov	x0, x20
  403d0c:	bl	402560 <strncasecmp@plt>
  403d10:	cbz	w0, 403d44 <ferror@plt+0x1614>
  403d14:	mov	w2, #0x5                   	// #5
  403d18:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403d1c:	mov	x0, #0x0                   	// #0
  403d20:	add	x1, x1, #0x410
  403d24:	bl	402650 <dcgettext@plt>
  403d28:	mov	x1, x20
  403d2c:	bl	402620 <warnx@plt>
  403d30:	mov	w0, #0xffffffff            	// #-1
  403d34:	ldp	x19, x20, [sp, #16]
  403d38:	ldr	x21, [sp, #32]
  403d3c:	ldp	x29, x30, [sp], #48
  403d40:	ret
  403d44:	ldrsb	w0, [x19, x21]
  403d48:	cbnz	w0, 403d14 <ferror@plt+0x15e4>
  403d4c:	mov	x0, #0x6                   	// #6
  403d50:	b	403d34 <ferror@plt+0x1604>
  403d54:	mov	x0, #0x0                   	// #0
  403d58:	b	403d34 <ferror@plt+0x1604>
  403d5c:	mov	x0, #0x1                   	// #1
  403d60:	b	403d34 <ferror@plt+0x1604>
  403d64:	mov	x0, #0x2                   	// #2
  403d68:	b	403d34 <ferror@plt+0x1604>
  403d6c:	mov	x0, #0x3                   	// #3
  403d70:	b	403d34 <ferror@plt+0x1604>
  403d74:	mov	x0, #0x4                   	// #4
  403d78:	b	403d34 <ferror@plt+0x1604>
  403d7c:	mov	x0, #0x5                   	// #5
  403d80:	b	403d34 <ferror@plt+0x1604>
  403d84:	adrp	x3, 406000 <ferror@plt+0x38d0>
  403d88:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403d8c:	adrp	x0, 406000 <ferror@plt+0x38d0>
  403d90:	add	x3, x3, #0xe10
  403d94:	add	x1, x1, #0x3c0
  403d98:	add	x0, x0, #0x3d8
  403d9c:	mov	w2, #0x7c                  	// #124
  403da0:	bl	402690 <__assert_fail@plt>
  403da4:	nop
  403da8:	stp	x29, x30, [sp, #-192]!
  403dac:	mov	x29, sp
  403db0:	add	x2, sp, #0x40
  403db4:	stp	x19, x20, [sp, #16]
  403db8:	mov	w19, w0
  403dbc:	stp	x21, x22, [sp, #32]
  403dc0:	mov	x22, x1
  403dc4:	mov	w1, w0
  403dc8:	mov	w0, #0x0                   	// #0
  403dcc:	bl	402640 <__fxstat@plt>
  403dd0:	cbnz	w0, 403e48 <ferror@plt+0x1718>
  403dd4:	ldr	w0, [sp, #80]
  403dd8:	and	w0, w0, #0xf000
  403ddc:	cmp	w0, #0x6, lsl #12
  403de0:	b.ne	403e48 <ferror@plt+0x1718>  // b.any
  403de4:	bl	4026a0 <__errno_location@plt>
  403de8:	mov	x21, x0
  403dec:	mov	w20, #0x5                   	// #5
  403df0:	adrp	x2, 406000 <ferror@plt+0x38d0>
  403df4:	mov	x1, #0x0                   	// #0
  403df8:	add	x0, sp, #0x30
  403dfc:	ldr	q0, [x2, #3568]
  403e00:	str	q0, [sp, #48]
  403e04:	bl	402570 <nanosleep@plt>
  403e08:	mov	w0, w19
  403e0c:	str	wzr, [x21]
  403e10:	mov	x1, #0x125f                	// #4703
  403e14:	bl	402700 <ioctl@plt>
  403e18:	ldr	w0, [x21]
  403e1c:	cmp	w0, #0x10
  403e20:	b.ne	403e2c <ferror@plt+0x16fc>  // b.any
  403e24:	subs	w20, w20, #0x1
  403e28:	b.ne	403df0 <ferror@plt+0x16c0>  // b.any
  403e2c:	mov	w2, #0x5                   	// #5
  403e30:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403e34:	mov	x0, #0x0                   	// #0
  403e38:	add	x1, x1, #0x428
  403e3c:	bl	402650 <dcgettext@plt>
  403e40:	mov	x1, x22
  403e44:	bl	402680 <printf@plt>
  403e48:	ldp	x19, x20, [sp, #16]
  403e4c:	ldp	x21, x22, [sp, #32]
  403e50:	ldp	x29, x30, [sp], #192
  403e54:	ret
  403e58:	stp	x29, x30, [sp, #-32]!
  403e5c:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403e60:	mov	x29, sp
  403e64:	stp	x19, x20, [sp, #16]
  403e68:	ldr	x20, [x0, #824]
  403e6c:	bl	4026a0 <__errno_location@plt>
  403e70:	mov	x19, x0
  403e74:	mov	x0, x20
  403e78:	str	wzr, [x19]
  403e7c:	bl	402730 <ferror@plt>
  403e80:	cbz	w0, 403f20 <ferror@plt+0x17f0>
  403e84:	ldr	w0, [x19]
  403e88:	cmp	w0, #0x9
  403e8c:	b.ne	403ed0 <ferror@plt+0x17a0>  // b.any
  403e90:	adrp	x0, 418000 <ferror@plt+0x158d0>
  403e94:	ldr	x20, [x0, #800]
  403e98:	str	wzr, [x19]
  403e9c:	mov	x0, x20
  403ea0:	bl	402730 <ferror@plt>
  403ea4:	cbnz	w0, 403eb8 <ferror@plt+0x1788>
  403ea8:	mov	x0, x20
  403eac:	bl	4025f0 <fflush@plt>
  403eb0:	cbz	w0, 403f00 <ferror@plt+0x17d0>
  403eb4:	nop
  403eb8:	ldr	w0, [x19]
  403ebc:	cmp	w0, #0x9
  403ec0:	b.ne	403ef8 <ferror@plt+0x17c8>  // b.any
  403ec4:	ldp	x19, x20, [sp, #16]
  403ec8:	ldp	x29, x30, [sp], #32
  403ecc:	ret
  403ed0:	cmp	w0, #0x20
  403ed4:	b.eq	403e90 <ferror@plt+0x1760>  // b.none
  403ed8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403edc:	mov	w2, #0x5                   	// #5
  403ee0:	add	x1, x1, #0x460
  403ee4:	cbz	w0, 403f4c <ferror@plt+0x181c>
  403ee8:	mov	x0, #0x0                   	// #0
  403eec:	bl	402650 <dcgettext@plt>
  403ef0:	bl	4024d0 <warn@plt>
  403ef4:	nop
  403ef8:	mov	w0, #0x1                   	// #1
  403efc:	bl	402160 <_exit@plt>
  403f00:	mov	x0, x20
  403f04:	bl	402310 <fileno@plt>
  403f08:	tbnz	w0, #31, 403eb8 <ferror@plt+0x1788>
  403f0c:	bl	4021b0 <dup@plt>
  403f10:	tbnz	w0, #31, 403eb8 <ferror@plt+0x1788>
  403f14:	bl	402440 <close@plt>
  403f18:	cbz	w0, 403ec4 <ferror@plt+0x1794>
  403f1c:	b	403eb8 <ferror@plt+0x1788>
  403f20:	mov	x0, x20
  403f24:	bl	4025f0 <fflush@plt>
  403f28:	cbnz	w0, 403e84 <ferror@plt+0x1754>
  403f2c:	mov	x0, x20
  403f30:	bl	402310 <fileno@plt>
  403f34:	tbnz	w0, #31, 403e84 <ferror@plt+0x1754>
  403f38:	bl	4021b0 <dup@plt>
  403f3c:	tbnz	w0, #31, 403e84 <ferror@plt+0x1754>
  403f40:	bl	402440 <close@plt>
  403f44:	cbz	w0, 403e90 <ferror@plt+0x1760>
  403f48:	b	403e84 <ferror@plt+0x1754>
  403f4c:	mov	x0, #0x0                   	// #0
  403f50:	bl	402650 <dcgettext@plt>
  403f54:	bl	402620 <warnx@plt>
  403f58:	b	403ef8 <ferror@plt+0x17c8>
  403f5c:	nop
  403f60:	stp	x29, x30, [sp, #-128]!
  403f64:	mov	x29, sp
  403f68:	str	xzr, [x5]
  403f6c:	stp	x19, x20, [sp, #16]
  403f70:	mov	x20, x0
  403f74:	mov	x19, x4
  403f78:	mov	x0, x3
  403f7c:	stp	x21, x22, [sp, #32]
  403f80:	mov	x21, x3
  403f84:	mov	x22, x5
  403f88:	mov	x3, #0x0                   	// #0
  403f8c:	stp	x23, x24, [sp, #48]
  403f90:	mov	x23, x2
  403f94:	add	x2, sp, #0x60
  403f98:	str	x25, [sp, #64]
  403f9c:	mov	x25, x1
  403fa0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403fa4:	add	x1, x1, #0x3f8
  403fa8:	str	xzr, [sp, #120]
  403fac:	bl	402200 <blkid_probe_lookup_value@plt>
  403fb0:	cbnz	w0, 404178 <ferror@plt+0x1a48>
  403fb4:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403fb8:	add	x2, sp, #0x58
  403fbc:	add	x1, x1, #0x470
  403fc0:	mov	x0, x21
  403fc4:	mov	x3, #0x0                   	// #0
  403fc8:	bl	402200 <blkid_probe_lookup_value@plt>
  403fcc:	cbz	w0, 403ff0 <ferror@plt+0x18c0>
  403fd0:	mov	x19, #0x0                   	// #0
  403fd4:	mov	x0, x19
  403fd8:	ldp	x19, x20, [sp, #16]
  403fdc:	ldp	x21, x22, [sp, #32]
  403fe0:	ldp	x23, x24, [sp, #48]
  403fe4:	ldr	x25, [sp, #64]
  403fe8:	ldp	x29, x30, [sp], #128
  403fec:	ret
  403ff0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  403ff4:	mov	x3, x22
  403ff8:	add	x1, x1, #0x480
  403ffc:	add	x2, sp, #0x68
  404000:	mov	x0, x21
  404004:	bl	402200 <blkid_probe_lookup_value@plt>
  404008:	cbnz	w0, 403fd0 <ferror@plt+0x18a0>
  40400c:	mov	w24, #0x0                   	// #0
  404010:	ldr	x0, [sp, #88]
  404014:	mov	x1, #0x0                   	// #0
  404018:	mov	w2, #0xa                   	// #10
  40401c:	bl	4021e0 <strtoll@plt>
  404020:	ldr	x1, [x20]
  404024:	str	x0, [x19]
  404028:	mov	x20, x0
  40402c:	cbz	x1, 404040 <ferror@plt+0x1910>
  404030:	ldr	x0, [sp, #96]
  404034:	bl	4042f0 <ferror@plt+0x1bc0>
  404038:	cbz	w0, 403fd0 <ferror@plt+0x18a0>
  40403c:	ldr	x20, [x19]
  404040:	ldr	x1, [x25]
  404044:	cbz	x1, 40407c <ferror@plt+0x194c>
  404048:	ldr	x0, [x1]
  40404c:	cmp	x0, x20
  404050:	b.eq	40406c <ferror@plt+0x193c>  // b.none
  404054:	nop
  404058:	ldr	x1, [x1, #56]
  40405c:	cbz	x1, 403fd0 <ferror@plt+0x18a0>
  404060:	ldr	x0, [x1]
  404064:	cmp	x0, x20
  404068:	b.ne	404058 <ferror@plt+0x1928>  // b.any
  40406c:	ldrb	w0, [x1, #64]
  404070:	orr	w0, w0, #0x1
  404074:	strb	w0, [x1, #64]
  404078:	ldr	x20, [x19]
  40407c:	cbz	x23, 40429c <ferror@plt+0x1b6c>
  404080:	ldr	x19, [x23]
  404084:	cbnz	x19, 404098 <ferror@plt+0x1968>
  404088:	b	404210 <ferror@plt+0x1ae0>
  40408c:	ldr	x0, [x19, #56]
  404090:	cbz	x0, 4041e0 <ferror@plt+0x1ab0>
  404094:	mov	x19, x0
  404098:	ldr	x0, [x19]
  40409c:	cmp	x0, x20
  4040a0:	b.ne	40408c <ferror@plt+0x195c>  // b.any
  4040a4:	ldr	x0, [sp, #120]
  4040a8:	cbz	x0, 404254 <ferror@plt+0x1b24>
  4040ac:	bl	402410 <strdup@plt>
  4040b0:	cbz	x0, 4042bc <ferror@plt+0x1b8c>
  4040b4:	str	x0, [x19, #24]
  4040b8:	ldr	x0, [sp, #96]
  4040bc:	cbz	x0, 404278 <ferror@plt+0x1b48>
  4040c0:	bl	402410 <strdup@plt>
  4040c4:	cbz	x0, 4042bc <ferror@plt+0x1b8c>
  4040c8:	ldrb	w1, [x19, #64]
  4040cc:	ubfiz	w24, w24, #1, #7
  4040d0:	orr	w24, w24, #0x1
  4040d4:	str	x0, [x19, #32]
  4040d8:	mov	w0, w1
  4040dc:	bfxil	w0, w24, #0, #2
  4040e0:	strb	w0, [x19, #64]
  4040e4:	ldr	x20, [x22]
  4040e8:	mov	x0, x20
  4040ec:	bl	402340 <malloc@plt>
  4040f0:	cmp	x0, #0x0
  4040f4:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  4040f8:	b.ne	4042d8 <ferror@plt+0x1ba8>  // b.any
  4040fc:	ldr	x1, [sp, #104]
  404100:	str	x0, [x19, #16]
  404104:	mov	x2, x20
  404108:	bl	402140 <memcpy@plt>
  40410c:	str	x20, [x19, #8]
  404110:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404114:	add	x2, sp, #0x70
  404118:	add	x1, x1, #0x3e8
  40411c:	mov	x0, x21
  404120:	mov	x3, #0x0                   	// #0
  404124:	bl	402200 <blkid_probe_lookup_value@plt>
  404128:	cbz	w0, 40423c <ferror@plt+0x1b0c>
  40412c:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404130:	add	x2, sp, #0x70
  404134:	mov	x0, x21
  404138:	add	x1, x1, #0x3e0
  40413c:	mov	x3, #0x0                   	// #0
  404140:	bl	402200 <blkid_probe_lookup_value@plt>
  404144:	cbnz	w0, 403fd4 <ferror@plt+0x18a4>
  404148:	ldr	x0, [sp, #112]
  40414c:	cbz	x0, 404278 <ferror@plt+0x1b48>
  404150:	bl	402410 <strdup@plt>
  404154:	cbz	x0, 4042bc <ferror@plt+0x1b8c>
  404158:	str	x0, [x19, #48]
  40415c:	mov	x0, x19
  404160:	ldp	x19, x20, [sp, #16]
  404164:	ldp	x21, x22, [sp, #32]
  404168:	ldp	x23, x24, [sp, #48]
  40416c:	ldr	x25, [sp, #64]
  404170:	ldp	x29, x30, [sp], #128
  404174:	ret
  404178:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40417c:	add	x2, sp, #0x60
  404180:	add	x1, x1, #0x488
  404184:	mov	x0, x21
  404188:	mov	x3, #0x0                   	// #0
  40418c:	bl	402200 <blkid_probe_lookup_value@plt>
  404190:	cbnz	w0, 403fd0 <ferror@plt+0x18a0>
  404194:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404198:	add	x2, sp, #0x58
  40419c:	add	x1, x1, #0x490
  4041a0:	mov	x0, x21
  4041a4:	mov	x3, #0x0                   	// #0
  4041a8:	bl	402200 <blkid_probe_lookup_value@plt>
  4041ac:	cbnz	w0, 403fd0 <ferror@plt+0x18a0>
  4041b0:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4041b4:	mov	x3, x22
  4041b8:	add	x1, x1, #0x4a0
  4041bc:	add	x2, sp, #0x68
  4041c0:	mov	x0, x21
  4041c4:	bl	402200 <blkid_probe_lookup_value@plt>
  4041c8:	cbnz	w0, 403fd0 <ferror@plt+0x18a0>
  4041cc:	adrp	x0, 406000 <ferror@plt+0x38d0>
  4041d0:	mov	w24, #0x1                   	// #1
  4041d4:	add	x0, x0, #0x4a8
  4041d8:	str	x0, [sp, #120]
  4041dc:	b	404010 <ferror@plt+0x18e0>
  4041e0:	mov	x1, #0x48                  	// #72
  4041e4:	mov	x0, #0x1                   	// #1
  4041e8:	bl	4023f0 <calloc@plt>
  4041ec:	cbz	x0, 404228 <ferror@plt+0x1af8>
  4041f0:	str	x20, [x0]
  4041f4:	str	xzr, [x0, #56]
  4041f8:	str	x0, [x19, #56]
  4041fc:	mov	x19, x0
  404200:	ldr	x0, [x23]
  404204:	cbnz	x0, 4040a4 <ferror@plt+0x1974>
  404208:	str	x19, [x23]
  40420c:	b	4040a4 <ferror@plt+0x1974>
  404210:	mov	x1, #0x48                  	// #72
  404214:	mov	x0, #0x1                   	// #1
  404218:	bl	4023f0 <calloc@plt>
  40421c:	mov	x19, x0
  404220:	cbnz	x0, 4042cc <ferror@plt+0x1b9c>
  404224:	nop
  404228:	adrp	x1, 406000 <ferror@plt+0x38d0>
  40422c:	mov	x2, #0x48                  	// #72
  404230:	add	x1, x1, #0x4b8
  404234:	mov	w0, #0x1                   	// #1
  404238:	bl	4026f0 <err@plt>
  40423c:	ldr	x0, [sp, #112]
  404240:	cbz	x0, 404278 <ferror@plt+0x1b48>
  404244:	bl	402410 <strdup@plt>
  404248:	cbz	x0, 4042bc <ferror@plt+0x1b8c>
  40424c:	str	x0, [x19, #40]
  404250:	b	40412c <ferror@plt+0x19fc>
  404254:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404258:	add	x2, sp, #0x78
  40425c:	add	x1, x1, #0x400
  404260:	mov	x0, x21
  404264:	mov	x3, #0x0                   	// #0
  404268:	bl	402200 <blkid_probe_lookup_value@plt>
  40426c:	cbnz	w0, 4040b8 <ferror@plt+0x1988>
  404270:	ldr	x0, [sp, #120]
  404274:	cbnz	x0, 4040ac <ferror@plt+0x197c>
  404278:	adrp	x3, 406000 <ferror@plt+0x38d0>
  40427c:	add	x3, x3, #0xe10
  404280:	adrp	x1, 406000 <ferror@plt+0x38d0>
  404284:	adrp	x0, 406000 <ferror@plt+0x38d0>
  404288:	add	x3, x3, #0x18
  40428c:	add	x1, x1, #0x4d8
  404290:	add	x0, x0, #0x4f0
  404294:	mov	w2, #0x4a                  	// #74
  404298:	bl	402690 <__assert_fail@plt>
  40429c:	mov	x1, #0x48                  	// #72
  4042a0:	mov	x0, #0x1                   	// #1
  4042a4:	bl	4023f0 <calloc@plt>
  4042a8:	mov	x19, x0
  4042ac:	cbz	x0, 404228 <ferror@plt+0x1af8>
  4042b0:	str	x20, [x19]
  4042b4:	str	xzr, [x19, #56]
  4042b8:	b	4040a4 <ferror@plt+0x1974>
  4042bc:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4042c0:	mov	w0, #0x1                   	// #1
  4042c4:	add	x1, x1, #0x4f8
  4042c8:	bl	4026f0 <err@plt>
  4042cc:	str	x20, [x19]
  4042d0:	str	xzr, [x19, #56]
  4042d4:	b	404200 <ferror@plt+0x1ad0>
  4042d8:	adrp	x1, 406000 <ferror@plt+0x38d0>
  4042dc:	mov	x2, x20
  4042e0:	add	x1, x1, #0x4b8
  4042e4:	mov	w0, #0x1                   	// #1
  4042e8:	bl	4026f0 <err@plt>
  4042ec:	nop
  4042f0:	stp	x29, x30, [sp, #-64]!
  4042f4:	mov	x29, sp
  4042f8:	stp	x19, x20, [sp, #16]
  4042fc:	mov	x20, x0
  404300:	orr	x0, x1, x0
  404304:	str	x23, [sp, #48]
  404308:	mov	w23, #0x1                   	// #1
  40430c:	cbz	x0, 4043c0 <ferror@plt+0x1c90>
  404310:	stp	x21, x22, [sp, #32]
  404314:	mov	x21, x1
  404318:	cbz	x1, 4043b8 <ferror@plt+0x1c88>
  40431c:	ldrb	w2, [x1]
  404320:	subs	w19, w2, #0x6e
  404324:	b.eq	4043d4 <ferror@plt+0x1ca4>  // b.none
  404328:	mov	w23, #0x0                   	// #0
  40432c:	mov	x0, x20
  404330:	bl	402180 <strlen@plt>
  404334:	sxtw	x22, w0
  404338:	cbnz	w19, 404364 <ferror@plt+0x1c34>
  40433c:	mov	x1, x20
  404340:	mov	x2, x22
  404344:	add	x0, x21, #0x2
  404348:	bl	402560 <strncasecmp@plt>
  40434c:	add	x1, x21, x22
  404350:	cbnz	w0, 404364 <ferror@plt+0x1c34>
  404354:	ldrsb	w0, [x1, #2]
  404358:	cmp	w0, #0x2c
  40435c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404360:	b.eq	4043b8 <ferror@plt+0x1c88>  // b.none
  404364:	mov	x2, x22
  404368:	mov	x1, x20
  40436c:	mov	x0, x21
  404370:	bl	402560 <strncasecmp@plt>
  404374:	mov	w1, #0x2c                  	// #44
  404378:	mov	w2, w0
  40437c:	mov	x0, x21
  404380:	cbnz	w2, 404394 <ferror@plt+0x1c64>
  404384:	ldrsb	w2, [x21, x22]
  404388:	cmp	w2, w1
  40438c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404390:	b.eq	40441c <ferror@plt+0x1cec>  // b.none
  404394:	bl	4025b0 <strchr@plt>
  404398:	cbz	x0, 4043f4 <ferror@plt+0x1cc4>
  40439c:	ldrb	w2, [x0, #1]
  4043a0:	add	x21, x0, #0x1
  4043a4:	subs	w19, w2, #0x6e
  4043a8:	b.ne	404338 <ferror@plt+0x1c08>  // b.any
  4043ac:	ldrb	w2, [x21, #1]
  4043b0:	sub	w19, w2, #0x6f
  4043b4:	b	404338 <ferror@plt+0x1c08>
  4043b8:	ldp	x21, x22, [sp, #32]
  4043bc:	mov	w23, #0x0                   	// #0
  4043c0:	mov	w0, w23
  4043c4:	ldp	x19, x20, [sp, #16]
  4043c8:	ldr	x23, [sp, #48]
  4043cc:	ldp	x29, x30, [sp], #64
  4043d0:	ret
  4043d4:	ldrb	w2, [x1, #1]
  4043d8:	subs	w19, w2, #0x6f
  4043dc:	b.ne	404328 <ferror@plt+0x1bf8>  // b.any
  4043e0:	ldrb	w2, [x21, #2]!
  4043e4:	subs	w19, w2, #0x6e
  4043e8:	b.eq	40440c <ferror@plt+0x1cdc>  // b.none
  4043ec:	mov	w23, #0x1                   	// #1
  4043f0:	b	40432c <ferror@plt+0x1bfc>
  4043f4:	mov	w0, w23
  4043f8:	ldp	x19, x20, [sp, #16]
  4043fc:	ldp	x21, x22, [sp, #32]
  404400:	ldr	x23, [sp, #48]
  404404:	ldp	x29, x30, [sp], #64
  404408:	ret
  40440c:	ldrb	w2, [x21, #1]
  404410:	mov	w23, #0x1                   	// #1
  404414:	sub	w19, w2, #0x6f
  404418:	b	40432c <ferror@plt+0x1bfc>
  40441c:	eor	w23, w23, #0x1
  404420:	mov	w0, w23
  404424:	ldp	x19, x20, [sp, #16]
  404428:	ldp	x21, x22, [sp, #32]
  40442c:	ldr	x23, [sp, #48]
  404430:	ldp	x29, x30, [sp], #64
  404434:	ret
  404438:	stp	x29, x30, [sp, #-32]!
  40443c:	mov	x29, sp
  404440:	stp	x19, x20, [sp, #16]
  404444:	mov	x19, x1
  404448:	mov	x20, x0
  40444c:	bl	4026a0 <__errno_location@plt>
  404450:	mov	x4, x0
  404454:	adrp	x0, 418000 <ferror@plt+0x158d0>
  404458:	mov	w5, #0x22                  	// #34
  40445c:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404460:	mov	x3, x20
  404464:	ldr	w0, [x0, #784]
  404468:	mov	x2, x19
  40446c:	str	w5, [x4]
  404470:	add	x1, x1, #0x160
  404474:	bl	4026f0 <err@plt>
  404478:	adrp	x1, 418000 <ferror@plt+0x158d0>
  40447c:	str	w0, [x1, #784]
  404480:	ret
  404484:	nop
  404488:	stp	x29, x30, [sp, #-128]!
  40448c:	mov	x29, sp
  404490:	stp	x19, x20, [sp, #16]
  404494:	mov	x20, x0
  404498:	stp	x21, x22, [sp, #32]
  40449c:	mov	x22, x1
  4044a0:	stp	x23, x24, [sp, #48]
  4044a4:	mov	x23, x2
  4044a8:	str	xzr, [x1]
  4044ac:	bl	4026a0 <__errno_location@plt>
  4044b0:	mov	x21, x0
  4044b4:	cbz	x20, 404750 <ferror@plt+0x2020>
  4044b8:	ldrsb	w19, [x20]
  4044bc:	cbz	w19, 404750 <ferror@plt+0x2020>
  4044c0:	bl	4024e0 <__ctype_b_loc@plt>
  4044c4:	mov	x24, x0
  4044c8:	ldr	x0, [x0]
  4044cc:	ubfiz	x1, x19, #1, #8
  4044d0:	ldrh	w1, [x0, x1]
  4044d4:	tbz	w1, #13, 4044f0 <ferror@plt+0x1dc0>
  4044d8:	mov	x1, x20
  4044dc:	nop
  4044e0:	ldrsb	w19, [x1, #1]!
  4044e4:	ubfiz	x2, x19, #1, #8
  4044e8:	ldrh	w2, [x0, x2]
  4044ec:	tbnz	w2, #13, 4044e0 <ferror@plt+0x1db0>
  4044f0:	cmp	w19, #0x2d
  4044f4:	b.eq	404750 <ferror@plt+0x2020>  // b.none
  4044f8:	stp	x25, x26, [sp, #64]
  4044fc:	mov	x0, x20
  404500:	mov	w3, #0x0                   	// #0
  404504:	stp	x27, x28, [sp, #80]
  404508:	add	x27, sp, #0x78
  40450c:	mov	x1, x27
  404510:	str	wzr, [x21]
  404514:	mov	w2, #0x0                   	// #0
  404518:	str	xzr, [sp, #120]
  40451c:	bl	4023e0 <__strtoul_internal@plt>
  404520:	mov	x25, x0
  404524:	ldr	x28, [sp, #120]
  404528:	ldr	w0, [x21]
  40452c:	cmp	x28, x20
  404530:	b.eq	404740 <ferror@plt+0x2010>  // b.none
  404534:	cbnz	w0, 404770 <ferror@plt+0x2040>
  404538:	cbz	x28, 4047e4 <ferror@plt+0x20b4>
  40453c:	ldrsb	w0, [x28]
  404540:	mov	w20, #0x0                   	// #0
  404544:	mov	x26, #0x0                   	// #0
  404548:	cbz	w0, 4047e4 <ferror@plt+0x20b4>
  40454c:	nop
  404550:	ldrsb	w0, [x28, #1]
  404554:	cmp	w0, #0x69
  404558:	b.eq	404604 <ferror@plt+0x1ed4>  // b.none
  40455c:	and	w1, w0, #0xffffffdf
  404560:	cmp	w1, #0x42
  404564:	b.ne	4047d4 <ferror@plt+0x20a4>  // b.any
  404568:	ldrsb	w0, [x28, #2]
  40456c:	cbz	w0, 40481c <ferror@plt+0x20ec>
  404570:	bl	402300 <localeconv@plt>
  404574:	cbz	x0, 404748 <ferror@plt+0x2018>
  404578:	ldr	x1, [x0]
  40457c:	cbz	x1, 404748 <ferror@plt+0x2018>
  404580:	mov	x0, x1
  404584:	str	x1, [sp, #104]
  404588:	bl	402180 <strlen@plt>
  40458c:	mov	x19, x0
  404590:	cbnz	x26, 404748 <ferror@plt+0x2018>
  404594:	ldrsb	w0, [x28]
  404598:	cbz	w0, 404748 <ferror@plt+0x2018>
  40459c:	ldr	x1, [sp, #104]
  4045a0:	mov	x2, x19
  4045a4:	mov	x0, x1
  4045a8:	mov	x1, x28
  4045ac:	bl	402370 <strncmp@plt>
  4045b0:	cbnz	w0, 404748 <ferror@plt+0x2018>
  4045b4:	ldrsb	w4, [x28, x19]
  4045b8:	add	x1, x28, x19
  4045bc:	cmp	w4, #0x30
  4045c0:	b.ne	4047f8 <ferror@plt+0x20c8>  // b.any
  4045c4:	add	w0, w20, #0x1
  4045c8:	mov	x19, x1
  4045cc:	nop
  4045d0:	sub	w3, w19, w1
  4045d4:	ldrsb	w4, [x19, #1]!
  4045d8:	add	w20, w3, w0
  4045dc:	cmp	w4, #0x30
  4045e0:	b.eq	4045d0 <ferror@plt+0x1ea0>  // b.none
  4045e4:	ldr	x0, [x24]
  4045e8:	ldrh	w0, [x0, w4, sxtw #1]
  4045ec:	tbnz	w0, #11, 404784 <ferror@plt+0x2054>
  4045f0:	mov	x28, x19
  4045f4:	str	x19, [sp, #120]
  4045f8:	ldrsb	w0, [x28, #1]
  4045fc:	cmp	w0, #0x69
  404600:	b.ne	40455c <ferror@plt+0x1e2c>  // b.any
  404604:	ldrsb	w0, [x28, #2]
  404608:	and	w0, w0, #0xffffffdf
  40460c:	cmp	w0, #0x42
  404610:	b.ne	404570 <ferror@plt+0x1e40>  // b.any
  404614:	ldrsb	w0, [x28, #3]
  404618:	cbnz	w0, 404570 <ferror@plt+0x1e40>
  40461c:	mov	x19, #0x400                 	// #1024
  404620:	ldrsb	w27, [x28]
  404624:	adrp	x24, 407000 <ferror@plt+0x48d0>
  404628:	add	x24, x24, #0x170
  40462c:	mov	x0, x24
  404630:	mov	w1, w27
  404634:	bl	4025b0 <strchr@plt>
  404638:	cbz	x0, 404824 <ferror@plt+0x20f4>
  40463c:	sub	x1, x0, x24
  404640:	add	w1, w1, #0x1
  404644:	cbz	w1, 404840 <ferror@plt+0x2110>
  404648:	umulh	x0, x25, x19
  40464c:	cbnz	x0, 404810 <ferror@plt+0x20e0>
  404650:	sub	w0, w1, #0x2
  404654:	b	404664 <ferror@plt+0x1f34>
  404658:	umulh	x2, x25, x19
  40465c:	sub	w0, w0, #0x1
  404660:	cbnz	x2, 404810 <ferror@plt+0x20e0>
  404664:	mul	x25, x25, x19
  404668:	cmn	w0, #0x1
  40466c:	b.ne	404658 <ferror@plt+0x1f28>  // b.any
  404670:	mov	w0, #0x0                   	// #0
  404674:	cbz	x23, 40467c <ferror@plt+0x1f4c>
  404678:	str	w1, [x23]
  40467c:	cmp	x26, #0x0
  404680:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  404684:	b.eq	40472c <ferror@plt+0x1ffc>  // b.none
  404688:	sub	w1, w1, #0x2
  40468c:	mov	x5, #0x1                   	// #1
  404690:	b	4046a0 <ferror@plt+0x1f70>
  404694:	umulh	x2, x5, x19
  404698:	sub	w1, w1, #0x1
  40469c:	cbnz	x2, 4046ac <ferror@plt+0x1f7c>
  4046a0:	mul	x5, x5, x19
  4046a4:	cmn	w1, #0x1
  4046a8:	b.ne	404694 <ferror@plt+0x1f64>  // b.any
  4046ac:	cmp	x26, #0xa
  4046b0:	mov	x1, #0xa                   	// #10
  4046b4:	b.ls	4046c8 <ferror@plt+0x1f98>  // b.plast
  4046b8:	add	x1, x1, x1, lsl #2
  4046bc:	cmp	x26, x1, lsl #1
  4046c0:	lsl	x1, x1, #1
  4046c4:	b.hi	4046b8 <ferror@plt+0x1f88>  // b.pmore
  4046c8:	cbz	w20, 4046e4 <ferror@plt+0x1fb4>
  4046cc:	mov	w2, #0x0                   	// #0
  4046d0:	add	x1, x1, x1, lsl #2
  4046d4:	add	w2, w2, #0x1
  4046d8:	cmp	w20, w2
  4046dc:	lsl	x1, x1, #1
  4046e0:	b.ne	4046d0 <ferror@plt+0x1fa0>  // b.any
  4046e4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4046e8:	mov	x4, #0x1                   	// #1
  4046ec:	movk	x8, #0xcccd
  4046f0:	umulh	x6, x26, x8
  4046f4:	add	x7, x4, x4, lsl #2
  4046f8:	mov	x3, x4
  4046fc:	cmp	x26, #0x9
  404700:	lsl	x4, x7, #1
  404704:	lsr	x2, x6, #3
  404708:	add	x2, x2, x2, lsl #2
  40470c:	sub	x2, x26, x2, lsl #1
  404710:	lsr	x26, x6, #3
  404714:	cbz	x2, 404728 <ferror@plt+0x1ff8>
  404718:	udiv	x3, x1, x3
  40471c:	udiv	x2, x3, x2
  404720:	udiv	x2, x5, x2
  404724:	add	x25, x25, x2
  404728:	b.hi	4046f0 <ferror@plt+0x1fc0>  // b.pmore
  40472c:	str	x25, [x22]
  404730:	tbnz	w0, #31, 404800 <ferror@plt+0x20d0>
  404734:	ldp	x25, x26, [sp, #64]
  404738:	ldp	x27, x28, [sp, #80]
  40473c:	b	40475c <ferror@plt+0x202c>
  404740:	cbnz	w0, 40477c <ferror@plt+0x204c>
  404744:	nop
  404748:	ldp	x25, x26, [sp, #64]
  40474c:	ldp	x27, x28, [sp, #80]
  404750:	mov	w1, #0x16                  	// #22
  404754:	mov	w0, #0xffffffea            	// #-22
  404758:	str	w1, [x21]
  40475c:	ldp	x19, x20, [sp, #16]
  404760:	ldp	x21, x22, [sp, #32]
  404764:	ldp	x23, x24, [sp, #48]
  404768:	ldp	x29, x30, [sp], #128
  40476c:	ret
  404770:	sub	x1, x25, #0x1
  404774:	cmn	x1, #0x3
  404778:	b.ls	404538 <ferror@plt+0x1e08>  // b.plast
  40477c:	neg	w0, w0
  404780:	b	404730 <ferror@plt+0x2000>
  404784:	str	wzr, [x21]
  404788:	mov	x1, x27
  40478c:	mov	x0, x19
  404790:	mov	w3, #0x0                   	// #0
  404794:	mov	w2, #0x0                   	// #0
  404798:	str	xzr, [sp, #120]
  40479c:	bl	4023e0 <__strtoul_internal@plt>
  4047a0:	mov	x26, x0
  4047a4:	ldr	x28, [sp, #120]
  4047a8:	ldr	w0, [x21]
  4047ac:	cmp	x28, x19
  4047b0:	b.eq	404740 <ferror@plt+0x2010>  // b.none
  4047b4:	cbz	w0, 4047dc <ferror@plt+0x20ac>
  4047b8:	sub	x1, x26, #0x1
  4047bc:	cmn	x1, #0x3
  4047c0:	b.hi	40477c <ferror@plt+0x204c>  // b.pmore
  4047c4:	cbz	x28, 404748 <ferror@plt+0x2018>
  4047c8:	ldrsb	w0, [x28]
  4047cc:	cbnz	w0, 404550 <ferror@plt+0x1e20>
  4047d0:	b	404748 <ferror@plt+0x2018>
  4047d4:	cbnz	w0, 404570 <ferror@plt+0x1e40>
  4047d8:	b	40461c <ferror@plt+0x1eec>
  4047dc:	cbnz	x26, 4047c4 <ferror@plt+0x2094>
  4047e0:	b	404550 <ferror@plt+0x1e20>
  4047e4:	mov	w0, #0x0                   	// #0
  4047e8:	ldp	x27, x28, [sp, #80]
  4047ec:	str	x25, [x22]
  4047f0:	ldp	x25, x26, [sp, #64]
  4047f4:	b	40475c <ferror@plt+0x202c>
  4047f8:	mov	x19, x1
  4047fc:	b	4045e4 <ferror@plt+0x1eb4>
  404800:	neg	w1, w0
  404804:	ldp	x25, x26, [sp, #64]
  404808:	ldp	x27, x28, [sp, #80]
  40480c:	b	404758 <ferror@plt+0x2028>
  404810:	mov	w0, #0xffffffde            	// #-34
  404814:	cbnz	x23, 404678 <ferror@plt+0x1f48>
  404818:	b	40467c <ferror@plt+0x1f4c>
  40481c:	mov	x19, #0x3e8                 	// #1000
  404820:	b	404620 <ferror@plt+0x1ef0>
  404824:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404828:	add	x24, x1, #0x180
  40482c:	mov	x0, x24
  404830:	mov	w1, w27
  404834:	bl	4025b0 <strchr@plt>
  404838:	cbnz	x0, 40463c <ferror@plt+0x1f0c>
  40483c:	b	404748 <ferror@plt+0x2018>
  404840:	mov	w0, #0x0                   	// #0
  404844:	cbnz	x23, 404678 <ferror@plt+0x1f48>
  404848:	ldp	x27, x28, [sp, #80]
  40484c:	str	x25, [x22]
  404850:	ldp	x25, x26, [sp, #64]
  404854:	b	40475c <ferror@plt+0x202c>
  404858:	mov	x2, #0x0                   	// #0
  40485c:	b	404488 <ferror@plt+0x1d58>
  404860:	stp	x29, x30, [sp, #-48]!
  404864:	mov	x29, sp
  404868:	stp	x21, x22, [sp, #32]
  40486c:	mov	x22, x1
  404870:	cbz	x0, 4048d0 <ferror@plt+0x21a0>
  404874:	mov	x21, x0
  404878:	stp	x19, x20, [sp, #16]
  40487c:	mov	x20, x0
  404880:	b	40489c <ferror@plt+0x216c>
  404884:	bl	4024e0 <__ctype_b_loc@plt>
  404888:	ubfiz	x19, x19, #1, #8
  40488c:	ldr	x2, [x0]
  404890:	ldrh	w2, [x2, x19]
  404894:	tbz	w2, #11, 4048a4 <ferror@plt+0x2174>
  404898:	add	x20, x20, #0x1
  40489c:	ldrsb	w19, [x20]
  4048a0:	cbnz	w19, 404884 <ferror@plt+0x2154>
  4048a4:	cbz	x22, 4048ac <ferror@plt+0x217c>
  4048a8:	str	x20, [x22]
  4048ac:	cmp	x20, x21
  4048b0:	b.ls	4048e8 <ferror@plt+0x21b8>  // b.plast
  4048b4:	ldrsb	w1, [x20]
  4048b8:	mov	w0, #0x1                   	// #1
  4048bc:	ldp	x19, x20, [sp, #16]
  4048c0:	cbnz	w1, 4048d8 <ferror@plt+0x21a8>
  4048c4:	ldp	x21, x22, [sp, #32]
  4048c8:	ldp	x29, x30, [sp], #48
  4048cc:	ret
  4048d0:	cbz	x1, 4048d8 <ferror@plt+0x21a8>
  4048d4:	str	xzr, [x1]
  4048d8:	mov	w0, #0x0                   	// #0
  4048dc:	ldp	x21, x22, [sp, #32]
  4048e0:	ldp	x29, x30, [sp], #48
  4048e4:	ret
  4048e8:	mov	w0, #0x0                   	// #0
  4048ec:	ldp	x19, x20, [sp, #16]
  4048f0:	b	4048dc <ferror@plt+0x21ac>
  4048f4:	nop
  4048f8:	stp	x29, x30, [sp, #-48]!
  4048fc:	mov	x29, sp
  404900:	stp	x21, x22, [sp, #32]
  404904:	mov	x22, x1
  404908:	cbz	x0, 404968 <ferror@plt+0x2238>
  40490c:	mov	x21, x0
  404910:	stp	x19, x20, [sp, #16]
  404914:	mov	x20, x0
  404918:	b	404934 <ferror@plt+0x2204>
  40491c:	bl	4024e0 <__ctype_b_loc@plt>
  404920:	ubfiz	x19, x19, #1, #8
  404924:	ldr	x2, [x0]
  404928:	ldrh	w2, [x2, x19]
  40492c:	tbz	w2, #12, 40493c <ferror@plt+0x220c>
  404930:	add	x20, x20, #0x1
  404934:	ldrsb	w19, [x20]
  404938:	cbnz	w19, 40491c <ferror@plt+0x21ec>
  40493c:	cbz	x22, 404944 <ferror@plt+0x2214>
  404940:	str	x20, [x22]
  404944:	cmp	x20, x21
  404948:	b.ls	404980 <ferror@plt+0x2250>  // b.plast
  40494c:	ldrsb	w1, [x20]
  404950:	mov	w0, #0x1                   	// #1
  404954:	ldp	x19, x20, [sp, #16]
  404958:	cbnz	w1, 404970 <ferror@plt+0x2240>
  40495c:	ldp	x21, x22, [sp, #32]
  404960:	ldp	x29, x30, [sp], #48
  404964:	ret
  404968:	cbz	x1, 404970 <ferror@plt+0x2240>
  40496c:	str	xzr, [x1]
  404970:	mov	w0, #0x0                   	// #0
  404974:	ldp	x21, x22, [sp, #32]
  404978:	ldp	x29, x30, [sp], #48
  40497c:	ret
  404980:	mov	w0, #0x0                   	// #0
  404984:	ldp	x19, x20, [sp, #16]
  404988:	b	404974 <ferror@plt+0x2244>
  40498c:	nop
  404990:	stp	x29, x30, [sp, #-128]!
  404994:	mov	x29, sp
  404998:	stp	x19, x20, [sp, #16]
  40499c:	mov	x19, x0
  4049a0:	mov	x20, x1
  4049a4:	mov	w0, #0xffffffd0            	// #-48
  4049a8:	add	x1, sp, #0x50
  4049ac:	stp	x21, x22, [sp, #32]
  4049b0:	add	x21, sp, #0x80
  4049b4:	stp	x21, x21, [sp, #48]
  4049b8:	str	x1, [sp, #64]
  4049bc:	stp	w0, wzr, [sp, #72]
  4049c0:	stp	x2, x3, [sp, #80]
  4049c4:	stp	x4, x5, [sp, #96]
  4049c8:	stp	x6, x7, [sp, #112]
  4049cc:	b	404a14 <ferror@plt+0x22e4>
  4049d0:	ldr	x1, [x0]
  4049d4:	add	x2, x0, #0xf
  4049d8:	and	x2, x2, #0xfffffffffffffff8
  4049dc:	str	x2, [sp, #48]
  4049e0:	cbz	x1, 404a60 <ferror@plt+0x2330>
  4049e4:	add	x0, x2, #0xf
  4049e8:	and	x0, x0, #0xfffffffffffffff8
  4049ec:	str	x0, [sp, #48]
  4049f0:	ldr	x22, [x2]
  4049f4:	cbz	x22, 404a60 <ferror@plt+0x2330>
  4049f8:	mov	x0, x19
  4049fc:	bl	4024c0 <strcmp@plt>
  404a00:	cbz	w0, 404a84 <ferror@plt+0x2354>
  404a04:	mov	x1, x22
  404a08:	mov	x0, x19
  404a0c:	bl	4024c0 <strcmp@plt>
  404a10:	cbz	w0, 404a88 <ferror@plt+0x2358>
  404a14:	ldr	w3, [sp, #72]
  404a18:	ldr	x0, [sp, #48]
  404a1c:	tbz	w3, #31, 4049d0 <ferror@plt+0x22a0>
  404a20:	add	w2, w3, #0x8
  404a24:	str	w2, [sp, #72]
  404a28:	cmp	w2, #0x0
  404a2c:	b.gt	4049d0 <ferror@plt+0x22a0>
  404a30:	ldr	x1, [x21, w3, sxtw]
  404a34:	cbz	x1, 404a60 <ferror@plt+0x2330>
  404a38:	cbz	w2, 404a98 <ferror@plt+0x2368>
  404a3c:	add	w3, w3, #0x10
  404a40:	str	w3, [sp, #72]
  404a44:	cmp	w3, #0x0
  404a48:	b.le	404a7c <ferror@plt+0x234c>
  404a4c:	add	x3, x0, #0xf
  404a50:	mov	x2, x0
  404a54:	and	x0, x3, #0xfffffffffffffff8
  404a58:	str	x0, [sp, #48]
  404a5c:	b	4049f0 <ferror@plt+0x22c0>
  404a60:	adrp	x0, 418000 <ferror@plt+0x158d0>
  404a64:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404a68:	mov	x3, x19
  404a6c:	mov	x2, x20
  404a70:	ldr	w0, [x0, #784]
  404a74:	add	x1, x1, #0x160
  404a78:	bl	402660 <errx@plt>
  404a7c:	add	x2, x21, w2, sxtw
  404a80:	b	4049f0 <ferror@plt+0x22c0>
  404a84:	mov	w0, #0x1                   	// #1
  404a88:	ldp	x19, x20, [sp, #16]
  404a8c:	ldp	x21, x22, [sp, #32]
  404a90:	ldp	x29, x30, [sp], #128
  404a94:	ret
  404a98:	mov	x2, x0
  404a9c:	b	4049e4 <ferror@plt+0x22b4>
  404aa0:	cbz	x1, 404acc <ferror@plt+0x239c>
  404aa4:	add	x3, x0, x1
  404aa8:	sxtb	w2, w2
  404aac:	b	404ac0 <ferror@plt+0x2390>
  404ab0:	b.eq	404ad0 <ferror@plt+0x23a0>  // b.none
  404ab4:	add	x0, x0, #0x1
  404ab8:	cmp	x3, x0
  404abc:	b.eq	404acc <ferror@plt+0x239c>  // b.none
  404ac0:	ldrsb	w1, [x0]
  404ac4:	cmp	w2, w1
  404ac8:	cbnz	w1, 404ab0 <ferror@plt+0x2380>
  404acc:	mov	x0, #0x0                   	// #0
  404ad0:	ret
  404ad4:	nop
  404ad8:	stp	x29, x30, [sp, #-64]!
  404adc:	mov	x29, sp
  404ae0:	stp	x19, x20, [sp, #16]
  404ae4:	mov	x19, x0
  404ae8:	stp	x21, x22, [sp, #32]
  404aec:	mov	x21, x1
  404af0:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404af4:	str	xzr, [sp, #56]
  404af8:	bl	4026a0 <__errno_location@plt>
  404afc:	str	wzr, [x0]
  404b00:	cbz	x19, 404b14 <ferror@plt+0x23e4>
  404b04:	mov	x20, x0
  404b08:	ldrsb	w0, [x19]
  404b0c:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404b10:	cbnz	w0, 404b2c <ferror@plt+0x23fc>
  404b14:	ldr	w0, [x22, #784]
  404b18:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404b1c:	mov	x3, x19
  404b20:	mov	x2, x21
  404b24:	add	x1, x1, #0x160
  404b28:	bl	402660 <errx@plt>
  404b2c:	add	x1, sp, #0x38
  404b30:	mov	x0, x19
  404b34:	mov	w3, #0x0                   	// #0
  404b38:	mov	w2, #0xa                   	// #10
  404b3c:	bl	4023e0 <__strtoul_internal@plt>
  404b40:	ldr	w1, [x20]
  404b44:	cbnz	w1, 404b88 <ferror@plt+0x2458>
  404b48:	ldr	x1, [sp, #56]
  404b4c:	cmp	x19, x1
  404b50:	b.eq	404b14 <ferror@plt+0x23e4>  // b.none
  404b54:	cbz	x1, 404b60 <ferror@plt+0x2430>
  404b58:	ldrsb	w1, [x1]
  404b5c:	cbnz	w1, 404b14 <ferror@plt+0x23e4>
  404b60:	mov	x1, #0xffffffff            	// #4294967295
  404b64:	cmp	x0, x1
  404b68:	b.hi	404ba8 <ferror@plt+0x2478>  // b.pmore
  404b6c:	mov	x1, #0xffff                	// #65535
  404b70:	cmp	x0, x1
  404b74:	b.hi	404bb4 <ferror@plt+0x2484>  // b.pmore
  404b78:	ldp	x19, x20, [sp, #16]
  404b7c:	ldp	x21, x22, [sp, #32]
  404b80:	ldp	x29, x30, [sp], #64
  404b84:	ret
  404b88:	ldr	w0, [x22, #784]
  404b8c:	cmp	w1, #0x22
  404b90:	b.ne	404b14 <ferror@plt+0x23e4>  // b.any
  404b94:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404b98:	mov	x3, x19
  404b9c:	mov	x2, x21
  404ba0:	add	x1, x1, #0x160
  404ba4:	bl	4026f0 <err@plt>
  404ba8:	mov	x1, x21
  404bac:	mov	x0, x19
  404bb0:	bl	404438 <ferror@plt+0x1d08>
  404bb4:	mov	x1, x21
  404bb8:	mov	x0, x19
  404bbc:	bl	404438 <ferror@plt+0x1d08>
  404bc0:	stp	x29, x30, [sp, #-64]!
  404bc4:	mov	x29, sp
  404bc8:	stp	x19, x20, [sp, #16]
  404bcc:	mov	x19, x0
  404bd0:	stp	x21, x22, [sp, #32]
  404bd4:	mov	x21, x1
  404bd8:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404bdc:	str	xzr, [sp, #56]
  404be0:	bl	4026a0 <__errno_location@plt>
  404be4:	str	wzr, [x0]
  404be8:	cbz	x19, 404bfc <ferror@plt+0x24cc>
  404bec:	mov	x20, x0
  404bf0:	ldrsb	w0, [x19]
  404bf4:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404bf8:	cbnz	w0, 404c14 <ferror@plt+0x24e4>
  404bfc:	ldr	w0, [x22, #784]
  404c00:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404c04:	mov	x3, x19
  404c08:	mov	x2, x21
  404c0c:	add	x1, x1, #0x160
  404c10:	bl	402660 <errx@plt>
  404c14:	add	x1, sp, #0x38
  404c18:	mov	x0, x19
  404c1c:	mov	w3, #0x0                   	// #0
  404c20:	mov	w2, #0x10                  	// #16
  404c24:	bl	4023e0 <__strtoul_internal@plt>
  404c28:	ldr	w1, [x20]
  404c2c:	cbnz	w1, 404c70 <ferror@plt+0x2540>
  404c30:	ldr	x1, [sp, #56]
  404c34:	cmp	x19, x1
  404c38:	b.eq	404bfc <ferror@plt+0x24cc>  // b.none
  404c3c:	cbz	x1, 404c48 <ferror@plt+0x2518>
  404c40:	ldrsb	w1, [x1]
  404c44:	cbnz	w1, 404bfc <ferror@plt+0x24cc>
  404c48:	mov	x1, #0xffffffff            	// #4294967295
  404c4c:	cmp	x0, x1
  404c50:	b.hi	404c90 <ferror@plt+0x2560>  // b.pmore
  404c54:	mov	x1, #0xffff                	// #65535
  404c58:	cmp	x0, x1
  404c5c:	b.hi	404c9c <ferror@plt+0x256c>  // b.pmore
  404c60:	ldp	x19, x20, [sp, #16]
  404c64:	ldp	x21, x22, [sp, #32]
  404c68:	ldp	x29, x30, [sp], #64
  404c6c:	ret
  404c70:	ldr	w0, [x22, #784]
  404c74:	cmp	w1, #0x22
  404c78:	b.ne	404bfc <ferror@plt+0x24cc>  // b.any
  404c7c:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404c80:	mov	x3, x19
  404c84:	mov	x2, x21
  404c88:	add	x1, x1, #0x160
  404c8c:	bl	4026f0 <err@plt>
  404c90:	mov	x1, x21
  404c94:	mov	x0, x19
  404c98:	bl	404438 <ferror@plt+0x1d08>
  404c9c:	mov	x1, x21
  404ca0:	mov	x0, x19
  404ca4:	bl	404438 <ferror@plt+0x1d08>
  404ca8:	stp	x29, x30, [sp, #-64]!
  404cac:	mov	x29, sp
  404cb0:	stp	x19, x20, [sp, #16]
  404cb4:	mov	x19, x0
  404cb8:	stp	x21, x22, [sp, #32]
  404cbc:	mov	x21, x1
  404cc0:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404cc4:	str	xzr, [sp, #56]
  404cc8:	bl	4026a0 <__errno_location@plt>
  404ccc:	str	wzr, [x0]
  404cd0:	cbz	x19, 404ce4 <ferror@plt+0x25b4>
  404cd4:	mov	x20, x0
  404cd8:	ldrsb	w0, [x19]
  404cdc:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404ce0:	cbnz	w0, 404cfc <ferror@plt+0x25cc>
  404ce4:	ldr	w0, [x22, #784]
  404ce8:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404cec:	mov	x3, x19
  404cf0:	mov	x2, x21
  404cf4:	add	x1, x1, #0x160
  404cf8:	bl	402660 <errx@plt>
  404cfc:	add	x1, sp, #0x38
  404d00:	mov	x0, x19
  404d04:	mov	w3, #0x0                   	// #0
  404d08:	mov	w2, #0xa                   	// #10
  404d0c:	bl	4023e0 <__strtoul_internal@plt>
  404d10:	ldr	w1, [x20]
  404d14:	cbnz	w1, 404d4c <ferror@plt+0x261c>
  404d18:	ldr	x1, [sp, #56]
  404d1c:	cmp	x19, x1
  404d20:	b.eq	404ce4 <ferror@plt+0x25b4>  // b.none
  404d24:	cbz	x1, 404d30 <ferror@plt+0x2600>
  404d28:	ldrsb	w1, [x1]
  404d2c:	cbnz	w1, 404ce4 <ferror@plt+0x25b4>
  404d30:	mov	x1, #0xffffffff            	// #4294967295
  404d34:	cmp	x0, x1
  404d38:	b.hi	404d6c <ferror@plt+0x263c>  // b.pmore
  404d3c:	ldp	x19, x20, [sp, #16]
  404d40:	ldp	x21, x22, [sp, #32]
  404d44:	ldp	x29, x30, [sp], #64
  404d48:	ret
  404d4c:	ldr	w0, [x22, #784]
  404d50:	cmp	w1, #0x22
  404d54:	b.ne	404ce4 <ferror@plt+0x25b4>  // b.any
  404d58:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404d5c:	mov	x3, x19
  404d60:	mov	x2, x21
  404d64:	add	x1, x1, #0x160
  404d68:	bl	4026f0 <err@plt>
  404d6c:	mov	x1, x21
  404d70:	mov	x0, x19
  404d74:	bl	404438 <ferror@plt+0x1d08>
  404d78:	stp	x29, x30, [sp, #-64]!
  404d7c:	mov	x29, sp
  404d80:	stp	x19, x20, [sp, #16]
  404d84:	mov	x19, x0
  404d88:	stp	x21, x22, [sp, #32]
  404d8c:	mov	x21, x1
  404d90:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404d94:	str	xzr, [sp, #56]
  404d98:	bl	4026a0 <__errno_location@plt>
  404d9c:	str	wzr, [x0]
  404da0:	cbz	x19, 404db4 <ferror@plt+0x2684>
  404da4:	mov	x20, x0
  404da8:	ldrsb	w0, [x19]
  404dac:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404db0:	cbnz	w0, 404dcc <ferror@plt+0x269c>
  404db4:	ldr	w0, [x22, #784]
  404db8:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404dbc:	mov	x3, x19
  404dc0:	mov	x2, x21
  404dc4:	add	x1, x1, #0x160
  404dc8:	bl	402660 <errx@plt>
  404dcc:	add	x1, sp, #0x38
  404dd0:	mov	x0, x19
  404dd4:	mov	w3, #0x0                   	// #0
  404dd8:	mov	w2, #0x10                  	// #16
  404ddc:	bl	4023e0 <__strtoul_internal@plt>
  404de0:	ldr	w1, [x20]
  404de4:	cbnz	w1, 404e1c <ferror@plt+0x26ec>
  404de8:	ldr	x1, [sp, #56]
  404dec:	cmp	x19, x1
  404df0:	b.eq	404db4 <ferror@plt+0x2684>  // b.none
  404df4:	cbz	x1, 404e00 <ferror@plt+0x26d0>
  404df8:	ldrsb	w1, [x1]
  404dfc:	cbnz	w1, 404db4 <ferror@plt+0x2684>
  404e00:	mov	x1, #0xffffffff            	// #4294967295
  404e04:	cmp	x0, x1
  404e08:	b.hi	404e3c <ferror@plt+0x270c>  // b.pmore
  404e0c:	ldp	x19, x20, [sp, #16]
  404e10:	ldp	x21, x22, [sp, #32]
  404e14:	ldp	x29, x30, [sp], #64
  404e18:	ret
  404e1c:	ldr	w0, [x22, #784]
  404e20:	cmp	w1, #0x22
  404e24:	b.ne	404db4 <ferror@plt+0x2684>  // b.any
  404e28:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404e2c:	mov	x3, x19
  404e30:	mov	x2, x21
  404e34:	add	x1, x1, #0x160
  404e38:	bl	4026f0 <err@plt>
  404e3c:	mov	x1, x21
  404e40:	mov	x0, x19
  404e44:	bl	404438 <ferror@plt+0x1d08>
  404e48:	stp	x29, x30, [sp, #-64]!
  404e4c:	mov	x29, sp
  404e50:	stp	x19, x20, [sp, #16]
  404e54:	mov	x19, x0
  404e58:	stp	x21, x22, [sp, #32]
  404e5c:	mov	x21, x1
  404e60:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404e64:	str	xzr, [sp, #56]
  404e68:	bl	4026a0 <__errno_location@plt>
  404e6c:	str	wzr, [x0]
  404e70:	cbz	x19, 404e84 <ferror@plt+0x2754>
  404e74:	mov	x20, x0
  404e78:	ldrsb	w0, [x19]
  404e7c:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404e80:	cbnz	w0, 404e9c <ferror@plt+0x276c>
  404e84:	ldr	w0, [x22, #784]
  404e88:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404e8c:	mov	x3, x19
  404e90:	mov	x2, x21
  404e94:	add	x1, x1, #0x160
  404e98:	bl	402660 <errx@plt>
  404e9c:	add	x1, sp, #0x38
  404ea0:	mov	x0, x19
  404ea4:	mov	w3, #0x0                   	// #0
  404ea8:	mov	w2, #0xa                   	// #10
  404eac:	bl	402360 <__strtol_internal@plt>
  404eb0:	ldr	w1, [x20]
  404eb4:	cbnz	w1, 404ee0 <ferror@plt+0x27b0>
  404eb8:	ldr	x1, [sp, #56]
  404ebc:	cmp	x1, x19
  404ec0:	b.eq	404e84 <ferror@plt+0x2754>  // b.none
  404ec4:	cbz	x1, 404ed0 <ferror@plt+0x27a0>
  404ec8:	ldrsb	w1, [x1]
  404ecc:	cbnz	w1, 404e84 <ferror@plt+0x2754>
  404ed0:	ldp	x19, x20, [sp, #16]
  404ed4:	ldp	x21, x22, [sp, #32]
  404ed8:	ldp	x29, x30, [sp], #64
  404edc:	ret
  404ee0:	ldr	w0, [x22, #784]
  404ee4:	cmp	w1, #0x22
  404ee8:	b.ne	404e84 <ferror@plt+0x2754>  // b.any
  404eec:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404ef0:	mov	x3, x19
  404ef4:	mov	x2, x21
  404ef8:	add	x1, x1, #0x160
  404efc:	bl	4026f0 <err@plt>
  404f00:	stp	x29, x30, [sp, #-32]!
  404f04:	mov	x29, sp
  404f08:	stp	x19, x20, [sp, #16]
  404f0c:	mov	x19, x1
  404f10:	mov	x20, x0
  404f14:	bl	404e48 <ferror@plt+0x2718>
  404f18:	mov	x2, #0x80000000            	// #2147483648
  404f1c:	add	x2, x0, x2
  404f20:	mov	x1, #0xffffffff            	// #4294967295
  404f24:	cmp	x2, x1
  404f28:	b.hi	404f38 <ferror@plt+0x2808>  // b.pmore
  404f2c:	ldp	x19, x20, [sp, #16]
  404f30:	ldp	x29, x30, [sp], #32
  404f34:	ret
  404f38:	bl	4026a0 <__errno_location@plt>
  404f3c:	mov	x4, x0
  404f40:	adrp	x0, 418000 <ferror@plt+0x158d0>
  404f44:	mov	w5, #0x22                  	// #34
  404f48:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404f4c:	mov	x3, x20
  404f50:	ldr	w0, [x0, #784]
  404f54:	mov	x2, x19
  404f58:	str	w5, [x4]
  404f5c:	add	x1, x1, #0x160
  404f60:	bl	4026f0 <err@plt>
  404f64:	nop
  404f68:	stp	x29, x30, [sp, #-32]!
  404f6c:	mov	x29, sp
  404f70:	stp	x19, x20, [sp, #16]
  404f74:	mov	x19, x1
  404f78:	mov	x20, x0
  404f7c:	bl	404f00 <ferror@plt+0x27d0>
  404f80:	add	w2, w0, #0x8, lsl #12
  404f84:	mov	w1, #0xffff                	// #65535
  404f88:	cmp	w2, w1
  404f8c:	b.hi	404f9c <ferror@plt+0x286c>  // b.pmore
  404f90:	ldp	x19, x20, [sp, #16]
  404f94:	ldp	x29, x30, [sp], #32
  404f98:	ret
  404f9c:	bl	4026a0 <__errno_location@plt>
  404fa0:	mov	x4, x0
  404fa4:	adrp	x0, 418000 <ferror@plt+0x158d0>
  404fa8:	mov	w5, #0x22                  	// #34
  404fac:	adrp	x1, 407000 <ferror@plt+0x48d0>
  404fb0:	mov	x3, x20
  404fb4:	ldr	w0, [x0, #784]
  404fb8:	mov	x2, x19
  404fbc:	str	w5, [x4]
  404fc0:	add	x1, x1, #0x160
  404fc4:	bl	4026f0 <err@plt>
  404fc8:	stp	x29, x30, [sp, #-64]!
  404fcc:	mov	x29, sp
  404fd0:	stp	x19, x20, [sp, #16]
  404fd4:	mov	x19, x0
  404fd8:	stp	x21, x22, [sp, #32]
  404fdc:	mov	x21, x1
  404fe0:	adrp	x22, 418000 <ferror@plt+0x158d0>
  404fe4:	str	xzr, [sp, #56]
  404fe8:	bl	4026a0 <__errno_location@plt>
  404fec:	str	wzr, [x0]
  404ff0:	cbz	x19, 405004 <ferror@plt+0x28d4>
  404ff4:	mov	x20, x0
  404ff8:	ldrsb	w0, [x19]
  404ffc:	adrp	x22, 418000 <ferror@plt+0x158d0>
  405000:	cbnz	w0, 40501c <ferror@plt+0x28ec>
  405004:	ldr	w0, [x22, #784]
  405008:	adrp	x1, 407000 <ferror@plt+0x48d0>
  40500c:	mov	x3, x19
  405010:	mov	x2, x21
  405014:	add	x1, x1, #0x160
  405018:	bl	402660 <errx@plt>
  40501c:	add	x1, sp, #0x38
  405020:	mov	x0, x19
  405024:	mov	w3, #0x0                   	// #0
  405028:	mov	w2, #0xa                   	// #10
  40502c:	bl	4023e0 <__strtoul_internal@plt>
  405030:	ldr	w1, [x20]
  405034:	cbnz	w1, 405060 <ferror@plt+0x2930>
  405038:	ldr	x1, [sp, #56]
  40503c:	cmp	x19, x1
  405040:	b.eq	405004 <ferror@plt+0x28d4>  // b.none
  405044:	cbz	x1, 405050 <ferror@plt+0x2920>
  405048:	ldrsb	w1, [x1]
  40504c:	cbnz	w1, 405004 <ferror@plt+0x28d4>
  405050:	ldp	x19, x20, [sp, #16]
  405054:	ldp	x21, x22, [sp, #32]
  405058:	ldp	x29, x30, [sp], #64
  40505c:	ret
  405060:	ldr	w0, [x22, #784]
  405064:	cmp	w1, #0x22
  405068:	b.ne	405004 <ferror@plt+0x28d4>  // b.any
  40506c:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405070:	mov	x3, x19
  405074:	mov	x2, x21
  405078:	add	x1, x1, #0x160
  40507c:	bl	4026f0 <err@plt>
  405080:	stp	x29, x30, [sp, #-64]!
  405084:	mov	x29, sp
  405088:	stp	x19, x20, [sp, #16]
  40508c:	mov	x19, x0
  405090:	stp	x21, x22, [sp, #32]
  405094:	mov	x21, x1
  405098:	adrp	x22, 418000 <ferror@plt+0x158d0>
  40509c:	str	xzr, [sp, #56]
  4050a0:	bl	4026a0 <__errno_location@plt>
  4050a4:	str	wzr, [x0]
  4050a8:	cbz	x19, 4050bc <ferror@plt+0x298c>
  4050ac:	mov	x20, x0
  4050b0:	ldrsb	w0, [x19]
  4050b4:	adrp	x22, 418000 <ferror@plt+0x158d0>
  4050b8:	cbnz	w0, 4050d4 <ferror@plt+0x29a4>
  4050bc:	ldr	w0, [x22, #784]
  4050c0:	adrp	x1, 407000 <ferror@plt+0x48d0>
  4050c4:	mov	x3, x19
  4050c8:	mov	x2, x21
  4050cc:	add	x1, x1, #0x160
  4050d0:	bl	402660 <errx@plt>
  4050d4:	add	x1, sp, #0x38
  4050d8:	mov	x0, x19
  4050dc:	mov	w3, #0x0                   	// #0
  4050e0:	mov	w2, #0x10                  	// #16
  4050e4:	bl	4023e0 <__strtoul_internal@plt>
  4050e8:	ldr	w1, [x20]
  4050ec:	cbnz	w1, 405118 <ferror@plt+0x29e8>
  4050f0:	ldr	x1, [sp, #56]
  4050f4:	cmp	x19, x1
  4050f8:	b.eq	4050bc <ferror@plt+0x298c>  // b.none
  4050fc:	cbz	x1, 405108 <ferror@plt+0x29d8>
  405100:	ldrsb	w1, [x1]
  405104:	cbnz	w1, 4050bc <ferror@plt+0x298c>
  405108:	ldp	x19, x20, [sp, #16]
  40510c:	ldp	x21, x22, [sp, #32]
  405110:	ldp	x29, x30, [sp], #64
  405114:	ret
  405118:	ldr	w0, [x22, #784]
  40511c:	cmp	w1, #0x22
  405120:	b.ne	4050bc <ferror@plt+0x298c>  // b.any
  405124:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405128:	mov	x3, x19
  40512c:	mov	x2, x21
  405130:	add	x1, x1, #0x160
  405134:	bl	4026f0 <err@plt>
  405138:	stp	x29, x30, [sp, #-64]!
  40513c:	mov	x29, sp
  405140:	stp	x19, x20, [sp, #16]
  405144:	mov	x19, x0
  405148:	stp	x21, x22, [sp, #32]
  40514c:	mov	x21, x1
  405150:	adrp	x22, 418000 <ferror@plt+0x158d0>
  405154:	str	xzr, [sp, #56]
  405158:	bl	4026a0 <__errno_location@plt>
  40515c:	str	wzr, [x0]
  405160:	cbz	x19, 405174 <ferror@plt+0x2a44>
  405164:	mov	x20, x0
  405168:	ldrsb	w0, [x19]
  40516c:	adrp	x22, 418000 <ferror@plt+0x158d0>
  405170:	cbnz	w0, 40518c <ferror@plt+0x2a5c>
  405174:	ldr	w0, [x22, #784]
  405178:	adrp	x1, 407000 <ferror@plt+0x48d0>
  40517c:	mov	x3, x19
  405180:	mov	x2, x21
  405184:	add	x1, x1, #0x160
  405188:	bl	402660 <errx@plt>
  40518c:	mov	x0, x19
  405190:	add	x1, sp, #0x38
  405194:	bl	402210 <strtod@plt>
  405198:	ldr	w0, [x20]
  40519c:	cbnz	w0, 4051c8 <ferror@plt+0x2a98>
  4051a0:	ldr	x0, [sp, #56]
  4051a4:	cmp	x0, x19
  4051a8:	b.eq	405174 <ferror@plt+0x2a44>  // b.none
  4051ac:	cbz	x0, 4051b8 <ferror@plt+0x2a88>
  4051b0:	ldrsb	w0, [x0]
  4051b4:	cbnz	w0, 405174 <ferror@plt+0x2a44>
  4051b8:	ldp	x19, x20, [sp, #16]
  4051bc:	ldp	x21, x22, [sp, #32]
  4051c0:	ldp	x29, x30, [sp], #64
  4051c4:	ret
  4051c8:	cmp	w0, #0x22
  4051cc:	ldr	w0, [x22, #784]
  4051d0:	b.ne	405174 <ferror@plt+0x2a44>  // b.any
  4051d4:	adrp	x1, 407000 <ferror@plt+0x48d0>
  4051d8:	mov	x3, x19
  4051dc:	mov	x2, x21
  4051e0:	add	x1, x1, #0x160
  4051e4:	bl	4026f0 <err@plt>
  4051e8:	stp	x29, x30, [sp, #-64]!
  4051ec:	mov	x29, sp
  4051f0:	stp	x19, x20, [sp, #16]
  4051f4:	mov	x19, x0
  4051f8:	stp	x21, x22, [sp, #32]
  4051fc:	mov	x21, x1
  405200:	adrp	x22, 418000 <ferror@plt+0x158d0>
  405204:	str	xzr, [sp, #56]
  405208:	bl	4026a0 <__errno_location@plt>
  40520c:	str	wzr, [x0]
  405210:	cbz	x19, 405224 <ferror@plt+0x2af4>
  405214:	mov	x20, x0
  405218:	ldrsb	w0, [x19]
  40521c:	adrp	x22, 418000 <ferror@plt+0x158d0>
  405220:	cbnz	w0, 40523c <ferror@plt+0x2b0c>
  405224:	ldr	w0, [x22, #784]
  405228:	adrp	x1, 407000 <ferror@plt+0x48d0>
  40522c:	mov	x3, x19
  405230:	mov	x2, x21
  405234:	add	x1, x1, #0x160
  405238:	bl	402660 <errx@plt>
  40523c:	add	x1, sp, #0x38
  405240:	mov	x0, x19
  405244:	mov	w2, #0xa                   	// #10
  405248:	bl	402500 <strtol@plt>
  40524c:	ldr	w1, [x20]
  405250:	cbnz	w1, 40527c <ferror@plt+0x2b4c>
  405254:	ldr	x1, [sp, #56]
  405258:	cmp	x1, x19
  40525c:	b.eq	405224 <ferror@plt+0x2af4>  // b.none
  405260:	cbz	x1, 40526c <ferror@plt+0x2b3c>
  405264:	ldrsb	w1, [x1]
  405268:	cbnz	w1, 405224 <ferror@plt+0x2af4>
  40526c:	ldp	x19, x20, [sp, #16]
  405270:	ldp	x21, x22, [sp, #32]
  405274:	ldp	x29, x30, [sp], #64
  405278:	ret
  40527c:	ldr	w0, [x22, #784]
  405280:	cmp	w1, #0x22
  405284:	b.ne	405224 <ferror@plt+0x2af4>  // b.any
  405288:	adrp	x1, 407000 <ferror@plt+0x48d0>
  40528c:	mov	x3, x19
  405290:	mov	x2, x21
  405294:	add	x1, x1, #0x160
  405298:	bl	4026f0 <err@plt>
  40529c:	nop
  4052a0:	stp	x29, x30, [sp, #-64]!
  4052a4:	mov	x29, sp
  4052a8:	stp	x19, x20, [sp, #16]
  4052ac:	mov	x19, x0
  4052b0:	stp	x21, x22, [sp, #32]
  4052b4:	mov	x21, x1
  4052b8:	adrp	x22, 418000 <ferror@plt+0x158d0>
  4052bc:	str	xzr, [sp, #56]
  4052c0:	bl	4026a0 <__errno_location@plt>
  4052c4:	str	wzr, [x0]
  4052c8:	cbz	x19, 4052dc <ferror@plt+0x2bac>
  4052cc:	mov	x20, x0
  4052d0:	ldrsb	w0, [x19]
  4052d4:	adrp	x22, 418000 <ferror@plt+0x158d0>
  4052d8:	cbnz	w0, 4052f4 <ferror@plt+0x2bc4>
  4052dc:	ldr	w0, [x22, #784]
  4052e0:	adrp	x1, 407000 <ferror@plt+0x48d0>
  4052e4:	mov	x3, x19
  4052e8:	mov	x2, x21
  4052ec:	add	x1, x1, #0x160
  4052f0:	bl	402660 <errx@plt>
  4052f4:	add	x1, sp, #0x38
  4052f8:	mov	x0, x19
  4052fc:	mov	w2, #0xa                   	// #10
  405300:	bl	402170 <strtoul@plt>
  405304:	ldr	w1, [x20]
  405308:	cbnz	w1, 405334 <ferror@plt+0x2c04>
  40530c:	ldr	x1, [sp, #56]
  405310:	cmp	x1, x19
  405314:	b.eq	4052dc <ferror@plt+0x2bac>  // b.none
  405318:	cbz	x1, 405324 <ferror@plt+0x2bf4>
  40531c:	ldrsb	w1, [x1]
  405320:	cbnz	w1, 4052dc <ferror@plt+0x2bac>
  405324:	ldp	x19, x20, [sp, #16]
  405328:	ldp	x21, x22, [sp, #32]
  40532c:	ldp	x29, x30, [sp], #64
  405330:	ret
  405334:	ldr	w0, [x22, #784]
  405338:	cmp	w1, #0x22
  40533c:	b.ne	4052dc <ferror@plt+0x2bac>  // b.any
  405340:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405344:	mov	x3, x19
  405348:	mov	x2, x21
  40534c:	add	x1, x1, #0x160
  405350:	bl	4026f0 <err@plt>
  405354:	nop
  405358:	stp	x29, x30, [sp, #-48]!
  40535c:	mov	x29, sp
  405360:	stp	x19, x20, [sp, #16]
  405364:	mov	x19, x1
  405368:	mov	x20, x0
  40536c:	add	x1, sp, #0x28
  405370:	bl	404858 <ferror@plt+0x2128>
  405374:	cbz	w0, 4053ac <ferror@plt+0x2c7c>
  405378:	bl	4026a0 <__errno_location@plt>
  40537c:	ldr	w1, [x0]
  405380:	adrp	x2, 418000 <ferror@plt+0x158d0>
  405384:	mov	x3, x20
  405388:	ldr	w0, [x2, #784]
  40538c:	mov	x2, x19
  405390:	cbz	w1, 4053a0 <ferror@plt+0x2c70>
  405394:	adrp	x1, 407000 <ferror@plt+0x48d0>
  405398:	add	x1, x1, #0x160
  40539c:	bl	4026f0 <err@plt>
  4053a0:	adrp	x1, 407000 <ferror@plt+0x48d0>
  4053a4:	add	x1, x1, #0x160
  4053a8:	bl	402660 <errx@plt>
  4053ac:	ldp	x19, x20, [sp, #16]
  4053b0:	ldr	x0, [sp, #40]
  4053b4:	ldp	x29, x30, [sp], #48
  4053b8:	ret
  4053bc:	nop
  4053c0:	stp	x29, x30, [sp, #-32]!
  4053c4:	mov	x29, sp
  4053c8:	str	x19, [sp, #16]
  4053cc:	mov	x19, x1
  4053d0:	mov	x1, x2
  4053d4:	bl	405138 <ferror@plt+0x2a08>
  4053d8:	fcvtzs	d2, d0
  4053dc:	mov	x0, #0x848000000000        	// #145685290680320
  4053e0:	movk	x0, #0x412e, lsl #48
  4053e4:	fmov	d1, x0
  4053e8:	scvtf	d3, d2
  4053ec:	fsub	d0, d0, d3
  4053f0:	fmul	d0, d0, d1
  4053f4:	fcvtzs	d0, d0
  4053f8:	stp	d2, d0, [x19]
  4053fc:	ldr	x19, [sp, #16]
  405400:	ldp	x29, x30, [sp], #32
  405404:	ret
  405408:	mov	w2, w0
  40540c:	mov	x0, x1
  405410:	and	w1, w2, #0xf000
  405414:	add	x14, x0, #0x1
  405418:	cmp	w1, #0x4, lsl #12
  40541c:	add	x13, x0, #0x2
  405420:	add	x12, x0, #0x3
  405424:	add	x11, x0, #0x4
  405428:	add	x10, x0, #0x5
  40542c:	add	x9, x0, #0x6
  405430:	add	x8, x0, #0x7
  405434:	add	x7, x0, #0x8
  405438:	add	x6, x0, #0x9
  40543c:	b.eq	4055a8 <ferror@plt+0x2e78>  // b.none
  405440:	cmp	w1, #0xa, lsl #12
  405444:	b.eq	40549c <ferror@plt+0x2d6c>  // b.none
  405448:	cmp	w1, #0x2, lsl #12
  40544c:	b.eq	4055c8 <ferror@plt+0x2e98>  // b.none
  405450:	cmp	w1, #0x6, lsl #12
  405454:	b.eq	4055b8 <ferror@plt+0x2e88>  // b.none
  405458:	cmp	w1, #0xc, lsl #12
  40545c:	b.eq	4055d8 <ferror@plt+0x2ea8>  // b.none
  405460:	cmp	w1, #0x1, lsl #12
  405464:	b.eq	4055e8 <ferror@plt+0x2eb8>  // b.none
  405468:	cmp	w1, #0x8, lsl #12
  40546c:	b.eq	4055f8 <ferror@plt+0x2ec8>  // b.none
  405470:	mov	x4, x6
  405474:	mov	x6, x7
  405478:	mov	x7, x8
  40547c:	mov	x8, x9
  405480:	mov	x9, x10
  405484:	mov	x10, x11
  405488:	mov	x11, x12
  40548c:	mov	x12, x13
  405490:	mov	x13, x14
  405494:	mov	x14, x0
  405498:	b	4054a8 <ferror@plt+0x2d78>
  40549c:	mov	x4, x0
  4054a0:	mov	w1, #0x6c                  	// #108
  4054a4:	strb	w1, [x4], #10
  4054a8:	tst	x2, #0x100
  4054ac:	mov	w5, #0x2d                  	// #45
  4054b0:	mov	w3, #0x72                  	// #114
  4054b4:	csel	w3, w3, w5, ne  // ne = any
  4054b8:	tst	x2, #0x80
  4054bc:	strb	w3, [x14]
  4054c0:	mov	w3, #0x77                  	// #119
  4054c4:	csel	w3, w3, w5, ne  // ne = any
  4054c8:	strb	w3, [x13]
  4054cc:	and	w1, w2, #0x40
  4054d0:	tbz	w2, #11, 405570 <ferror@plt+0x2e40>
  4054d4:	cmp	w1, #0x0
  4054d8:	mov	w3, #0x53                  	// #83
  4054dc:	mov	w1, #0x73                  	// #115
  4054e0:	csel	w1, w1, w3, ne  // ne = any
  4054e4:	tst	x2, #0x20
  4054e8:	strb	w1, [x12]
  4054ec:	mov	w5, #0x2d                  	// #45
  4054f0:	mov	w3, #0x72                  	// #114
  4054f4:	csel	w3, w3, w5, ne  // ne = any
  4054f8:	tst	x2, #0x10
  4054fc:	strb	w3, [x11]
  405500:	mov	w3, #0x77                  	// #119
  405504:	csel	w3, w3, w5, ne  // ne = any
  405508:	strb	w3, [x10]
  40550c:	and	w1, w2, #0x8
  405510:	tbz	w2, #10, 405598 <ferror@plt+0x2e68>
  405514:	cmp	w1, #0x0
  405518:	mov	w3, #0x53                  	// #83
  40551c:	mov	w1, #0x73                  	// #115
  405520:	csel	w1, w1, w3, ne  // ne = any
  405524:	tst	x2, #0x4
  405528:	strb	w1, [x9]
  40552c:	mov	w5, #0x2d                  	// #45
  405530:	mov	w3, #0x72                  	// #114
  405534:	csel	w3, w3, w5, ne  // ne = any
  405538:	tst	x2, #0x2
  40553c:	strb	w3, [x8]
  405540:	mov	w3, #0x77                  	// #119
  405544:	csel	w3, w3, w5, ne  // ne = any
  405548:	strb	w3, [x7]
  40554c:	and	w1, w2, #0x1
  405550:	tbz	w2, #9, 405580 <ferror@plt+0x2e50>
  405554:	cmp	w1, #0x0
  405558:	mov	w2, #0x54                  	// #84
  40555c:	mov	w1, #0x74                  	// #116
  405560:	csel	w1, w1, w2, ne  // ne = any
  405564:	strb	w1, [x6]
  405568:	strb	wzr, [x4]
  40556c:	ret
  405570:	cmp	w1, #0x0
  405574:	mov	w1, #0x78                  	// #120
  405578:	csel	w1, w1, w5, ne  // ne = any
  40557c:	b	4054e4 <ferror@plt+0x2db4>
  405580:	cmp	w1, #0x0
  405584:	mov	w1, #0x78                  	// #120
  405588:	csel	w1, w1, w5, ne  // ne = any
  40558c:	strb	w1, [x6]
  405590:	strb	wzr, [x4]
  405594:	ret
  405598:	cmp	w1, #0x0
  40559c:	mov	w1, #0x78                  	// #120
  4055a0:	csel	w1, w1, w5, ne  // ne = any
  4055a4:	b	405524 <ferror@plt+0x2df4>
  4055a8:	mov	x4, x0
  4055ac:	mov	w1, #0x64                  	// #100
  4055b0:	strb	w1, [x4], #10
  4055b4:	b	4054a8 <ferror@plt+0x2d78>
  4055b8:	mov	x4, x0
  4055bc:	mov	w1, #0x62                  	// #98
  4055c0:	strb	w1, [x4], #10
  4055c4:	b	4054a8 <ferror@plt+0x2d78>
  4055c8:	mov	x4, x0
  4055cc:	mov	w1, #0x63                  	// #99
  4055d0:	strb	w1, [x4], #10
  4055d4:	b	4054a8 <ferror@plt+0x2d78>
  4055d8:	mov	x4, x0
  4055dc:	mov	w1, #0x73                  	// #115
  4055e0:	strb	w1, [x4], #10
  4055e4:	b	4054a8 <ferror@plt+0x2d78>
  4055e8:	mov	x4, x0
  4055ec:	mov	w1, #0x70                  	// #112
  4055f0:	strb	w1, [x4], #10
  4055f4:	b	4054a8 <ferror@plt+0x2d78>
  4055f8:	mov	x4, x0
  4055fc:	mov	w1, #0x2d                  	// #45
  405600:	strb	w1, [x4], #10
  405604:	b	4054a8 <ferror@plt+0x2d78>
  405608:	stp	x29, x30, [sp, #-96]!
  40560c:	mov	x29, sp
  405610:	stp	x19, x20, [sp, #16]
  405614:	add	x20, sp, #0x38
  405618:	mov	x4, x20
  40561c:	stp	x21, x22, [sp, #32]
  405620:	tbz	w0, #1, 405630 <ferror@plt+0x2f00>
  405624:	add	x4, x20, #0x1
  405628:	mov	w2, #0x20                  	// #32
  40562c:	strb	w2, [sp, #56]
  405630:	cmp	x1, #0x3ff
  405634:	b.ls	40577c <ferror@plt+0x304c>  // b.plast
  405638:	mov	x2, #0xfffff               	// #1048575
  40563c:	cmp	x1, x2
  405640:	b.ls	4057f8 <ferror@plt+0x30c8>  // b.plast
  405644:	mov	x2, #0x3fffffff            	// #1073741823
  405648:	cmp	x1, x2
  40564c:	b.ls	405804 <ferror@plt+0x30d4>  // b.plast
  405650:	mov	x2, #0xffffffffff          	// #1099511627775
  405654:	cmp	x1, x2
  405658:	b.ls	405810 <ferror@plt+0x30e0>  // b.plast
  40565c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  405660:	cmp	x1, x2
  405664:	b.ls	40581c <ferror@plt+0x30ec>  // b.plast
  405668:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40566c:	cmp	x1, x2
  405670:	b.ls	405828 <ferror@plt+0x30f8>  // b.plast
  405674:	mov	w3, #0x3c                  	// #60
  405678:	mov	w6, #0x46                  	// #70
  40567c:	mov	w7, #0xcccd                	// #52429
  405680:	adrp	x8, 407000 <ferror@plt+0x48d0>
  405684:	movk	w7, #0xcccc, lsl #16
  405688:	add	x8, x8, #0x198
  40568c:	mov	x2, #0xffffffffffffffff    	// #-1
  405690:	lsr	x22, x1, x3
  405694:	umull	x7, w3, w7
  405698:	lsl	x2, x2, x3
  40569c:	bic	x2, x1, x2
  4056a0:	and	w5, w0, #0x1
  4056a4:	mov	w3, w22
  4056a8:	lsr	x7, x7, #35
  4056ac:	ldrsb	w1, [x8, w7, sxtw]
  4056b0:	strb	w1, [x4]
  4056b4:	cmp	w1, #0x42
  4056b8:	add	x1, x4, #0x1
  4056bc:	csel	w5, w5, wzr, ne  // ne = any
  4056c0:	cbz	w5, 4056d0 <ferror@plt+0x2fa0>
  4056c4:	add	x1, x4, #0x3
  4056c8:	mov	w5, #0x4269                	// #17001
  4056cc:	sturh	w5, [x4, #1]
  4056d0:	strb	wzr, [x1]
  4056d4:	cbz	x2, 405788 <ferror@plt+0x3058>
  4056d8:	sub	w6, w6, #0x14
  4056dc:	lsr	x2, x2, x6
  4056e0:	tbz	w0, #2, 4057bc <ferror@plt+0x308c>
  4056e4:	add	x2, x2, #0x5
  4056e8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4056ec:	movk	x0, #0xcccd
  4056f0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4056f4:	movk	x4, #0x1999, lsl #48
  4056f8:	umulh	x19, x2, x0
  4056fc:	lsr	x19, x19, #3
  405700:	mul	x1, x19, x0
  405704:	umulh	x0, x19, x0
  405708:	ror	x1, x1, #1
  40570c:	lsr	x0, x0, #3
  405710:	cmp	x1, x4
  405714:	csel	x19, x19, x0, hi  // hi = pmore
  405718:	cbz	x19, 405788 <ferror@plt+0x3058>
  40571c:	bl	402300 <localeconv@plt>
  405720:	cbz	x0, 4057ec <ferror@plt+0x30bc>
  405724:	ldr	x4, [x0]
  405728:	cbz	x4, 4057ec <ferror@plt+0x30bc>
  40572c:	ldrsb	w1, [x4]
  405730:	adrp	x0, 407000 <ferror@plt+0x48d0>
  405734:	add	x0, x0, #0x190
  405738:	cmp	w1, #0x0
  40573c:	csel	x4, x0, x4, eq  // eq = none
  405740:	mov	x6, x20
  405744:	mov	x5, x19
  405748:	mov	w3, w22
  40574c:	adrp	x2, 407000 <ferror@plt+0x48d0>
  405750:	add	x2, x2, #0x1a0
  405754:	add	x21, sp, #0x40
  405758:	mov	x1, #0x20                  	// #32
  40575c:	mov	x0, x21
  405760:	bl	4022f0 <snprintf@plt>
  405764:	mov	x0, x21
  405768:	bl	402410 <strdup@plt>
  40576c:	ldp	x19, x20, [sp, #16]
  405770:	ldp	x21, x22, [sp, #32]
  405774:	ldp	x29, x30, [sp], #96
  405778:	ret
  40577c:	mov	w3, w1
  405780:	mov	w0, #0x42                  	// #66
  405784:	strh	w0, [x4]
  405788:	mov	x4, x20
  40578c:	adrp	x2, 407000 <ferror@plt+0x48d0>
  405790:	add	x2, x2, #0x1b0
  405794:	add	x21, sp, #0x40
  405798:	mov	x1, #0x20                  	// #32
  40579c:	mov	x0, x21
  4057a0:	bl	4022f0 <snprintf@plt>
  4057a4:	mov	x0, x21
  4057a8:	bl	402410 <strdup@plt>
  4057ac:	ldp	x19, x20, [sp, #16]
  4057b0:	ldp	x21, x22, [sp, #32]
  4057b4:	ldp	x29, x30, [sp], #96
  4057b8:	ret
  4057bc:	add	x2, x2, #0x32
  4057c0:	mov	x5, #0xf5c3                	// #62915
  4057c4:	movk	x5, #0x5c28, lsl #16
  4057c8:	lsr	x19, x2, #2
  4057cc:	movk	x5, #0xc28f, lsl #32
  4057d0:	movk	x5, #0x28f5, lsl #48
  4057d4:	umulh	x19, x19, x5
  4057d8:	lsr	x19, x19, #2
  4057dc:	cmp	x19, #0xa
  4057e0:	b.ne	405718 <ferror@plt+0x2fe8>  // b.any
  4057e4:	add	w3, w22, #0x1
  4057e8:	b	405788 <ferror@plt+0x3058>
  4057ec:	adrp	x4, 407000 <ferror@plt+0x48d0>
  4057f0:	add	x4, x4, #0x190
  4057f4:	b	405740 <ferror@plt+0x3010>
  4057f8:	mov	w6, #0x14                  	// #20
  4057fc:	sub	w3, w6, #0xa
  405800:	b	40567c <ferror@plt+0x2f4c>
  405804:	mov	w6, #0x1e                  	// #30
  405808:	sub	w3, w6, #0xa
  40580c:	b	40567c <ferror@plt+0x2f4c>
  405810:	mov	w6, #0x28                  	// #40
  405814:	sub	w3, w6, #0xa
  405818:	b	40567c <ferror@plt+0x2f4c>
  40581c:	mov	w6, #0x32                  	// #50
  405820:	sub	w3, w6, #0xa
  405824:	b	40567c <ferror@plt+0x2f4c>
  405828:	mov	w6, #0x3c                  	// #60
  40582c:	sub	w3, w6, #0xa
  405830:	b	40567c <ferror@plt+0x2f4c>
  405834:	nop
  405838:	cbz	x0, 405934 <ferror@plt+0x3204>
  40583c:	stp	x29, x30, [sp, #-64]!
  405840:	mov	x29, sp
  405844:	stp	x19, x20, [sp, #16]
  405848:	mov	x20, x0
  40584c:	ldrsb	w4, [x0]
  405850:	cbz	w4, 405924 <ferror@plt+0x31f4>
  405854:	cmp	x1, #0x0
  405858:	stp	x21, x22, [sp, #32]
  40585c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405860:	stp	x23, x24, [sp, #48]
  405864:	mov	x21, x2
  405868:	mov	x23, x1
  40586c:	mov	x22, x3
  405870:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405874:	b.eq	40591c <ferror@plt+0x31ec>  // b.none
  405878:	mov	x19, #0x0                   	// #0
  40587c:	nop
  405880:	cmp	w4, #0x2c
  405884:	ldrsb	w4, [x20, #1]
  405888:	b.eq	4058b4 <ferror@plt+0x3184>  // b.none
  40588c:	cbz	w4, 4058bc <ferror@plt+0x318c>
  405890:	add	x20, x20, #0x1
  405894:	cmp	x21, x19
  405898:	b.hi	405880 <ferror@plt+0x3150>  // b.pmore
  40589c:	mov	w0, #0xfffffffe            	// #-2
  4058a0:	ldp	x19, x20, [sp, #16]
  4058a4:	ldp	x21, x22, [sp, #32]
  4058a8:	ldp	x23, x24, [sp, #48]
  4058ac:	ldp	x29, x30, [sp], #64
  4058b0:	ret
  4058b4:	mov	x24, x20
  4058b8:	cbnz	w4, 4058c0 <ferror@plt+0x3190>
  4058bc:	add	x24, x20, #0x1
  4058c0:	cmp	x0, x24
  4058c4:	b.cs	40591c <ferror@plt+0x31ec>  // b.hs, b.nlast
  4058c8:	sub	x1, x24, x0
  4058cc:	blr	x22
  4058d0:	cmn	w0, #0x1
  4058d4:	b.eq	40591c <ferror@plt+0x31ec>  // b.none
  4058d8:	str	w0, [x23, x19, lsl #2]
  4058dc:	add	x19, x19, #0x1
  4058e0:	ldrsb	w0, [x24]
  4058e4:	cbz	w0, 405904 <ferror@plt+0x31d4>
  4058e8:	mov	x0, x20
  4058ec:	ldrsb	w4, [x0, #1]!
  4058f0:	cbz	w4, 405904 <ferror@plt+0x31d4>
  4058f4:	cmp	x21, x19
  4058f8:	b.ls	40589c <ferror@plt+0x316c>  // b.plast
  4058fc:	mov	x20, x0
  405900:	b	405880 <ferror@plt+0x3150>
  405904:	mov	w0, w19
  405908:	ldp	x19, x20, [sp, #16]
  40590c:	ldp	x21, x22, [sp, #32]
  405910:	ldp	x23, x24, [sp, #48]
  405914:	ldp	x29, x30, [sp], #64
  405918:	ret
  40591c:	ldp	x21, x22, [sp, #32]
  405920:	ldp	x23, x24, [sp, #48]
  405924:	mov	w0, #0xffffffff            	// #-1
  405928:	ldp	x19, x20, [sp, #16]
  40592c:	ldp	x29, x30, [sp], #64
  405930:	ret
  405934:	mov	w0, #0xffffffff            	// #-1
  405938:	ret
  40593c:	nop
  405940:	cbz	x0, 4059bc <ferror@plt+0x328c>
  405944:	stp	x29, x30, [sp, #-32]!
  405948:	mov	x29, sp
  40594c:	str	x19, [sp, #16]
  405950:	mov	x19, x3
  405954:	mov	x3, x4
  405958:	cmp	x19, #0x0
  40595c:	ldrsb	w4, [x0]
  405960:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  405964:	b.eq	4059b4 <ferror@plt+0x3284>  // b.none
  405968:	ldr	x5, [x19]
  40596c:	cmp	x5, x2
  405970:	b.hi	4059b4 <ferror@plt+0x3284>  // b.pmore
  405974:	cmp	w4, #0x2b
  405978:	b.eq	4059a4 <ferror@plt+0x3274>  // b.none
  40597c:	str	xzr, [x19]
  405980:	bl	405838 <ferror@plt+0x3108>
  405984:	cmp	w0, #0x0
  405988:	b.le	405998 <ferror@plt+0x3268>
  40598c:	ldr	x1, [x19]
  405990:	add	x1, x1, w0, sxtw
  405994:	str	x1, [x19]
  405998:	ldr	x19, [sp, #16]
  40599c:	ldp	x29, x30, [sp], #32
  4059a0:	ret
  4059a4:	add	x0, x0, #0x1
  4059a8:	add	x1, x1, x5, lsl #2
  4059ac:	sub	x2, x2, x5
  4059b0:	b	405980 <ferror@plt+0x3250>
  4059b4:	mov	w0, #0xffffffff            	// #-1
  4059b8:	b	405998 <ferror@plt+0x3268>
  4059bc:	mov	w0, #0xffffffff            	// #-1
  4059c0:	ret
  4059c4:	nop
  4059c8:	cmp	x2, #0x0
  4059cc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4059d0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4059d4:	b.eq	405ab0 <ferror@plt+0x3380>  // b.none
  4059d8:	stp	x29, x30, [sp, #-64]!
  4059dc:	mov	x29, sp
  4059e0:	stp	x19, x20, [sp, #16]
  4059e4:	mov	x20, x2
  4059e8:	mov	x19, x0
  4059ec:	stp	x21, x22, [sp, #32]
  4059f0:	mov	w21, #0x1                   	// #1
  4059f4:	str	x23, [sp, #48]
  4059f8:	mov	x23, x1
  4059fc:	ldrsb	w3, [x0]
  405a00:	cbz	w3, 405a98 <ferror@plt+0x3368>
  405a04:	nop
  405a08:	cmp	w3, #0x2c
  405a0c:	ldrsb	w3, [x19, #1]
  405a10:	b.eq	405a28 <ferror@plt+0x32f8>  // b.none
  405a14:	cbz	w3, 405a74 <ferror@plt+0x3344>
  405a18:	add	x19, x19, #0x1
  405a1c:	cmp	w3, #0x2c
  405a20:	ldrsb	w3, [x19, #1]
  405a24:	b.ne	405a14 <ferror@plt+0x32e4>  // b.any
  405a28:	mov	x22, x19
  405a2c:	cbz	w3, 405a74 <ferror@plt+0x3344>
  405a30:	cmp	x0, x22
  405a34:	b.cs	405a80 <ferror@plt+0x3350>  // b.hs, b.nlast
  405a38:	sub	x1, x22, x0
  405a3c:	blr	x20
  405a40:	tbnz	w0, #31, 405a84 <ferror@plt+0x3354>
  405a44:	asr	w2, w0, #3
  405a48:	and	w0, w0, #0x7
  405a4c:	lsl	w0, w21, w0
  405a50:	ldrb	w1, [x23, w2, sxtw]
  405a54:	orr	w0, w0, w1
  405a58:	strb	w0, [x23, w2, sxtw]
  405a5c:	ldrsb	w0, [x22]
  405a60:	cbz	w0, 405a98 <ferror@plt+0x3368>
  405a64:	ldrsb	w3, [x19, #1]!
  405a68:	cbz	w3, 405a98 <ferror@plt+0x3368>
  405a6c:	mov	x0, x19
  405a70:	b	405a08 <ferror@plt+0x32d8>
  405a74:	add	x22, x19, #0x1
  405a78:	cmp	x0, x22
  405a7c:	b.cc	405a38 <ferror@plt+0x3308>  // b.lo, b.ul, b.last
  405a80:	mov	w0, #0xffffffff            	// #-1
  405a84:	ldp	x19, x20, [sp, #16]
  405a88:	ldp	x21, x22, [sp, #32]
  405a8c:	ldr	x23, [sp, #48]
  405a90:	ldp	x29, x30, [sp], #64
  405a94:	ret
  405a98:	mov	w0, #0x0                   	// #0
  405a9c:	ldp	x19, x20, [sp, #16]
  405aa0:	ldp	x21, x22, [sp, #32]
  405aa4:	ldr	x23, [sp, #48]
  405aa8:	ldp	x29, x30, [sp], #64
  405aac:	ret
  405ab0:	mov	w0, #0xffffffea            	// #-22
  405ab4:	ret
  405ab8:	cmp	x2, #0x0
  405abc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405ac0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405ac4:	b.eq	405b84 <ferror@plt+0x3454>  // b.none
  405ac8:	stp	x29, x30, [sp, #-48]!
  405acc:	mov	x29, sp
  405ad0:	stp	x19, x20, [sp, #16]
  405ad4:	mov	x19, x0
  405ad8:	stp	x21, x22, [sp, #32]
  405adc:	mov	x21, x2
  405ae0:	mov	x22, x1
  405ae4:	ldrsb	w3, [x0]
  405ae8:	cbz	w3, 405b70 <ferror@plt+0x3440>
  405aec:	nop
  405af0:	cmp	w3, #0x2c
  405af4:	ldrsb	w3, [x19, #1]
  405af8:	b.eq	405b10 <ferror@plt+0x33e0>  // b.none
  405afc:	cbz	w3, 405b50 <ferror@plt+0x3420>
  405b00:	add	x19, x19, #0x1
  405b04:	cmp	w3, #0x2c
  405b08:	ldrsb	w3, [x19, #1]
  405b0c:	b.ne	405afc <ferror@plt+0x33cc>  // b.any
  405b10:	mov	x20, x19
  405b14:	cbz	w3, 405b50 <ferror@plt+0x3420>
  405b18:	cmp	x0, x20
  405b1c:	b.cs	405b5c <ferror@plt+0x342c>  // b.hs, b.nlast
  405b20:	sub	x1, x20, x0
  405b24:	blr	x21
  405b28:	tbnz	x0, #63, 405b60 <ferror@plt+0x3430>
  405b2c:	ldr	x2, [x22]
  405b30:	orr	x0, x2, x0
  405b34:	str	x0, [x22]
  405b38:	ldrsb	w0, [x20]
  405b3c:	cbz	w0, 405b70 <ferror@plt+0x3440>
  405b40:	ldrsb	w3, [x19, #1]!
  405b44:	cbz	w3, 405b70 <ferror@plt+0x3440>
  405b48:	mov	x0, x19
  405b4c:	b	405af0 <ferror@plt+0x33c0>
  405b50:	add	x20, x19, #0x1
  405b54:	cmp	x0, x20
  405b58:	b.cc	405b20 <ferror@plt+0x33f0>  // b.lo, b.ul, b.last
  405b5c:	mov	w0, #0xffffffff            	// #-1
  405b60:	ldp	x19, x20, [sp, #16]
  405b64:	ldp	x21, x22, [sp, #32]
  405b68:	ldp	x29, x30, [sp], #48
  405b6c:	ret
  405b70:	mov	w0, #0x0                   	// #0
  405b74:	ldp	x19, x20, [sp, #16]
  405b78:	ldp	x21, x22, [sp, #32]
  405b7c:	ldp	x29, x30, [sp], #48
  405b80:	ret
  405b84:	mov	w0, #0xffffffea            	// #-22
  405b88:	ret
  405b8c:	nop
  405b90:	stp	x29, x30, [sp, #-80]!
  405b94:	mov	x29, sp
  405b98:	str	xzr, [sp, #72]
  405b9c:	cbz	x0, 405c30 <ferror@plt+0x3500>
  405ba0:	stp	x19, x20, [sp, #16]
  405ba4:	mov	x19, x0
  405ba8:	mov	x20, x2
  405bac:	stp	x21, x22, [sp, #32]
  405bb0:	mov	w21, w3
  405bb4:	stp	x23, x24, [sp, #48]
  405bb8:	mov	x23, x1
  405bbc:	str	w3, [x1]
  405bc0:	str	w3, [x2]
  405bc4:	bl	4026a0 <__errno_location@plt>
  405bc8:	str	wzr, [x0]
  405bcc:	mov	x22, x0
  405bd0:	ldrsb	w0, [x19]
  405bd4:	cmp	w0, #0x3a
  405bd8:	b.eq	405c3c <ferror@plt+0x350c>  // b.none
  405bdc:	add	x24, sp, #0x48
  405be0:	mov	x0, x19
  405be4:	mov	x1, x24
  405be8:	mov	w2, #0xa                   	// #10
  405bec:	bl	402500 <strtol@plt>
  405bf0:	str	w0, [x23]
  405bf4:	str	w0, [x20]
  405bf8:	ldr	w0, [x22]
  405bfc:	cbnz	w0, 405c74 <ferror@plt+0x3544>
  405c00:	ldr	x2, [sp, #72]
  405c04:	cmp	x2, #0x0
  405c08:	ccmp	x2, x19, #0x4, ne  // ne = any
  405c0c:	b.eq	405c74 <ferror@plt+0x3544>  // b.none
  405c10:	ldrsb	w3, [x2]
  405c14:	cmp	w3, #0x3a
  405c18:	b.eq	405c88 <ferror@plt+0x3558>  // b.none
  405c1c:	cmp	w3, #0x2d
  405c20:	b.eq	405ca4 <ferror@plt+0x3574>  // b.none
  405c24:	ldp	x19, x20, [sp, #16]
  405c28:	ldp	x21, x22, [sp, #32]
  405c2c:	ldp	x23, x24, [sp, #48]
  405c30:	mov	w0, #0x0                   	// #0
  405c34:	ldp	x29, x30, [sp], #80
  405c38:	ret
  405c3c:	add	x19, x19, #0x1
  405c40:	add	x1, sp, #0x48
  405c44:	mov	x0, x19
  405c48:	mov	w2, #0xa                   	// #10
  405c4c:	bl	402500 <strtol@plt>
  405c50:	str	w0, [x20]
  405c54:	ldr	w0, [x22]
  405c58:	cbnz	w0, 405c74 <ferror@plt+0x3544>
  405c5c:	ldr	x0, [sp, #72]
  405c60:	cbz	x0, 405c74 <ferror@plt+0x3544>
  405c64:	ldrsb	w1, [x0]
  405c68:	cmp	w1, #0x0
  405c6c:	ccmp	x0, x19, #0x4, eq  // eq = none
  405c70:	b.ne	405c24 <ferror@plt+0x34f4>  // b.any
  405c74:	mov	w0, #0xffffffff            	// #-1
  405c78:	ldp	x19, x20, [sp, #16]
  405c7c:	ldp	x21, x22, [sp, #32]
  405c80:	ldp	x23, x24, [sp, #48]
  405c84:	b	405c34 <ferror@plt+0x3504>
  405c88:	ldrsb	w1, [x2, #1]
  405c8c:	cbnz	w1, 405ca4 <ferror@plt+0x3574>
  405c90:	ldp	x23, x24, [sp, #48]
  405c94:	str	w21, [x20]
  405c98:	ldp	x19, x20, [sp, #16]
  405c9c:	ldp	x21, x22, [sp, #32]
  405ca0:	b	405c34 <ferror@plt+0x3504>
  405ca4:	str	wzr, [x22]
  405ca8:	add	x19, x2, #0x1
  405cac:	mov	x1, x24
  405cb0:	mov	x0, x19
  405cb4:	mov	w2, #0xa                   	// #10
  405cb8:	str	xzr, [sp, #72]
  405cbc:	bl	402500 <strtol@plt>
  405cc0:	str	w0, [x20]
  405cc4:	ldr	w0, [x22]
  405cc8:	cbz	w0, 405c5c <ferror@plt+0x352c>
  405ccc:	b	405c74 <ferror@plt+0x3544>
  405cd0:	cmp	x1, #0x0
  405cd4:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  405cd8:	b.eq	405e64 <ferror@plt+0x3734>  // b.none
  405cdc:	stp	x29, x30, [sp, #-48]!
  405ce0:	mov	x29, sp
  405ce4:	stp	x19, x20, [sp, #16]
  405ce8:	mov	x19, x0
  405cec:	mov	x20, x1
  405cf0:	stp	x21, x22, [sp, #32]
  405cf4:	ldrsb	w0, [x19]
  405cf8:	cmp	w0, #0x2f
  405cfc:	b.eq	405d08 <ferror@plt+0x35d8>  // b.none
  405d00:	b	405dcc <ferror@plt+0x369c>
  405d04:	add	x19, x19, #0x1
  405d08:	ldrsb	w0, [x19, #1]
  405d0c:	cmp	w0, #0x2f
  405d10:	b.eq	405d04 <ferror@plt+0x35d4>  // b.none
  405d14:	ldrsb	w0, [x19, #1]
  405d18:	mov	x21, #0x1                   	// #1
  405d1c:	cmp	w0, #0x2f
  405d20:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405d24:	b.eq	405d3c <ferror@plt+0x360c>  // b.none
  405d28:	add	x21, x21, #0x1
  405d2c:	ldrsb	w0, [x19, x21]
  405d30:	cmp	w0, #0x2f
  405d34:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405d38:	b.ne	405d28 <ferror@plt+0x35f8>  // b.any
  405d3c:	ldrsb	w0, [x20]
  405d40:	cmp	w0, #0x2f
  405d44:	b.eq	405d50 <ferror@plt+0x3620>  // b.none
  405d48:	b	405de8 <ferror@plt+0x36b8>
  405d4c:	add	x20, x20, #0x1
  405d50:	ldrsb	w0, [x20, #1]
  405d54:	cmp	w0, #0x2f
  405d58:	b.eq	405d4c <ferror@plt+0x361c>  // b.none
  405d5c:	ldrsb	w0, [x20, #1]
  405d60:	cmp	w0, #0x2f
  405d64:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405d68:	b.eq	405e58 <ferror@plt+0x3728>  // b.none
  405d6c:	mov	x22, #0x1                   	// #1
  405d70:	add	x22, x22, #0x1
  405d74:	ldrsb	w0, [x20, x22]
  405d78:	cmp	w0, #0x2f
  405d7c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405d80:	b.ne	405d70 <ferror@plt+0x3640>  // b.any
  405d84:	add	x0, x22, x21
  405d88:	cbz	x0, 405e00 <ferror@plt+0x36d0>
  405d8c:	cmp	x0, #0x1
  405d90:	b.eq	405e14 <ferror@plt+0x36e4>  // b.none
  405d94:	cmp	x20, #0x0
  405d98:	ccmp	x21, x22, #0x0, ne  // ne = any
  405d9c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405da0:	b.eq	405e44 <ferror@plt+0x3714>  // b.none
  405da4:	mov	x2, x21
  405da8:	mov	x1, x20
  405dac:	mov	x0, x19
  405db0:	bl	402370 <strncmp@plt>
  405db4:	cbnz	w0, 405e44 <ferror@plt+0x3714>
  405db8:	add	x19, x19, x21
  405dbc:	add	x20, x20, x22
  405dc0:	ldrsb	w0, [x19]
  405dc4:	cmp	w0, #0x2f
  405dc8:	b.eq	405d08 <ferror@plt+0x35d8>  // b.none
  405dcc:	cbnz	w0, 405d14 <ferror@plt+0x35e4>
  405dd0:	ldrsb	w0, [x20]
  405dd4:	mov	x21, #0x0                   	// #0
  405dd8:	mov	x19, #0x0                   	// #0
  405ddc:	cmp	w0, #0x2f
  405de0:	b.eq	405d50 <ferror@plt+0x3620>  // b.none
  405de4:	nop
  405de8:	cbnz	w0, 405d5c <ferror@plt+0x362c>
  405dec:	mov	x0, x21
  405df0:	mov	x22, #0x0                   	// #0
  405df4:	mov	x20, #0x0                   	// #0
  405df8:	cbnz	x0, 405d8c <ferror@plt+0x365c>
  405dfc:	nop
  405e00:	mov	w0, #0x1                   	// #1
  405e04:	ldp	x19, x20, [sp, #16]
  405e08:	ldp	x21, x22, [sp, #32]
  405e0c:	ldp	x29, x30, [sp], #48
  405e10:	ret
  405e14:	cbz	x19, 405e24 <ferror@plt+0x36f4>
  405e18:	ldrsb	w1, [x19]
  405e1c:	cmp	w1, #0x2f
  405e20:	b.eq	405e04 <ferror@plt+0x36d4>  // b.none
  405e24:	cbz	x20, 405e44 <ferror@plt+0x3714>
  405e28:	ldrsb	w0, [x20]
  405e2c:	cmp	w0, #0x2f
  405e30:	b.eq	405e00 <ferror@plt+0x36d0>  // b.none
  405e34:	cmp	x20, #0x0
  405e38:	ccmp	x21, x22, #0x0, ne  // ne = any
  405e3c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  405e40:	b.ne	405da4 <ferror@plt+0x3674>  // b.any
  405e44:	mov	w0, #0x0                   	// #0
  405e48:	ldp	x19, x20, [sp, #16]
  405e4c:	ldp	x21, x22, [sp, #32]
  405e50:	ldp	x29, x30, [sp], #48
  405e54:	ret
  405e58:	add	x0, x21, #0x1
  405e5c:	mov	x22, #0x1                   	// #1
  405e60:	b	405d88 <ferror@plt+0x3658>
  405e64:	mov	w0, #0x0                   	// #0
  405e68:	ret
  405e6c:	nop
  405e70:	stp	x29, x30, [sp, #-64]!
  405e74:	mov	x29, sp
  405e78:	stp	x19, x20, [sp, #16]
  405e7c:	mov	x19, x1
  405e80:	orr	x1, x0, x1
  405e84:	cbz	x1, 405f04 <ferror@plt+0x37d4>
  405e88:	stp	x21, x22, [sp, #32]
  405e8c:	mov	x20, x0
  405e90:	mov	x21, x2
  405e94:	cbz	x0, 405f18 <ferror@plt+0x37e8>
  405e98:	cbz	x19, 405f30 <ferror@plt+0x3800>
  405e9c:	stp	x23, x24, [sp, #48]
  405ea0:	bl	402180 <strlen@plt>
  405ea4:	mov	x23, x0
  405ea8:	mvn	x0, x0
  405eac:	mov	x22, #0x0                   	// #0
  405eb0:	cmp	x21, x0
  405eb4:	b.hi	405eec <ferror@plt+0x37bc>  // b.pmore
  405eb8:	add	x24, x21, x23
  405ebc:	add	x0, x24, #0x1
  405ec0:	bl	402340 <malloc@plt>
  405ec4:	mov	x22, x0
  405ec8:	cbz	x0, 405eec <ferror@plt+0x37bc>
  405ecc:	mov	x1, x20
  405ed0:	mov	x2, x23
  405ed4:	bl	402140 <memcpy@plt>
  405ed8:	mov	x2, x21
  405edc:	mov	x1, x19
  405ee0:	add	x0, x22, x23
  405ee4:	bl	402140 <memcpy@plt>
  405ee8:	strb	wzr, [x22, x24]
  405eec:	mov	x0, x22
  405ef0:	ldp	x19, x20, [sp, #16]
  405ef4:	ldp	x21, x22, [sp, #32]
  405ef8:	ldp	x23, x24, [sp, #48]
  405efc:	ldp	x29, x30, [sp], #64
  405f00:	ret
  405f04:	ldp	x19, x20, [sp, #16]
  405f08:	adrp	x0, 406000 <ferror@plt+0x38d0>
  405f0c:	ldp	x29, x30, [sp], #64
  405f10:	add	x0, x0, #0x590
  405f14:	b	402410 <strdup@plt>
  405f18:	mov	x0, x19
  405f1c:	mov	x1, x2
  405f20:	ldp	x19, x20, [sp, #16]
  405f24:	ldp	x21, x22, [sp, #32]
  405f28:	ldp	x29, x30, [sp], #64
  405f2c:	b	402590 <strndup@plt>
  405f30:	ldp	x19, x20, [sp, #16]
  405f34:	ldp	x21, x22, [sp, #32]
  405f38:	ldp	x29, x30, [sp], #64
  405f3c:	b	402410 <strdup@plt>
  405f40:	stp	x29, x30, [sp, #-32]!
  405f44:	mov	x2, #0x0                   	// #0
  405f48:	mov	x29, sp
  405f4c:	stp	x19, x20, [sp, #16]
  405f50:	mov	x20, x0
  405f54:	mov	x19, x1
  405f58:	cbz	x1, 405f68 <ferror@plt+0x3838>
  405f5c:	mov	x0, x1
  405f60:	bl	402180 <strlen@plt>
  405f64:	mov	x2, x0
  405f68:	mov	x1, x19
  405f6c:	mov	x0, x20
  405f70:	ldp	x19, x20, [sp, #16]
  405f74:	ldp	x29, x30, [sp], #32
  405f78:	b	405e70 <ferror@plt+0x3740>
  405f7c:	nop
  405f80:	stp	x29, x30, [sp, #-288]!
  405f84:	mov	w9, #0xffffffd0            	// #-48
  405f88:	mov	w8, #0xffffff80            	// #-128
  405f8c:	mov	x29, sp
  405f90:	add	x10, sp, #0xf0
  405f94:	add	x11, sp, #0x120
  405f98:	stp	x11, x11, [sp, #80]
  405f9c:	str	x10, [sp, #96]
  405fa0:	stp	w9, w8, [sp, #104]
  405fa4:	ldp	x10, x11, [sp, #80]
  405fa8:	str	x19, [sp, #16]
  405fac:	ldp	x8, x9, [sp, #96]
  405fb0:	mov	x19, x0
  405fb4:	add	x0, sp, #0x48
  405fb8:	stp	x10, x11, [sp, #32]
  405fbc:	stp	x8, x9, [sp, #48]
  405fc0:	str	q0, [sp, #112]
  405fc4:	str	q1, [sp, #128]
  405fc8:	str	q2, [sp, #144]
  405fcc:	str	q3, [sp, #160]
  405fd0:	str	q4, [sp, #176]
  405fd4:	str	q5, [sp, #192]
  405fd8:	str	q6, [sp, #208]
  405fdc:	str	q7, [sp, #224]
  405fe0:	stp	x2, x3, [sp, #240]
  405fe4:	add	x2, sp, #0x20
  405fe8:	stp	x4, x5, [sp, #256]
  405fec:	stp	x6, x7, [sp, #272]
  405ff0:	bl	402580 <vasprintf@plt>
  405ff4:	tbnz	w0, #31, 406024 <ferror@plt+0x38f4>
  405ff8:	ldr	x1, [sp, #72]
  405ffc:	sxtw	x2, w0
  406000:	mov	x0, x19
  406004:	bl	405e70 <ferror@plt+0x3740>
  406008:	mov	x19, x0
  40600c:	ldr	x0, [sp, #72]
  406010:	bl	402540 <free@plt>
  406014:	mov	x0, x19
  406018:	ldr	x19, [sp, #16]
  40601c:	ldp	x29, x30, [sp], #288
  406020:	ret
  406024:	mov	x19, #0x0                   	// #0
  406028:	mov	x0, x19
  40602c:	ldr	x19, [sp, #16]
  406030:	ldp	x29, x30, [sp], #288
  406034:	ret
  406038:	stp	x29, x30, [sp, #-96]!
  40603c:	mov	x29, sp
  406040:	stp	x19, x20, [sp, #16]
  406044:	ldr	x19, [x0]
  406048:	stp	x21, x22, [sp, #32]
  40604c:	stp	x23, x24, [sp, #48]
  406050:	mov	x23, x0
  406054:	ldrsb	w0, [x19]
  406058:	cbz	w0, 4061b0 <ferror@plt+0x3a80>
  40605c:	mov	x24, x1
  406060:	mov	x22, x2
  406064:	mov	x1, x2
  406068:	mov	x0, x19
  40606c:	stp	x25, x26, [sp, #64]
  406070:	mov	w25, w3
  406074:	bl	4025a0 <strspn@plt>
  406078:	ldrsb	w20, [x19, x0]
  40607c:	add	x21, x19, x0
  406080:	cbz	w20, 40616c <ferror@plt+0x3a3c>
  406084:	cbz	w25, 406138 <ferror@plt+0x3a08>
  406088:	adrp	x0, 407000 <ferror@plt+0x48d0>
  40608c:	mov	w1, w20
  406090:	add	x0, x0, #0x1b8
  406094:	bl	4025b0 <strchr@plt>
  406098:	cbz	x0, 4061cc <ferror@plt+0x3a9c>
  40609c:	ldrsb	w1, [x21, #1]
  4060a0:	add	x25, x21, #0x1
  4060a4:	strb	w20, [sp, #88]
  4060a8:	add	x26, sp, #0x58
  4060ac:	strb	wzr, [sp, #89]
  4060b0:	mov	w19, #0x0                   	// #0
  4060b4:	cbz	w1, 406284 <ferror@plt+0x3b54>
  4060b8:	cmp	w1, #0x5c
  4060bc:	b.eq	406190 <ferror@plt+0x3a60>  // b.none
  4060c0:	mov	x0, x26
  4060c4:	bl	4025b0 <strchr@plt>
  4060c8:	cbnz	x0, 406270 <ferror@plt+0x3b40>
  4060cc:	add	w19, w19, #0x1
  4060d0:	sxtw	x0, w19
  4060d4:	ldrsb	w1, [x25, w19, sxtw]
  4060d8:	cbnz	w1, 4060b8 <ferror@plt+0x3988>
  4060dc:	add	x1, x0, #0x1
  4060e0:	add	x1, x21, x1
  4060e4:	str	x0, [x24]
  4060e8:	ldrsb	w1, [x1]
  4060ec:	cmp	w1, #0x0
  4060f0:	ccmp	w20, w1, #0x0, ne  // ne = any
  4060f4:	b.ne	40616c <ferror@plt+0x3a3c>  // b.any
  4060f8:	add	x0, x0, #0x2
  4060fc:	add	x19, x21, x0
  406100:	ldrsb	w1, [x21, x0]
  406104:	cbz	w1, 406114 <ferror@plt+0x39e4>
  406108:	mov	x0, x22
  40610c:	bl	4025b0 <strchr@plt>
  406110:	cbz	x0, 40616c <ferror@plt+0x3a3c>
  406114:	mov	x21, x25
  406118:	ldp	x25, x26, [sp, #64]
  40611c:	str	x19, [x23]
  406120:	mov	x0, x21
  406124:	ldp	x19, x20, [sp, #16]
  406128:	ldp	x21, x22, [sp, #32]
  40612c:	ldp	x23, x24, [sp, #48]
  406130:	ldp	x29, x30, [sp], #96
  406134:	ret
  406138:	mov	x1, x22
  40613c:	mov	x0, x21
  406140:	bl	402670 <strcspn@plt>
  406144:	ldp	x25, x26, [sp, #64]
  406148:	str	x0, [x24]
  40614c:	add	x0, x21, x0
  406150:	str	x0, [x23]
  406154:	mov	x0, x21
  406158:	ldp	x19, x20, [sp, #16]
  40615c:	ldp	x21, x22, [sp, #32]
  406160:	ldp	x23, x24, [sp, #48]
  406164:	ldp	x29, x30, [sp], #96
  406168:	ret
  40616c:	ldp	x25, x26, [sp, #64]
  406170:	str	x21, [x23]
  406174:	mov	x21, #0x0                   	// #0
  406178:	mov	x0, x21
  40617c:	ldp	x19, x20, [sp, #16]
  406180:	ldp	x21, x22, [sp, #32]
  406184:	ldp	x23, x24, [sp, #48]
  406188:	ldp	x29, x30, [sp], #96
  40618c:	ret
  406190:	add	w0, w19, #0x1
  406194:	ldrsb	w0, [x25, w0, sxtw]
  406198:	cbz	w0, 406270 <ferror@plt+0x3b40>
  40619c:	add	w19, w19, #0x2
  4061a0:	sxtw	x0, w19
  4061a4:	ldrsb	w1, [x25, w19, sxtw]
  4061a8:	cbnz	w1, 4060b8 <ferror@plt+0x3988>
  4061ac:	b	4060dc <ferror@plt+0x39ac>
  4061b0:	mov	x21, #0x0                   	// #0
  4061b4:	mov	x0, x21
  4061b8:	ldp	x19, x20, [sp, #16]
  4061bc:	ldp	x21, x22, [sp, #32]
  4061c0:	ldp	x23, x24, [sp, #48]
  4061c4:	ldp	x29, x30, [sp], #96
  4061c8:	ret
  4061cc:	sub	x25, x21, #0x1
  4061d0:	mov	w0, #0x0                   	// #0
  4061d4:	add	w19, w0, #0x1
  4061d8:	cmp	w20, #0x5c
  4061dc:	sxtw	x19, w19
  4061e0:	sub	w26, w19, #0x1
  4061e4:	b.eq	406218 <ferror@plt+0x3ae8>  // b.none
  4061e8:	mov	w1, w20
  4061ec:	mov	x0, x22
  4061f0:	bl	4025b0 <strchr@plt>
  4061f4:	add	x1, x19, #0x1
  4061f8:	cbnz	x0, 406278 <ferror@plt+0x3b48>
  4061fc:	ldrsb	w20, [x25, x1]
  406200:	add	x26, x21, x19
  406204:	cbz	w20, 406238 <ferror@plt+0x3b08>
  406208:	mov	x19, x1
  40620c:	cmp	w20, #0x5c
  406210:	sub	w26, w19, #0x1
  406214:	b.ne	4061e8 <ferror@plt+0x3ab8>  // b.any
  406218:	ldrsb	w1, [x21, w19, sxtw]
  40621c:	cbz	w1, 406278 <ferror@plt+0x3b48>
  406220:	add	w0, w19, #0x1
  406224:	sxtw	x19, w0
  406228:	ldrsb	w20, [x21, w0, sxtw]
  40622c:	add	x26, x21, x19
  406230:	cbnz	w20, 4061d4 <ferror@plt+0x3aa4>
  406234:	nop
  406238:	str	x19, [x24]
  40623c:	ldrsb	w1, [x26]
  406240:	cbz	w1, 406250 <ferror@plt+0x3b20>
  406244:	mov	x0, x22
  406248:	bl	4025b0 <strchr@plt>
  40624c:	cbz	x0, 40616c <ferror@plt+0x3a3c>
  406250:	str	x26, [x23]
  406254:	mov	x0, x21
  406258:	ldp	x19, x20, [sp, #16]
  40625c:	ldp	x21, x22, [sp, #32]
  406260:	ldp	x23, x24, [sp, #48]
  406264:	ldp	x25, x26, [sp, #64]
  406268:	ldp	x29, x30, [sp], #96
  40626c:	ret
  406270:	sxtw	x0, w19
  406274:	b	4060dc <ferror@plt+0x39ac>
  406278:	sxtw	x19, w26
  40627c:	add	x26, x21, x19
  406280:	b	406238 <ferror@plt+0x3b08>
  406284:	mov	x1, x25
  406288:	mov	x0, #0x0                   	// #0
  40628c:	b	4060e4 <ferror@plt+0x39b4>
  406290:	stp	x29, x30, [sp, #-32]!
  406294:	mov	x29, sp
  406298:	str	x19, [sp, #16]
  40629c:	mov	x19, x0
  4062a0:	b	4062ac <ferror@plt+0x3b7c>
  4062a4:	cmp	w0, #0xa
  4062a8:	b.eq	4062cc <ferror@plt+0x3b9c>  // b.none
  4062ac:	mov	x0, x19
  4062b0:	bl	4023a0 <fgetc@plt>
  4062b4:	cmn	w0, #0x1
  4062b8:	b.ne	4062a4 <ferror@plt+0x3b74>  // b.any
  4062bc:	mov	w0, #0x1                   	// #1
  4062c0:	ldr	x19, [sp, #16]
  4062c4:	ldp	x29, x30, [sp], #32
  4062c8:	ret
  4062cc:	mov	w0, #0x0                   	// #0
  4062d0:	ldr	x19, [sp, #16]
  4062d4:	ldp	x29, x30, [sp], #32
  4062d8:	ret
  4062dc:	nop
  4062e0:	stp	x29, x30, [sp, #-64]!
  4062e4:	mov	x29, sp
  4062e8:	stp	x19, x20, [sp, #16]
  4062ec:	adrp	x20, 417000 <ferror@plt+0x148d0>
  4062f0:	add	x20, x20, #0xdd0
  4062f4:	stp	x21, x22, [sp, #32]
  4062f8:	adrp	x21, 417000 <ferror@plt+0x148d0>
  4062fc:	add	x21, x21, #0xdc8
  406300:	sub	x20, x20, x21
  406304:	mov	w22, w0
  406308:	stp	x23, x24, [sp, #48]
  40630c:	mov	x23, x1
  406310:	mov	x24, x2
  406314:	bl	402100 <memcpy@plt-0x40>
  406318:	cmp	xzr, x20, asr #3
  40631c:	b.eq	406348 <ferror@plt+0x3c18>  // b.none
  406320:	asr	x20, x20, #3
  406324:	mov	x19, #0x0                   	// #0
  406328:	ldr	x3, [x21, x19, lsl #3]
  40632c:	mov	x2, x24
  406330:	add	x19, x19, #0x1
  406334:	mov	x1, x23
  406338:	mov	w0, w22
  40633c:	blr	x3
  406340:	cmp	x20, x19
  406344:	b.ne	406328 <ferror@plt+0x3bf8>  // b.any
  406348:	ldp	x19, x20, [sp, #16]
  40634c:	ldp	x21, x22, [sp, #32]
  406350:	ldp	x23, x24, [sp, #48]
  406354:	ldp	x29, x30, [sp], #64
  406358:	ret
  40635c:	nop
  406360:	ret
  406364:	nop
  406368:	adrp	x2, 418000 <ferror@plt+0x158d0>
  40636c:	mov	x1, #0x0                   	// #0
  406370:	ldr	x2, [x2, #776]
  406374:	b	402290 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406378 <.fini>:
  406378:	stp	x29, x30, [sp, #-16]!
  40637c:	mov	x29, sp
  406380:	ldp	x29, x30, [sp], #16
  406384:	ret
