{"0.1.0":{"info":{"author":"Louis Duret-Robert","author_email":"louisduret@gmail.com","bugtrack_url":null,"classifiers":[],"description_content_type":"text/markdown","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://github.com/Louis-DR/AnyV-Registers","keywords":"verilog,register,generator,fpga,asic,semiconductor,microelectronics,hardware,jinja2","license":"MIT","maintainer":"","maintainer_email":"","name":"anyv-registers","package_url":"https://pypi.org/project/anyv-registers/","platform":null,"project_url":"https://pypi.org/project/anyv-registers/","project_urls":{"Homepage":"https://github.com/Louis-DR/AnyV-Registers"},"provides_extra":null,"release_url":"https://pypi.org/project/anyv-registers/0.1.0/","requires_dist":["j2gpp","xmltodict"],"requires_python":"","summary":"A template-based hardware register bank generator","version":"0.1.0","yanked":false,"yanked_reason":null},"last_serial":22030001,"urls":[{"comment_text":"","digests":{"blake2b_256":"7591621865f9360f1a341dd87afe462f8f6bf6029595f5aa92306ad463aef524","md5":"3bce6af2ad4a3838ca4417758f5c1666","sha256":"737a9edd76d753f8923cf9da0bf7db807cd283ffcf63b3d5632aaa597e1777fe"},"downloads":-1,"filename":"anyv_registers-0.1.0-py3-none-any.whl","has_sig":false,"md5_digest":"3bce6af2ad4a3838ca4417758f5c1666","packagetype":"bdist_wheel","python_version":"py3","requires_python":null,"size":6288,"upload_time":"2024-02-25T13:44:24","upload_time_iso_8601":"2024-02-25T13:44:24.387065Z","url":"https://files.pythonhosted.org/packages/75/91/621865f9360f1a341dd87afe462f8f6bf6029595f5aa92306ad463aef524/anyv_registers-0.1.0-py3-none-any.whl","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}