Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: adder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "adder.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "adder"
Output Format                      : NGC
Target Device                      : xc6slx150-3-fgg484

---- Source Options
Top Module Name                    : adder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Sajjad\projects\Fall 99\DSD\dsdproject\FloatingMatrixMultiplier\adder.v" into library work
Parsing module <adder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <adder>.
WARNING:HDLCompiler:413 - "C:\Users\Sajjad\projects\Fall 99\DSD\dsdproject\FloatingMatrixMultiplier\adder.v" Line 162: Result of 32-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <adder>.
    Related source file is "C:\Users\Sajjad\projects\Fall 99\DSD\dsdproject\FloatingMatrixMultiplier\adder.v".
    Found 2-bit register for signal <state>.
    Found 32-bit register for signal <number1_copy>.
    Found 32-bit register for signal <number2_copy>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <result_ready>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_3_OUT> created at line 67.
    Found 9-bit subtractor for signal <GND_1_o_GND_1_o_sub_4_OUT> created at line 74.
    Found 24-bit subtractor for signal <GND_1_o_GND_1_o_sub_24_OUT> created at line 131.
    Found 24-bit adder for signal <n0176> created at line 129.
    Found 32-bit adder for signal <n0153> created at line 162.
    Found 23-bit shifter logical right for signal <PWR_1_o_GND_1_o_shift_right_12_OUT> created at line 93
    Found 24-bit shifter logical left for signal <n0154> created at line 164
WARNING:Xst:737 - Found 1-bit latch for signal <renorm_shift_80<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <renorm_shift_80<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <renorm_shift_80<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <renorm_shift_80<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <renorm_exp_80<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <renorm_exp_80<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 23-bit comparator greater for signal <number1_copy[22]_number2_copy[22]_LessThan_17_o> created at line 111
    Found 1-bit comparator equal for signal <number1_copy[31]_number2_copy[31]_equal_22_o> created at line 128
    Found 8-bit comparator greater for signal <number2_copy[30]_number1_copy[30]_LessThan_2_o> created at line 173
    Found 8-bit comparator greater for signal <number1_copy[30]_number2_copy[30]_LessThan_41_o> created at line 175
    Found 23-bit comparator greater for signal <number2_copy[22]_number1_copy[22]_LessThan_42_o> created at line 180
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
	inferred   6 Latch(s).
	inferred   5 Comparator(s).
	inferred  37 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
	inferred   1 Finite State Machine(s).
Unit <adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 24-bit addsub                                         : 1
 32-bit adder                                          : 1
 9-bit subtractor                                      : 2
# Registers                                            : 4
 1-bit register                                        : 2
 32-bit register                                       : 2
# Latches                                              : 6
 1-bit latch                                           : 6
# Comparators                                          : 5
 1-bit comparator equal                                : 1
 23-bit comparator greater                             : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 15
 23-bit 2-to-1 multiplexer                             : 7
 24-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 23-bit shifter logical right                          : 1
 24-bit shifter logical left                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <renorm_shift_80_3> (without init value) has a constant value of 0 in block <adder>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 24-bit addsub                                         : 1
 8-bit adder                                           : 1
 9-bit subtractor                                      : 2
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 5
 1-bit comparator equal                                : 1
 23-bit comparator greater                             : 2
 8-bit comparator greater                              : 2
# Multiplexers                                         : 37
 1-bit 2-to-1 multiplexer                              : 15
 23-bit 2-to-1 multiplexer                             : 7
 24-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 8
 4-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 23-bit shifter logical right                          : 1
 24-bit shifter logical left                           : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <renorm_shift_80_3> (without init value) has a constant value of 0 in block <adder>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------

Optimizing unit <adder> ...
INFO:Xst:2261 - The FF/Latch <state_FSM_FFd1> in Unit <adder> is equivalent to the following FF/Latch, which will be removed : <start> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block adder, actual ratio is 0.
FlipFlop number1_copy_31 has been replicated 1 time(s)
FlipFlop state_FSM_FFd1 has been replicated 5 time(s)
FlipFlop state_FSM_FFd2 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 76
 Flip-Flops                                            : 76

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : adder.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 546
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 27
#      LUT3                        : 63
#      LUT4                        : 91
#      LUT5                        : 103
#      LUT6                        : 138
#      MUXCY                       : 68
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 81
#      FDC                         : 76
#      LDE                         : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 100
#      IBUF                        : 67
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 6slx150fgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              81  out of  184304     0%  
 Number of Slice LUTs:                  423  out of  92152     0%  
    Number used as Logic:               423  out of  92152     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    428
   Number with an unused Flip Flop:     347  out of    428    81%  
   Number with an unused LUT:             5  out of    428     1%  
   Number of fully used LUT-FF pairs:    76  out of    428    17%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         101
 Number of bonded IOBs:                 101  out of    338    29%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
state_FSM_FFd1                     | NONE(renorm_exp_80_31) | 5     |
clk                                | BUFGP                  | 76    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.987ns (Maximum Frequency: 503.309MHz)
   Minimum input arrival time before clock: 4.155ns
   Maximum output required time after clock: 26.869ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.987ns (frequency: 503.309MHz)
  Total number of paths / destination ports: 218 / 76
-------------------------------------------------------------------------
Delay:               1.987ns (Levels of Logic = 1)
  Source:            state_FSM_FFd2_3 (FF)
  Destination:       number2_copy_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: state_FSM_FFd2_3 to number2_copy_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.233  state_FSM_FFd2_3 (state_FSM_FFd2_3)
     LUT5:I2->O            1   0.205   0.000  number2_copy_31_rstpot (number2_copy_31_rstpot)
     FDC:D                     0.102          number2_copy_31
    ----------------------------------------
    Total                      1.987ns (0.754ns logic, 1.233ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 218 / 152
-------------------------------------------------------------------------
Offset:              4.155ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       state_FSM_FFd1 (FF)
  Destination Clock: clk rising

  Data Path: reset to state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  reset_IBUF (reset_IBUF)
     INV:I->O             76   0.206   1.718  reset_inv1_INV_0 (reset_inv)
     FDC:CLR                   0.430          state_FSM_FFd2
    ----------------------------------------
    Total                      4.155ns (1.858ns logic, 2.297ns route)
                                       (44.7% logic, 55.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1312146581 / 33
-------------------------------------------------------------------------
Offset:              26.869ns (Levels of Logic = 51)
  Source:            number2_copy_25 (FF)
  Destination:       Result<10> (PAD)
  Source Clock:      clk rising

  Data Path: number2_copy_25 to Result<10>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.447   1.167  number2_copy_25 (number2_copy_25)
     LUT6:I0->O            2   0.203   0.981  number2_copy[30]_number1_copy[30]_LessThan_2_o2 (number2_copy[30]_number1_copy[30]_LessThan_2_o1)
     LUT6:I0->O            1   0.203   0.000  number2_copy[30]_number1_copy[30]_LessThan_2_o1_F (N57)
     MUXF7:I0->O           1   0.131   0.684  number2_copy[30]_number1_copy[30]_LessThan_2_o1 (number2_copy[30]_number1_copy[30]_LessThan_2_o2)
     LUT5:I3->O           89   0.203   2.033  number2_copy[30]_number1_copy[30]_LessThan_2_o21 (number2_copy[30]_number1_copy[30]_LessThan_2_o)
     LUT5:I2->O           28   0.205   1.579  Mmux_GND_1_o_GND_1_o_mux_10_OUT121 (GND_1_o_GND_1_o_mux_10_OUT<1>1)
     LUT5:I0->O            6   0.203   0.973  Sh1211 (Sh121)
     LUT6:I3->O            2   0.205   0.617  Sh2311 (Sh231)
     LUT6:I5->O            1   0.205   0.924  Mmux_number1_copy[22]_PWR_1_o_mux_13_OUT182 (Mmux_number1_copy[22]_PWR_1_o_mux_13_OUT181)
     LUT5:I0->O            1   0.203   0.580  Mmux_number1_copy[22]_PWR_1_o_mux_13_OUT184_SW0 (N55)
     LUT6:I5->O            5   0.205   0.943  Mmux_number1_copy[22]_PWR_1_o_mux_13_OUT184 (number1_copy[22]_PWR_1_o_mux_13_OUT<4>)
     LUT4:I1->O            1   0.205   0.000  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_lut<2> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_lut<2>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<2> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<3> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<4> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<5> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<6> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<7> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<8> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<9> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<9>)
     MUXCY:CI->O           1   0.213   0.580  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<10> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<10>)
     LUT6:I5->O           30   0.205   1.492  Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<11> (Mcompar_number1_copy[22]_number2_copy[22]_LessThan_17_o_cy<11>)
     LUT3:I0->O            2   0.205   0.616  Mmux_number1_copy[22]_number2_copy[22]_mux_18_OUT121 (number1_copy[22]_number2_copy[22]_mux_18_OUT<1>)
     MUXCY:DI->O           1   0.145   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<1> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<2> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<3> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<4> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<5> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<6> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<7> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<8> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<9> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<10> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<11> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<12> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<13> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<14> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<15> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<16> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<17> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<18> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<19> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<20> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<21> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<21>)
     MUXCY:CI->O           0   0.019   0.000  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<22> (Maddsub_GND_1_o_BUS_0001_mux_24_OUT_cy<22>)
     XORCY:CI->O           9   0.180   1.058  Maddsub_GND_1_o_BUS_0001_mux_24_OUT_xor<23> (GND_1_o_BUS_0001_mux_24_OUT<23>)
     LUT3:I0->O            5   0.205   1.079  Mmux_GND_1_o_GND_1_o_mux_25_OUT161 (GND_1_o_GND_1_o_mux_25_OUT<23>)
     LUT6:I0->O           24   0.203   1.517  Mmux_n0189161 (renorm_shift_80[3]_GND_1_o_mux_34_OUT<1>1)
     LUT6:I1->O            4   0.203   1.028  Sh7611 (Sh761)
     LUT6:I1->O            1   0.203   0.580  Mmux_Result2_SW0 (N23)
     LUT6:I5->O            1   0.205   0.579  Mmux_Result2 (Result_10_OBUF)
     OBUF:I->O                 2.571          Result_10_OBUF (Result<10>)
    ----------------------------------------
    Total                     26.869ns (7.860ns logic, 19.009ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'state_FSM_FFd1'
  Total number of paths / destination ports: 178 / 31
-------------------------------------------------------------------------
Offset:              8.583ns (Levels of Logic = 5)
  Source:            renorm_shift_80_0 (LATCH)
  Destination:       Result<2> (PAD)
  Source Clock:      state_FSM_FFd1 falling

  Data Path: renorm_shift_80_0 to Result<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              1   0.498   0.808  renorm_shift_80_0 (renorm_shift_80_0)
     LUT6:I3->O           35   0.205   1.699  renorm_shift_80[3]_GND_1_o_mux_34_OUT<0>11 (renorm_shift_80[3]_GND_1_o_mux_34_OUT<0>1)
     LUT6:I0->O            3   0.203   0.651  Sh7211 (Sh721)
     LUT5:I4->O            2   0.205   0.961  Sh722 (Sh72)
     LUT6:I1->O            1   0.203   0.579  Mmux_Result231 (Result_2_OBUF)
     OBUF:I->O                 2.571          Result_2_OBUF (Result<2>)
    ----------------------------------------
    Total                      8.583ns (3.885ns logic, 4.698ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.987|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock state_FSM_FFd1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |   20.748|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.39 secs
 
--> 

Total memory usage is 4485712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    2 (   0 filtered)

