
STM_BT_MOODLAMP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000066bc  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  0800685c  0800685c  0000785c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006afc  08006afc  0000809c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006afc  08006afc  00007afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006b04  08006b04  0000809c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b04  08006b04  00007b04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006b08  08006b08  00007b08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  08006b0c  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  2000009c  08006ba8  0000809c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  08006ba8  000083e8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013895  00000000  00000000  000080cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ed8  00000000  00000000  0001b961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001200  00000000  00000000  0001e840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e11  00000000  00000000  0001fa40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000194de  00000000  00000000  00020851  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000176f4  00000000  00000000  00039d2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098d8e  00000000  00000000  00051423  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ea1b1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000057b8  00000000  00000000  000ea1f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000ef9ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000009c 	.word	0x2000009c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006844 	.word	0x08006844

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a0 	.word	0x200000a0
 80001dc:	08006844 	.word	0x08006844

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08a      	sub	sp, #40	@ 0x28
 80005e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e2:	f107 0314 	add.w	r3, r7, #20
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
 80005f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f2:	2300      	movs	r3, #0
 80005f4:	613b      	str	r3, [r7, #16]
 80005f6:	4b2d      	ldr	r3, [pc, #180]	@ (80006ac <MX_GPIO_Init+0xd0>)
 80005f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005fa:	4a2c      	ldr	r2, [pc, #176]	@ (80006ac <MX_GPIO_Init+0xd0>)
 80005fc:	f043 0304 	orr.w	r3, r3, #4
 8000600:	6313      	str	r3, [r2, #48]	@ 0x30
 8000602:	4b2a      	ldr	r3, [pc, #168]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000606:	f003 0304 	and.w	r3, r3, #4
 800060a:	613b      	str	r3, [r7, #16]
 800060c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800060e:	2300      	movs	r3, #0
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	4b26      	ldr	r3, [pc, #152]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000616:	4a25      	ldr	r2, [pc, #148]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800061c:	6313      	str	r3, [r2, #48]	@ 0x30
 800061e:	4b23      	ldr	r3, [pc, #140]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000626:	60fb      	str	r3, [r7, #12]
 8000628:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062a:	2300      	movs	r3, #0
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	4b1f      	ldr	r3, [pc, #124]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000632:	4a1e      	ldr	r2, [pc, #120]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000634:	f043 0301 	orr.w	r3, r3, #1
 8000638:	6313      	str	r3, [r2, #48]	@ 0x30
 800063a:	4b1c      	ldr	r3, [pc, #112]	@ (80006ac <MX_GPIO_Init+0xd0>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	f003 0301 	and.w	r3, r3, #1
 8000642:	60bb      	str	r3, [r7, #8]
 8000644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000646:	2300      	movs	r3, #0
 8000648:	607b      	str	r3, [r7, #4]
 800064a:	4b18      	ldr	r3, [pc, #96]	@ (80006ac <MX_GPIO_Init+0xd0>)
 800064c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064e:	4a17      	ldr	r2, [pc, #92]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000650:	f043 0302 	orr.w	r3, r3, #2
 8000654:	6313      	str	r3, [r2, #48]	@ 0x30
 8000656:	4b15      	ldr	r3, [pc, #84]	@ (80006ac <MX_GPIO_Init+0xd0>)
 8000658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800065a:	f003 0302 	and.w	r3, r3, #2
 800065e:	607b      	str	r3, [r7, #4]
 8000660:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000662:	2200      	movs	r2, #0
 8000664:	2120      	movs	r1, #32
 8000666:	4812      	ldr	r0, [pc, #72]	@ (80006b0 <MX_GPIO_Init+0xd4>)
 8000668:	f001 fcb2 	bl	8001fd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800066c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000670:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000672:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000676:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000678:	2300      	movs	r3, #0
 800067a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800067c:	f107 0314 	add.w	r3, r7, #20
 8000680:	4619      	mov	r1, r3
 8000682:	480c      	ldr	r0, [pc, #48]	@ (80006b4 <MX_GPIO_Init+0xd8>)
 8000684:	f001 fb20 	bl	8001cc8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000688:	2320      	movs	r3, #32
 800068a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800068c:	2301      	movs	r3, #1
 800068e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000690:	2300      	movs	r3, #0
 8000692:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000694:	2300      	movs	r3, #0
 8000696:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000698:	f107 0314 	add.w	r3, r7, #20
 800069c:	4619      	mov	r1, r3
 800069e:	4804      	ldr	r0, [pc, #16]	@ (80006b0 <MX_GPIO_Init+0xd4>)
 80006a0:	f001 fb12 	bl	8001cc8 <HAL_GPIO_Init>

}
 80006a4:	bf00      	nop
 80006a6:	3728      	adds	r7, #40	@ 0x28
 80006a8:	46bd      	mov	sp, r7
 80006aa:	bd80      	pop	{r7, pc}
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40020000 	.word	0x40020000
 80006b4:	40020800 	.word	0x40020800

080006b8 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80006bc:	4b12      	ldr	r3, [pc, #72]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006be:	4a13      	ldr	r2, [pc, #76]	@ (800070c <MX_I2C1_Init+0x54>)
 80006c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80006c2:	4b11      	ldr	r3, [pc, #68]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006c4:	4a12      	ldr	r2, [pc, #72]	@ (8000710 <MX_I2C1_Init+0x58>)
 80006c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80006c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80006ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80006d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80006da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006dc:	4b0a      	ldr	r3, [pc, #40]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006de:	2200      	movs	r2, #0
 80006e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80006e2:	4b09      	ldr	r3, [pc, #36]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006e8:	4b07      	ldr	r3, [pc, #28]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006ee:	4b06      	ldr	r3, [pc, #24]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80006f4:	4804      	ldr	r0, [pc, #16]	@ (8000708 <MX_I2C1_Init+0x50>)
 80006f6:	f001 fc85 	bl	8002004 <HAL_I2C_Init>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	d001      	beq.n	8000704 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000700:	f000 fc34 	bl	8000f6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000704:	bf00      	nop
 8000706:	bd80      	pop	{r7, pc}
 8000708:	200000b8 	.word	0x200000b8
 800070c:	40005400 	.word	0x40005400
 8000710:	000186a0 	.word	0x000186a0

08000714 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b08a      	sub	sp, #40	@ 0x28
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	2200      	movs	r2, #0
 8000722:	601a      	str	r2, [r3, #0]
 8000724:	605a      	str	r2, [r3, #4]
 8000726:	609a      	str	r2, [r3, #8]
 8000728:	60da      	str	r2, [r3, #12]
 800072a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	4a19      	ldr	r2, [pc, #100]	@ (8000798 <HAL_I2C_MspInit+0x84>)
 8000732:	4293      	cmp	r3, r2
 8000734:	d12c      	bne.n	8000790 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	613b      	str	r3, [r7, #16]
 800073a:	4b18      	ldr	r3, [pc, #96]	@ (800079c <HAL_I2C_MspInit+0x88>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	4a17      	ldr	r2, [pc, #92]	@ (800079c <HAL_I2C_MspInit+0x88>)
 8000740:	f043 0302 	orr.w	r3, r3, #2
 8000744:	6313      	str	r3, [r2, #48]	@ 0x30
 8000746:	4b15      	ldr	r3, [pc, #84]	@ (800079c <HAL_I2C_MspInit+0x88>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	f003 0302 	and.w	r3, r3, #2
 800074e:	613b      	str	r3, [r7, #16]
 8000750:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000752:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000758:	2312      	movs	r3, #18
 800075a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	2300      	movs	r3, #0
 800075e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000760:	2303      	movs	r3, #3
 8000762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000764:	2304      	movs	r3, #4
 8000766:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	4619      	mov	r1, r3
 800076e:	480c      	ldr	r0, [pc, #48]	@ (80007a0 <HAL_I2C_MspInit+0x8c>)
 8000770:	f001 faaa 	bl	8001cc8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000774:	2300      	movs	r3, #0
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	4b08      	ldr	r3, [pc, #32]	@ (800079c <HAL_I2C_MspInit+0x88>)
 800077a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800077c:	4a07      	ldr	r2, [pc, #28]	@ (800079c <HAL_I2C_MspInit+0x88>)
 800077e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000782:	6413      	str	r3, [r2, #64]	@ 0x40
 8000784:	4b05      	ldr	r3, [pc, #20]	@ (800079c <HAL_I2C_MspInit+0x88>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000788:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800078c:	60fb      	str	r3, [r7, #12]
 800078e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000790:	bf00      	nop
 8000792:	3728      	adds	r7, #40	@ 0x28
 8000794:	46bd      	mov	sp, r7
 8000796:	bd80      	pop	{r7, pc}
 8000798:	40005400 	.word	0x40005400
 800079c:	40023800 	.word	0x40023800
 80007a0:	40020400 	.word	0x40020400

080007a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b08e      	sub	sp, #56	@ 0x38
 80007a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007aa:	f001 f853 	bl	8001854 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ae:	f000 f927 	bl	8000a00 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b2:	f7ff ff13 	bl	80005dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80007b6:	f000 ff43 	bl	8001640 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80007ba:	f000 ff6b 	bl	8001694 <MX_USART6_UART_Init>
  MX_I2C1_Init();
 80007be:	f7ff ff7b 	bl	80006b8 <MX_I2C1_Init>
  MX_TIM1_Init();
 80007c2:	f000 fec3 	bl	800154c <MX_TIM1_Init>
  MX_RTC_Init();
 80007c6:	f000 fd21 	bl	800120c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart2, &rx2char,1);
 80007ca:	2201      	movs	r2, #1
 80007cc:	4975      	ldr	r1, [pc, #468]	@ (80009a4 <main+0x200>)
 80007ce:	4876      	ldr	r0, [pc, #472]	@ (80009a8 <main+0x204>)
 80007d0:	f003 fdd3 	bl	800437a <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &btchar,1);
 80007d4:	2201      	movs	r2, #1
 80007d6:	4975      	ldr	r1, [pc, #468]	@ (80009ac <main+0x208>)
 80007d8:	4875      	ldr	r0, [pc, #468]	@ (80009b0 <main+0x20c>)
 80007da:	f003 fdce 	bl	800437a <HAL_UART_Receive_IT>
  printf("start main2()\r\n");
 80007de:	4875      	ldr	r0, [pc, #468]	@ (80009b4 <main+0x210>)
 80007e0:	f004 ff0e 	bl	8005600 <puts>
  HAL_TIM_Base_Start_IT(&htim1);
 80007e4:	4874      	ldr	r0, [pc, #464]	@ (80009b8 <main+0x214>)
 80007e6:	f003 f909 	bl	80039fc <HAL_TIM_Base_Start_IT>
  // -------------------------------------------LCD INIT START
  HAL_Delay(1000); // imsi
 80007ea:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007ee:	f001 f8a3 	bl	8001938 <HAL_Delay>
  lcd_init(&hi2c1);
 80007f2:	4872      	ldr	r0, [pc, #456]	@ (80009bc <main+0x218>)
 80007f4:	f000 fbc0 	bl	8000f78 <lcd_init>
  HAL_Delay(1000);
 80007f8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80007fc:	f001 f89c 	bl	8001938 <HAL_Delay>
  lcd_create_char(0, sunChar);
 8000800:	496f      	ldr	r1, [pc, #444]	@ (80009c0 <main+0x21c>)
 8000802:	2000      	movs	r0, #0
 8000804:	f000 fc2c 	bl	8001060 <lcd_create_char>
  lcd_create_char(1, cloudChar);
 8000808:	496e      	ldr	r1, [pc, #440]	@ (80009c4 <main+0x220>)
 800080a:	2001      	movs	r0, #1
 800080c:	f000 fc28 	bl	8001060 <lcd_create_char>
  lcd_create_char(2, fogChar);
 8000810:	496d      	ldr	r1, [pc, #436]	@ (80009c8 <main+0x224>)
 8000812:	2002      	movs	r0, #2
 8000814:	f000 fc24 	bl	8001060 <lcd_create_char>
  lcd_create_char(3, rainChar);
 8000818:	496c      	ldr	r1, [pc, #432]	@ (80009cc <main+0x228>)
 800081a:	2003      	movs	r0, #3
 800081c:	f000 fc20 	bl	8001060 <lcd_create_char>
  lcd_create_char(4, snowChar);
 8000820:	496b      	ldr	r1, [pc, #428]	@ (80009d0 <main+0x22c>)
 8000822:	2004      	movs	r0, #4
 8000824:	f000 fc1c 	bl	8001060 <lcd_create_char>
  lcd_create_char(5, moonChar);
 8000828:	496a      	ldr	r1, [pc, #424]	@ (80009d4 <main+0x230>)
 800082a:	2005      	movs	r0, #5
 800082c:	f000 fc18 	bl	8001060 <lcd_create_char>

  lcd_set_cursor(0,0);
 8000830:	2100      	movs	r1, #0
 8000832:	2000      	movs	r0, #0
 8000834:	f000 fbf4 	bl	8001020 <lcd_set_cursor>
  lcd_send_string("Rise:");
 8000838:	4867      	ldr	r0, [pc, #412]	@ (80009d8 <main+0x234>)
 800083a:	f000 fbdb 	bl	8000ff4 <lcd_send_string>
  lcd_set_cursor(1, 0);
 800083e:	2100      	movs	r1, #0
 8000840:	2001      	movs	r0, #1
 8000842:	f000 fbed 	bl	8001020 <lcd_set_cursor>
  lcd_send_string("set :");
 8000846:	4865      	ldr	r0, [pc, #404]	@ (80009dc <main+0x238>)
 8000848:	f000 fbd4 	bl	8000ff4 <lcd_send_string>


  ADDFLAG(flag, WEATHERFLAG);
 800084c:	4b64      	ldr	r3, [pc, #400]	@ (80009e0 <main+0x23c>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	b2db      	uxtb	r3, r3
 8000852:	f043 0302 	orr.w	r3, r3, #2
 8000856:	b2da      	uxtb	r2, r3
 8000858:	4b61      	ldr	r3, [pc, #388]	@ (80009e0 <main+0x23c>)
 800085a:	701a      	strb	r2, [r3, #0]
  ADDFLAG(flag, GETSUNFLAG);
 800085c:	4b60      	ldr	r3, [pc, #384]	@ (80009e0 <main+0x23c>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	f043 0301 	orr.w	r3, r3, #1
 8000866:	b2da      	uxtb	r2, r3
 8000868:	4b5d      	ldr	r3, [pc, #372]	@ (80009e0 <main+0x23c>)
 800086a:	701a      	strb	r2, [r3, #0]

  char sendBuf[CMD_SIZE]={0};
 800086c:	1d3b      	adds	r3, r7, #4
 800086e:	2232      	movs	r2, #50	@ 0x32
 8000870:	2100      	movs	r1, #0
 8000872:	4618      	mov	r0, r3
 8000874:	f004 ffc6 	bl	8005804 <memset>
  sprintf(sendBuf,"[LDH_SUN]GETTIME\n");
 8000878:	1d3b      	adds	r3, r7, #4
 800087a:	495a      	ldr	r1, [pc, #360]	@ (80009e4 <main+0x240>)
 800087c:	4618      	mov	r0, r3
 800087e:	f004 fec7 	bl	8005610 <siprintf>
  HAL_UART_Transmit(&huart6, (uint8_t *)sendBuf, strlen(sendBuf), 0xFFFF);
 8000882:	1d3b      	adds	r3, r7, #4
 8000884:	4618      	mov	r0, r3
 8000886:	f7ff fcb5 	bl	80001f4 <strlen>
 800088a:	4603      	mov	r3, r0
 800088c:	b29a      	uxth	r2, r3
 800088e:	1d39      	adds	r1, r7, #4
 8000890:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000894:	4846      	ldr	r0, [pc, #280]	@ (80009b0 <main+0x20c>)
 8000896:	f003 fce5 	bl	8004264 <HAL_UART_Transmit>
  HAL_Delay(100);
 800089a:	2064      	movs	r0, #100	@ 0x64
 800089c:	f001 f84c 	bl	8001938 <HAL_Delay>
		  lcd_replace_char(0,0,1,i);
		  HAL_Delay(1000);

	  }
	  */
	  if(rx2Flag)
 80008a0:	4b51      	ldr	r3, [pc, #324]	@ (80009e8 <main+0x244>)
 80008a2:	781b      	ldrb	r3, [r3, #0]
 80008a4:	b2db      	uxtb	r3, r3
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d006      	beq.n	80008b8 <main+0x114>
	  {
			printf("recv2 : %s\r\n",rx2Data);
 80008aa:	4950      	ldr	r1, [pc, #320]	@ (80009ec <main+0x248>)
 80008ac:	4850      	ldr	r0, [pc, #320]	@ (80009f0 <main+0x24c>)
 80008ae:	f004 fe3f 	bl	8005530 <iprintf>
			rx2Flag =0;
 80008b2:	4b4d      	ldr	r3, [pc, #308]	@ (80009e8 <main+0x244>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	701a      	strb	r2, [r3, #0]
	//	    HAL_UART_Transmit(&huart6, (uint8_t *)buf, strlen(buf), 0xFFFF);
	  }
	  if(btFlag)
 80008b8:	4b4e      	ldr	r3, [pc, #312]	@ (80009f4 <main+0x250>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d004      	beq.n	80008cc <main+0x128>
	  {
//		printf("bt : %s\r\n",btData);
			btFlag =0;
 80008c2:	4b4c      	ldr	r3, [pc, #304]	@ (80009f4 <main+0x250>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	701a      	strb	r2, [r3, #0]
			bluetooth_Event();
 80008c8:	f000 f906 	bl	8000ad8 <bluetooth_Event>
	  }


	  if(CHECKFLAG(flag, GETSUNFLAG)){
 80008cc:	4b44      	ldr	r3, [pc, #272]	@ (80009e0 <main+0x23c>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	b2db      	uxtb	r3, r3
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d01c      	beq.n	8000914 <main+0x170>
		  sprintf(sendBuf,"[LDH_SUN]GETSUN\n");
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	4946      	ldr	r1, [pc, #280]	@ (80009f8 <main+0x254>)
 80008de:	4618      	mov	r0, r3
 80008e0:	f004 fe96 	bl	8005610 <siprintf>
		  HAL_UART_Transmit(&huart6, (uint8_t *)sendBuf, strlen(sendBuf), 0xFFFF);
 80008e4:	1d3b      	adds	r3, r7, #4
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff fc84 	bl	80001f4 <strlen>
 80008ec:	4603      	mov	r3, r0
 80008ee:	b29a      	uxth	r2, r3
 80008f0:	1d39      	adds	r1, r7, #4
 80008f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80008f6:	482e      	ldr	r0, [pc, #184]	@ (80009b0 <main+0x20c>)
 80008f8:	f003 fcb4 	bl	8004264 <HAL_UART_Transmit>
		  CLEARFLAG(flag, GETSUNFLAG);
 80008fc:	4b38      	ldr	r3, [pc, #224]	@ (80009e0 <main+0x23c>)
 80008fe:	781b      	ldrb	r3, [r3, #0]
 8000900:	b2db      	uxtb	r3, r3
 8000902:	f023 0301 	bic.w	r3, r3, #1
 8000906:	b2da      	uxtb	r2, r3
 8000908:	4b35      	ldr	r3, [pc, #212]	@ (80009e0 <main+0x23c>)
 800090a:	701a      	strb	r2, [r3, #0]
		  HAL_Delay(100);
 800090c:	2064      	movs	r0, #100	@ 0x64
 800090e:	f001 f813 	bl	8001938 <HAL_Delay>
 8000912:	e7c5      	b.n	80008a0 <main+0xfc>
	  }
	  else if(CHECKFLAG(flag, GETTIMEFLAG)){
 8000914:	4b32      	ldr	r3, [pc, #200]	@ (80009e0 <main+0x23c>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	b2db      	uxtb	r3, r3
 800091a:	f003 0304 	and.w	r3, r3, #4
 800091e:	2b00      	cmp	r3, #0
 8000920:	d01c      	beq.n	800095c <main+0x1b8>
		  sprintf(sendBuf,"[LDH_SUN]GETTIME\n");
 8000922:	1d3b      	adds	r3, r7, #4
 8000924:	492f      	ldr	r1, [pc, #188]	@ (80009e4 <main+0x240>)
 8000926:	4618      	mov	r0, r3
 8000928:	f004 fe72 	bl	8005610 <siprintf>
		  HAL_UART_Transmit(&huart6, (uint8_t *)sendBuf, strlen(sendBuf), 0xFFFF);
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff fc60 	bl	80001f4 <strlen>
 8000934:	4603      	mov	r3, r0
 8000936:	b29a      	uxth	r2, r3
 8000938:	1d39      	adds	r1, r7, #4
 800093a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800093e:	481c      	ldr	r0, [pc, #112]	@ (80009b0 <main+0x20c>)
 8000940:	f003 fc90 	bl	8004264 <HAL_UART_Transmit>
		  HAL_Delay(100);
 8000944:	2064      	movs	r0, #100	@ 0x64
 8000946:	f000 fff7 	bl	8001938 <HAL_Delay>
		  CLEARFLAG(flag, GETTIMEFLAG);
 800094a:	4b25      	ldr	r3, [pc, #148]	@ (80009e0 <main+0x23c>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	b2db      	uxtb	r3, r3
 8000950:	f023 0304 	bic.w	r3, r3, #4
 8000954:	b2da      	uxtb	r2, r3
 8000956:	4b22      	ldr	r3, [pc, #136]	@ (80009e0 <main+0x23c>)
 8000958:	701a      	strb	r2, [r3, #0]
 800095a:	e7a1      	b.n	80008a0 <main+0xfc>
	  }
	  else if(CHECKFLAG(flag, WEATHERFLAG)){
 800095c:	4b20      	ldr	r3, [pc, #128]	@ (80009e0 <main+0x23c>)
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	b2db      	uxtb	r3, r3
 8000962:	f003 0302 	and.w	r3, r3, #2
 8000966:	2b00      	cmp	r3, #0
 8000968:	d09a      	beq.n	80008a0 <main+0xfc>
		  sprintf(sendBuf,"[LDH_SUN]GETWEATHER\n");
 800096a:	1d3b      	adds	r3, r7, #4
 800096c:	4923      	ldr	r1, [pc, #140]	@ (80009fc <main+0x258>)
 800096e:	4618      	mov	r0, r3
 8000970:	f004 fe4e 	bl	8005610 <siprintf>
		  HAL_UART_Transmit(&huart6, (uint8_t *)sendBuf, strlen(sendBuf), 0xFFFF);
 8000974:	1d3b      	adds	r3, r7, #4
 8000976:	4618      	mov	r0, r3
 8000978:	f7ff fc3c 	bl	80001f4 <strlen>
 800097c:	4603      	mov	r3, r0
 800097e:	b29a      	uxth	r2, r3
 8000980:	1d39      	adds	r1, r7, #4
 8000982:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000986:	480a      	ldr	r0, [pc, #40]	@ (80009b0 <main+0x20c>)
 8000988:	f003 fc6c 	bl	8004264 <HAL_UART_Transmit>
		  HAL_Delay(100);
 800098c:	2064      	movs	r0, #100	@ 0x64
 800098e:	f000 ffd3 	bl	8001938 <HAL_Delay>
		  CLEARFLAG(flag, WEATHERFLAG);
 8000992:	4b13      	ldr	r3, [pc, #76]	@ (80009e0 <main+0x23c>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	b2db      	uxtb	r3, r3
 8000998:	f023 0302 	bic.w	r3, r3, #2
 800099c:	b2da      	uxtb	r2, r3
 800099e:	4b10      	ldr	r3, [pc, #64]	@ (80009e0 <main+0x23c>)
 80009a0:	701a      	strb	r2, [r3, #0]
	  if(rx2Flag)
 80009a2:	e77d      	b.n	80008a0 <main+0xfc>
 80009a4:	2000010c 	.word	0x2000010c
 80009a8:	20000208 	.word	0x20000208
 80009ac:	20000143 	.word	0x20000143
 80009b0:	20000250 	.word	0x20000250
 80009b4:	0800685c 	.word	0x0800685c
 80009b8:	200001c0 	.word	0x200001c0
 80009bc:	200000b8 	.word	0x200000b8
 80009c0:	20000024 	.word	0x20000024
 80009c4:	20000014 	.word	0x20000014
 80009c8:	2000001c 	.word	0x2000001c
 80009cc:	20000004 	.word	0x20000004
 80009d0:	2000000c 	.word	0x2000000c
 80009d4:	2000002c 	.word	0x2000002c
 80009d8:	0800686c 	.word	0x0800686c
 80009dc:	08006874 	.word	0x08006874
 80009e0:	2000017b 	.word	0x2000017b
 80009e4:	0800687c 	.word	0x0800687c
 80009e8:	2000010d 	.word	0x2000010d
 80009ec:	20000110 	.word	0x20000110
 80009f0:	08006890 	.word	0x08006890
 80009f4:	20000142 	.word	0x20000142
 80009f8:	080068a0 	.word	0x080068a0
 80009fc:	080068b4 	.word	0x080068b4

08000a00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b094      	sub	sp, #80	@ 0x50
 8000a04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a06:	f107 0320 	add.w	r3, r7, #32
 8000a0a:	2230      	movs	r2, #48	@ 0x30
 8000a0c:	2100      	movs	r1, #0
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f004 fef8 	bl	8005804 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a14:	f107 030c 	add.w	r3, r7, #12
 8000a18:	2200      	movs	r2, #0
 8000a1a:	601a      	str	r2, [r3, #0]
 8000a1c:	605a      	str	r2, [r3, #4]
 8000a1e:	609a      	str	r2, [r3, #8]
 8000a20:	60da      	str	r2, [r3, #12]
 8000a22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a24:	2300      	movs	r3, #0
 8000a26:	60bb      	str	r3, [r7, #8]
 8000a28:	4b29      	ldr	r3, [pc, #164]	@ (8000ad0 <SystemClock_Config+0xd0>)
 8000a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a2c:	4a28      	ldr	r2, [pc, #160]	@ (8000ad0 <SystemClock_Config+0xd0>)
 8000a2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a32:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a34:	4b26      	ldr	r3, [pc, #152]	@ (8000ad0 <SystemClock_Config+0xd0>)
 8000a36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a3c:	60bb      	str	r3, [r7, #8]
 8000a3e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a40:	2300      	movs	r3, #0
 8000a42:	607b      	str	r3, [r7, #4]
 8000a44:	4b23      	ldr	r3, [pc, #140]	@ (8000ad4 <SystemClock_Config+0xd4>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	4a22      	ldr	r2, [pc, #136]	@ (8000ad4 <SystemClock_Config+0xd4>)
 8000a4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000a4e:	6013      	str	r3, [r2, #0]
 8000a50:	4b20      	ldr	r3, [pc, #128]	@ (8000ad4 <SystemClock_Config+0xd4>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000a58:	607b      	str	r3, [r7, #4]
 8000a5a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000a5c:	230a      	movs	r3, #10
 8000a5e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a60:	2301      	movs	r3, #1
 8000a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a64:	2310      	movs	r3, #16
 8000a66:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000a68:	2301      	movs	r3, #1
 8000a6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a70:	2300      	movs	r3, #0
 8000a72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000a74:	2310      	movs	r3, #16
 8000a76:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000a78:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000a7c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000a7e:	2304      	movs	r3, #4
 8000a80:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a82:	2304      	movs	r3, #4
 8000a84:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a86:	f107 0320 	add.w	r3, r7, #32
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f001 ff58 	bl	8002940 <HAL_RCC_OscConfig>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000a96:	f000 fa69 	bl	8000f6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a9a:	230f      	movs	r3, #15
 8000a9c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aa6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000aaa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aac:	2300      	movs	r3, #0
 8000aae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ab0:	f107 030c 	add.w	r3, r7, #12
 8000ab4:	2102      	movs	r1, #2
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	f002 f9ba 	bl	8002e30 <HAL_RCC_ClockConfig>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000ac2:	f000 fa53 	bl	8000f6c <Error_Handler>
  }
}
 8000ac6:	bf00      	nop
 8000ac8:	3750      	adds	r7, #80	@ 0x50
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40023800 	.word	0x40023800
 8000ad4:	40007000 	.word	0x40007000

08000ad8 <bluetooth_Event>:

/* USER CODE BEGIN 4 */
void bluetooth_Event()
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b0a6      	sub	sp, #152	@ 0x98
 8000adc:	af00      	add	r7, sp, #0

  int i=0;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  char * pToken;
  char * pArray[ARR_CNT]={0};
 8000ae4:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000ae8:	2200      	movs	r2, #0
 8000aea:	601a      	str	r2, [r3, #0]
 8000aec:	605a      	str	r2, [r3, #4]
 8000aee:	609a      	str	r2, [r3, #8]
 8000af0:	60da      	str	r2, [r3, #12]
 8000af2:	611a      	str	r2, [r3, #16]
 8000af4:	615a      	str	r2, [r3, #20]
 8000af6:	619a      	str	r2, [r3, #24]
  char recvBuf[CMD_SIZE]={0};
 8000af8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000afc:	2232      	movs	r2, #50	@ 0x32
 8000afe:	2100      	movs	r1, #0
 8000b00:	4618      	mov	r0, r3
 8000b02:	f004 fe7f 	bl	8005804 <memset>
  char sendBuf[CMD_SIZE]={0};
 8000b06:	f107 0308 	add.w	r3, r7, #8
 8000b0a:	2232      	movs	r2, #50	@ 0x32
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f004 fe78 	bl	8005804 <memset>
  strcpy(recvBuf,btData);
 8000b14:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b18:	498d      	ldr	r1, [pc, #564]	@ (8000d50 <bluetooth_Event+0x278>)
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f004 ff49 	bl	80059b2 <strcpy>

  printf("%s\r\n",btData);
 8000b20:	498b      	ldr	r1, [pc, #556]	@ (8000d50 <bluetooth_Event+0x278>)
 8000b22:	488c      	ldr	r0, [pc, #560]	@ (8000d54 <bluetooth_Event+0x27c>)
 8000b24:	f004 fd04 	bl	8005530 <iprintf>

  pToken = strtok(recvBuf,"[@]");
 8000b28:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000b2c:	498a      	ldr	r1, [pc, #552]	@ (8000d58 <bluetooth_Event+0x280>)
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f004 fe70 	bl	8005814 <strtok>
 8000b34:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
  while(pToken != NULL)
 8000b38:	e017      	b.n	8000b6a <bluetooth_Event+0x92>
  {
    pArray[i] =  pToken;
 8000b3a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000b3e:	009b      	lsls	r3, r3, #2
 8000b40:	3398      	adds	r3, #152	@ 0x98
 8000b42:	443b      	add	r3, r7
 8000b44:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000b48:	f843 2c28 	str.w	r2, [r3, #-40]
    if(++i >= ARR_CNT)
 8000b4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000b50:	3301      	adds	r3, #1
 8000b52:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8000b56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8000b5a:	2b06      	cmp	r3, #6
 8000b5c:	dc0a      	bgt.n	8000b74 <bluetooth_Event+0x9c>
      break;
    pToken = strtok(NULL,"[@]");
 8000b5e:	497e      	ldr	r1, [pc, #504]	@ (8000d58 <bluetooth_Event+0x280>)
 8000b60:	2000      	movs	r0, #0
 8000b62:	f004 fe57 	bl	8005814 <strtok>
 8000b66:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
  while(pToken != NULL)
 8000b6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8000b6e:	2b00      	cmp	r3, #0
 8000b70:	d1e3      	bne.n	8000b3a <bluetooth_Event+0x62>
 8000b72:	e000      	b.n	8000b76 <bluetooth_Event+0x9e>
      break;
 8000b74:	bf00      	nop
  }
//  printf("pArray[0] : %s\r\n",pArray[0]);
//  printf("pArray[1] : %s\r\n",pArray[1]);
//  printf("pArray[2] : %s\r\n",pArray[2]);
  if(!strcmp(pArray[1],"GETWEATHER"))
 8000b76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000b78:	4978      	ldr	r1, [pc, #480]	@ (8000d5c <bluetooth_Event+0x284>)
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff fb30 	bl	80001e0 <strcmp>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d152      	bne.n	8000c2c <bluetooth_Event+0x154>
  {
		  lcd_set_cursor(0, LCDTEMP_WEATH);
 8000b86:	210b      	movs	r1, #11
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f000 fa49 	bl	8001020 <lcd_set_cursor>
		  lcd_send_string("T:");
 8000b8e:	4874      	ldr	r0, [pc, #464]	@ (8000d60 <bluetooth_Event+0x288>)
 8000b90:	f000 fa30 	bl	8000ff4 <lcd_send_string>
		  lcd_set_cursor(0,LCDTEMP_WEATH_VALUE);
 8000b94:	210d      	movs	r1, #13
 8000b96:	2000      	movs	r0, #0
 8000b98:	f000 fa42 	bl	8001020 <lcd_set_cursor>
		  lcd_send_string(pArray[3]);
 8000b9c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	f000 fa28 	bl	8000ff4 <lcd_send_string>

		  lcd_set_cursor(1, LCDTEMP_WEATH);
 8000ba4:	210b      	movs	r1, #11
 8000ba6:	2001      	movs	r0, #1
 8000ba8:	f000 fa3a 	bl	8001020 <lcd_set_cursor>
		  lcd_send_string("W:");
 8000bac:	486d      	ldr	r0, [pc, #436]	@ (8000d64 <bluetooth_Event+0x28c>)
 8000bae:	f000 fa21 	bl	8000ff4 <lcd_send_string>

		  lcd_set_cursor(1,LCDTEMP_WEATH_VALUE);
 8000bb2:	210d      	movs	r1, #13
 8000bb4:	2001      	movs	r0, #1
 8000bb6:	f000 fa33 	bl	8001020 <lcd_set_cursor>

		  RTC_DateTypeDef sDate;
		  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000bba:	2200      	movs	r2, #0
 8000bbc:	496a      	ldr	r1, [pc, #424]	@ (8000d68 <bluetooth_Event+0x290>)
 8000bbe:	486b      	ldr	r0, [pc, #428]	@ (8000d6c <bluetooth_Event+0x294>)
 8000bc0:	f002 fd61 	bl	8003686 <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000bc4:	1d3b      	adds	r3, r7, #4
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4868      	ldr	r0, [pc, #416]	@ (8000d6c <bluetooth_Event+0x294>)
 8000bcc:	f002 fdb9 	bl	8003742 <HAL_RTC_GetDate>
		  if(((sunriseTime >= sTime.Hours) && (sunriseMin > sTime.Minutes)) ||
 8000bd0:	4b65      	ldr	r3, [pc, #404]	@ (8000d68 <bluetooth_Event+0x290>)
 8000bd2:	781a      	ldrb	r2, [r3, #0]
 8000bd4:	4b66      	ldr	r3, [pc, #408]	@ (8000d70 <bluetooth_Event+0x298>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	429a      	cmp	r2, r3
 8000bdc:	d806      	bhi.n	8000bec <bluetooth_Event+0x114>
 8000bde:	4b62      	ldr	r3, [pc, #392]	@ (8000d68 <bluetooth_Event+0x290>)
 8000be0:	785a      	ldrb	r2, [r3, #1]
 8000be2:	4b64      	ldr	r3, [pc, #400]	@ (8000d74 <bluetooth_Event+0x29c>)
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	429a      	cmp	r2, r3
 8000bea:	d30d      	bcc.n	8000c08 <bluetooth_Event+0x130>
		     ((sunsetTime <= sTime.Hours)  && (sunsetMin < sTime.Minutes))  ){
 8000bec:	4b5e      	ldr	r3, [pc, #376]	@ (8000d68 <bluetooth_Event+0x290>)
 8000bee:	781a      	ldrb	r2, [r3, #0]
 8000bf0:	4b61      	ldr	r3, [pc, #388]	@ (8000d78 <bluetooth_Event+0x2a0>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	b2db      	uxtb	r3, r3
		  if(((sunriseTime >= sTime.Hours) && (sunriseMin > sTime.Minutes)) ||
 8000bf6:	429a      	cmp	r2, r3
 8000bf8:	d30d      	bcc.n	8000c16 <bluetooth_Event+0x13e>
		     ((sunsetTime <= sTime.Hours)  && (sunsetMin < sTime.Minutes))  ){
 8000bfa:	4b5b      	ldr	r3, [pc, #364]	@ (8000d68 <bluetooth_Event+0x290>)
 8000bfc:	785a      	ldrb	r2, [r3, #1]
 8000bfe:	4b5f      	ldr	r3, [pc, #380]	@ (8000d7c <bluetooth_Event+0x2a4>)
 8000c00:	781b      	ldrb	r3, [r3, #0]
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d906      	bls.n	8000c16 <bluetooth_Event+0x13e>

			  lcd_replace_char(1,LCDTEMP_WEATH_VALUE , LCDTEMP_WEATH_VALUE+1, 5);
 8000c08:	2305      	movs	r3, #5
 8000c0a:	220e      	movs	r2, #14
 8000c0c:	210d      	movs	r1, #13
 8000c0e:	2001      	movs	r0, #1
 8000c10:	f000 fa50 	bl	80010b4 <lcd_replace_char>
 8000c14:	e00a      	b.n	8000c2c <bluetooth_Event+0x154>
		  }
		  else
			  lcd_replace_char(1,LCDTEMP_WEATH_VALUE , LCDTEMP_WEATH_VALUE+1, (uint8_t)atoi(pArray[2]));
 8000c16:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f004 fb3f 	bl	800529c <atoi>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	220e      	movs	r2, #14
 8000c24:	210d      	movs	r1, #13
 8000c26:	2001      	movs	r0, #1
 8000c28:	f000 fa44 	bl	80010b4 <lcd_replace_char>

		  //printf("firstgetsun %d %d %d",sTime.Minutes, sTime.Hours,atoi(pArray[2]));

  }
  if(!strcmp(pArray[1],"GETSUN"))
 8000c2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000c2e:	4954      	ldr	r1, [pc, #336]	@ (8000d80 <bluetooth_Event+0x2a8>)
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff fad5 	bl	80001e0 <strcmp>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d15e      	bne.n	8000cfa <bluetooth_Event+0x222>
  {
	  for(int i = 0; i < 2;i++){
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000c42:	e034      	b.n	8000cae <bluetooth_Event+0x1d6>

		  lcd_set_cursor(i, LCDTEXTSUN);
 8000c44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	2105      	movs	r1, #5
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f000 f9e7 	bl	8001020 <lcd_set_cursor>
		  lcd_send_string(pArray[2+2*i]);
 8000c52:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000c56:	3301      	adds	r3, #1
 8000c58:	005b      	lsls	r3, r3, #1
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	3398      	adds	r3, #152	@ 0x98
 8000c5e:	443b      	add	r3, r7
 8000c60:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8000c64:	4618      	mov	r0, r3
 8000c66:	f000 f9c5 	bl	8000ff4 <lcd_send_string>
		  lcd_set_cursor(i,LCDTEXTSUN+LCDTEXTTIME);
 8000c6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000c6e:	b2db      	uxtb	r3, r3
 8000c70:	2107      	movs	r1, #7
 8000c72:	4618      	mov	r0, r3
 8000c74:	f000 f9d4 	bl	8001020 <lcd_set_cursor>
		  lcd_send_string(":");
 8000c78:	4842      	ldr	r0, [pc, #264]	@ (8000d84 <bluetooth_Event+0x2ac>)
 8000c7a:	f000 f9bb 	bl	8000ff4 <lcd_send_string>
		  lcd_set_cursor(i,LCDTEXTSUN+LCDTEXTTIME+LCDTEXTOTHER);
 8000c7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	2108      	movs	r1, #8
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 f9ca 	bl	8001020 <lcd_set_cursor>
		  lcd_send_string(pArray[3+2*i]);
 8000c8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000c90:	005b      	lsls	r3, r3, #1
 8000c92:	3303      	adds	r3, #3
 8000c94:	009b      	lsls	r3, r3, #2
 8000c96:	3398      	adds	r3, #152	@ 0x98
 8000c98:	443b      	add	r3, r7
 8000c9a:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f000 f9a8 	bl	8000ff4 <lcd_send_string>
	  for(int i = 0; i < 2;i++){
 8000ca4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000ca8:	3301      	adds	r3, #1
 8000caa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8000cae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000cb2:	2b01      	cmp	r3, #1
 8000cb4:	ddc6      	ble.n	8000c44 <bluetooth_Event+0x16c>
	  }

	  sunriseTime = atoi(pArray[2]);
 8000cb6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f004 faef 	bl	800529c <atoi>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	b2da      	uxtb	r2, r3
 8000cc2:	4b2b      	ldr	r3, [pc, #172]	@ (8000d70 <bluetooth_Event+0x298>)
 8000cc4:	701a      	strb	r2, [r3, #0]
	  sunriseMin = atoi(pArray[3]);
 8000cc6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f004 fae7 	bl	800529c <atoi>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	b2da      	uxtb	r2, r3
 8000cd2:	4b28      	ldr	r3, [pc, #160]	@ (8000d74 <bluetooth_Event+0x29c>)
 8000cd4:	701a      	strb	r2, [r3, #0]
	  sunsetTime = atoi(pArray[4]);
 8000cd6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f004 fade 	bl	800529c <atoi>
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	b2da      	uxtb	r2, r3
 8000ce4:	4b24      	ldr	r3, [pc, #144]	@ (8000d78 <bluetooth_Event+0x2a0>)
 8000ce6:	701a      	strb	r2, [r3, #0]
	  sunsetMin = atoi(pArray[5]);
 8000ce8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000cec:	4618      	mov	r0, r3
 8000cee:	f004 fad5 	bl	800529c <atoi>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	b2da      	uxtb	r2, r3
 8000cf6:	4b21      	ldr	r3, [pc, #132]	@ (8000d7c <bluetooth_Event+0x2a4>)
 8000cf8:	701a      	strb	r2, [r3, #0]
  }
  if(!strcmp(pArray[1],"GETTIME"))
 8000cfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8000cfc:	4922      	ldr	r1, [pc, #136]	@ (8000d88 <bluetooth_Event+0x2b0>)
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff fa6e 	bl	80001e0 <strcmp>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d11d      	bne.n	8000d46 <bluetooth_Event+0x26e>
  {
	  sTime.Hours = atoi(pArray[2]);
 8000d0a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	f004 fac5 	bl	800529c <atoi>
 8000d12:	4603      	mov	r3, r0
 8000d14:	b2da      	uxtb	r2, r3
 8000d16:	4b14      	ldr	r3, [pc, #80]	@ (8000d68 <bluetooth_Event+0x290>)
 8000d18:	701a      	strb	r2, [r3, #0]
	  sTime.Minutes = atoi(pArray[3]);
 8000d1a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	f004 fabd 	bl	800529c <atoi>
 8000d22:	4603      	mov	r3, r0
 8000d24:	b2da      	uxtb	r2, r3
 8000d26:	4b10      	ldr	r3, [pc, #64]	@ (8000d68 <bluetooth_Event+0x290>)
 8000d28:	705a      	strb	r2, [r3, #1]
	  sTime.Seconds = atoi(pArray[4]);
 8000d2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f004 fab4 	bl	800529c <atoi>
 8000d34:	4603      	mov	r3, r0
 8000d36:	b2da      	uxtb	r2, r3
 8000d38:	4b0b      	ldr	r3, [pc, #44]	@ (8000d68 <bluetooth_Event+0x290>)
 8000d3a:	709a      	strb	r2, [r3, #2]
	  HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	490a      	ldr	r1, [pc, #40]	@ (8000d68 <bluetooth_Event+0x290>)
 8000d40:	480a      	ldr	r0, [pc, #40]	@ (8000d6c <bluetooth_Event+0x294>)
 8000d42:	f002 fc06 	bl	8003552 <HAL_RTC_SetTime>
	  //printf("current hours : %d\n", sTime.Hours);
  }


}
 8000d46:	bf00      	nop
 8000d48:	3798      	adds	r7, #152	@ 0x98
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000144 	.word	0x20000144
 8000d54:	080068cc 	.word	0x080068cc
 8000d58:	080068d4 	.word	0x080068d4
 8000d5c:	080068d8 	.word	0x080068d8
 8000d60:	080068e4 	.word	0x080068e4
 8000d64:	080068e8 	.word	0x080068e8
 8000d68:	2000017c 	.word	0x2000017c
 8000d6c:	2000019c 	.word	0x2000019c
 8000d70:	20000002 	.word	0x20000002
 8000d74:	20000003 	.word	0x20000003
 8000d78:	20000000 	.word	0x20000000
 8000d7c:	20000001 	.word	0x20000001
 8000d80:	080068ec 	.word	0x080068ec
 8000d84:	080068f4 	.word	0x080068f4
 8000d88:	080068f8 	.word	0x080068f8

08000d8c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART6 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000d94:	1d39      	adds	r1, r7, #4
 8000d96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	4803      	ldr	r0, [pc, #12]	@ (8000dac <__io_putchar+0x20>)
 8000d9e:	f003 fa61 	bl	8004264 <HAL_UART_Transmit>

  return ch;
 8000da2:	687b      	ldr	r3, [r7, #4]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20000208 	.word	0x20000208

08000db0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a2e      	ldr	r2, [pc, #184]	@ (8000e78 <HAL_UART_RxCpltCallback+0xc8>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d128      	bne.n	8000e14 <HAL_UART_RxCpltCallback+0x64>
    {
    	static int i=0;
    	rx2Data[i] = rx2char;
 8000dc2:	4b2e      	ldr	r3, [pc, #184]	@ (8000e7c <HAL_UART_RxCpltCallback+0xcc>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a2e      	ldr	r2, [pc, #184]	@ (8000e80 <HAL_UART_RxCpltCallback+0xd0>)
 8000dc8:	7811      	ldrb	r1, [r2, #0]
 8000dca:	4a2e      	ldr	r2, [pc, #184]	@ (8000e84 <HAL_UART_RxCpltCallback+0xd4>)
 8000dcc:	54d1      	strb	r1, [r2, r3]
    	if((rx2Data[i] == '\r')||(btData[i] == '\n'))
 8000dce:	4b2b      	ldr	r3, [pc, #172]	@ (8000e7c <HAL_UART_RxCpltCallback+0xcc>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a2c      	ldr	r2, [pc, #176]	@ (8000e84 <HAL_UART_RxCpltCallback+0xd4>)
 8000dd4:	5cd3      	ldrb	r3, [r2, r3]
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	2b0d      	cmp	r3, #13
 8000dda:	d005      	beq.n	8000de8 <HAL_UART_RxCpltCallback+0x38>
 8000ddc:	4b27      	ldr	r3, [pc, #156]	@ (8000e7c <HAL_UART_RxCpltCallback+0xcc>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a29      	ldr	r2, [pc, #164]	@ (8000e88 <HAL_UART_RxCpltCallback+0xd8>)
 8000de2:	5cd3      	ldrb	r3, [r2, r3]
 8000de4:	2b0a      	cmp	r3, #10
 8000de6:	d10b      	bne.n	8000e00 <HAL_UART_RxCpltCallback+0x50>
    	{
    		rx2Data[i] = '\0';
 8000de8:	4b24      	ldr	r3, [pc, #144]	@ (8000e7c <HAL_UART_RxCpltCallback+0xcc>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a25      	ldr	r2, [pc, #148]	@ (8000e84 <HAL_UART_RxCpltCallback+0xd4>)
 8000dee:	2100      	movs	r1, #0
 8000df0:	54d1      	strb	r1, [r2, r3]
    		rx2Flag = 1;
 8000df2:	4b26      	ldr	r3, [pc, #152]	@ (8000e8c <HAL_UART_RxCpltCallback+0xdc>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8000df8:	4b20      	ldr	r3, [pc, #128]	@ (8000e7c <HAL_UART_RxCpltCallback+0xcc>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	e004      	b.n	8000e0a <HAL_UART_RxCpltCallback+0x5a>
    	}
    	else
    	{
    		i++;
 8000e00:	4b1e      	ldr	r3, [pc, #120]	@ (8000e7c <HAL_UART_RxCpltCallback+0xcc>)
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	3301      	adds	r3, #1
 8000e06:	4a1d      	ldr	r2, [pc, #116]	@ (8000e7c <HAL_UART_RxCpltCallback+0xcc>)
 8000e08:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(&huart2, &rx2char,1);
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	491c      	ldr	r1, [pc, #112]	@ (8000e80 <HAL_UART_RxCpltCallback+0xd0>)
 8000e0e:	4820      	ldr	r0, [pc, #128]	@ (8000e90 <HAL_UART_RxCpltCallback+0xe0>)
 8000e10:	f003 fab3 	bl	800437a <HAL_UART_Receive_IT>
    }
    if(huart->Instance == USART6)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a1e      	ldr	r2, [pc, #120]	@ (8000e94 <HAL_UART_RxCpltCallback+0xe4>)
 8000e1a:	4293      	cmp	r3, r2
 8000e1c:	d127      	bne.n	8000e6e <HAL_UART_RxCpltCallback+0xbe>
    {
    	static int i=0;
    	btData[i] = btchar;
 8000e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8000e98 <HAL_UART_RxCpltCallback+0xe8>)
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	4a1e      	ldr	r2, [pc, #120]	@ (8000e9c <HAL_UART_RxCpltCallback+0xec>)
 8000e24:	7811      	ldrb	r1, [r2, #0]
 8000e26:	4a18      	ldr	r2, [pc, #96]	@ (8000e88 <HAL_UART_RxCpltCallback+0xd8>)
 8000e28:	54d1      	strb	r1, [r2, r3]
    	if((btData[i] == '\n') || btData[i] == '\r')
 8000e2a:	4b1b      	ldr	r3, [pc, #108]	@ (8000e98 <HAL_UART_RxCpltCallback+0xe8>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a16      	ldr	r2, [pc, #88]	@ (8000e88 <HAL_UART_RxCpltCallback+0xd8>)
 8000e30:	5cd3      	ldrb	r3, [r2, r3]
 8000e32:	2b0a      	cmp	r3, #10
 8000e34:	d005      	beq.n	8000e42 <HAL_UART_RxCpltCallback+0x92>
 8000e36:	4b18      	ldr	r3, [pc, #96]	@ (8000e98 <HAL_UART_RxCpltCallback+0xe8>)
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	4a13      	ldr	r2, [pc, #76]	@ (8000e88 <HAL_UART_RxCpltCallback+0xd8>)
 8000e3c:	5cd3      	ldrb	r3, [r2, r3]
 8000e3e:	2b0d      	cmp	r3, #13
 8000e40:	d10b      	bne.n	8000e5a <HAL_UART_RxCpltCallback+0xaa>
    	{
    		btData[i] = '\0';
 8000e42:	4b15      	ldr	r3, [pc, #84]	@ (8000e98 <HAL_UART_RxCpltCallback+0xe8>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4a10      	ldr	r2, [pc, #64]	@ (8000e88 <HAL_UART_RxCpltCallback+0xd8>)
 8000e48:	2100      	movs	r1, #0
 8000e4a:	54d1      	strb	r1, [r2, r3]
    		btFlag = 1;
 8000e4c:	4b14      	ldr	r3, [pc, #80]	@ (8000ea0 <HAL_UART_RxCpltCallback+0xf0>)
 8000e4e:	2201      	movs	r2, #1
 8000e50:	701a      	strb	r2, [r3, #0]
    		i = 0;
 8000e52:	4b11      	ldr	r3, [pc, #68]	@ (8000e98 <HAL_UART_RxCpltCallback+0xe8>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	e004      	b.n	8000e64 <HAL_UART_RxCpltCallback+0xb4>
    	}
    	else
    	{
    		i++;
 8000e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e98 <HAL_UART_RxCpltCallback+0xe8>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	3301      	adds	r3, #1
 8000e60:	4a0d      	ldr	r2, [pc, #52]	@ (8000e98 <HAL_UART_RxCpltCallback+0xe8>)
 8000e62:	6013      	str	r3, [r2, #0]
    	}
    	HAL_UART_Receive_IT(&huart6, &btchar,1);
 8000e64:	2201      	movs	r2, #1
 8000e66:	490d      	ldr	r1, [pc, #52]	@ (8000e9c <HAL_UART_RxCpltCallback+0xec>)
 8000e68:	480e      	ldr	r0, [pc, #56]	@ (8000ea4 <HAL_UART_RxCpltCallback+0xf4>)
 8000e6a:	f003 fa86 	bl	800437a <HAL_UART_Receive_IT>
    }
}
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40004400 	.word	0x40004400
 8000e7c:	20000190 	.word	0x20000190
 8000e80:	2000010c 	.word	0x2000010c
 8000e84:	20000110 	.word	0x20000110
 8000e88:	20000144 	.word	0x20000144
 8000e8c:	2000010d 	.word	0x2000010d
 8000e90:	20000208 	.word	0x20000208
 8000e94:	40011400 	.word	0x40011400
 8000e98:	20000194 	.word	0x20000194
 8000e9c:	20000143 	.word	0x20000143
 8000ea0:	20000142 	.word	0x20000142
 8000ea4:	20000250 	.word	0x20000250

08000ea8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM1)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a27      	ldr	r2, [pc, #156]	@ (8000f54 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d145      	bne.n	8000f46 <HAL_TIM_PeriodElapsedCallback+0x9e>
    {
        weatherCounter++;
 8000eba:	4b27      	ldr	r3, [pc, #156]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000ebc:	881b      	ldrh	r3, [r3, #0]
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	b29a      	uxth	r2, r3
 8000ec4:	4b24      	ldr	r3, [pc, #144]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000ec6:	801a      	strh	r2, [r3, #0]
        if(weatherCounter >= GETWEATHER) // 600 = 10
 8000ec8:	4b23      	ldr	r3, [pc, #140]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000eca:	881b      	ldrh	r3, [r3, #0]
 8000ecc:	b29b      	uxth	r3, r3
 8000ece:	2b3b      	cmp	r3, #59	@ 0x3b
 8000ed0:	d915      	bls.n	8000efe <HAL_TIM_PeriodElapsedCallback+0x56>
        {
            weatherCounter = 0;
 8000ed2:	4b21      	ldr	r3, [pc, #132]	@ (8000f58 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	801a      	strh	r2, [r3, #0]
            ADDFLAG(flag, WEATHERFLAG);
 8000ed8:	4b20      	ldr	r3, [pc, #128]	@ (8000f5c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	f043 0302 	orr.w	r3, r3, #2
 8000ee2:	b2da      	uxtb	r2, r3
 8000ee4:	4b1d      	ldr	r3, [pc, #116]	@ (8000f5c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000ee6:	701a      	strb	r2, [r3, #0]
        	timeCounter =0;
 8000ee8:	4b1d      	ldr	r3, [pc, #116]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	801a      	strh	r2, [r3, #0]
        	ADDFLAG(flag, GETTIMEFLAG);
 8000eee:	4b1b      	ldr	r3, [pc, #108]	@ (8000f5c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000ef0:	781b      	ldrb	r3, [r3, #0]
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	f043 0304 	orr.w	r3, r3, #4
 8000ef8:	b2da      	uxtb	r2, r3
 8000efa:	4b18      	ldr	r3, [pc, #96]	@ (8000f5c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000efc:	701a      	strb	r2, [r3, #0]
        }

        if(timeCounter >= GETTIME)
 8000efe:	4b18      	ldr	r3, [pc, #96]	@ (8000f60 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8000f00:	881b      	ldrh	r3, [r3, #0]
        {

        }

        if(sTime.Hours == 0 && sTime.Minutes == 0 && sunSentToday == 0)
 8000f02:	4b18      	ldr	r3, [pc, #96]	@ (8000f64 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d112      	bne.n	8000f30 <HAL_TIM_PeriodElapsedCallback+0x88>
 8000f0a:	4b16      	ldr	r3, [pc, #88]	@ (8000f64 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000f0c:	785b      	ldrb	r3, [r3, #1]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d10e      	bne.n	8000f30 <HAL_TIM_PeriodElapsedCallback+0x88>
 8000f12:	4b15      	ldr	r3, [pc, #84]	@ (8000f68 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d10a      	bne.n	8000f30 <HAL_TIM_PeriodElapsedCallback+0x88>
        {
        	ADDFLAG(flag, GETSUNFLAG);
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	f043 0301 	orr.w	r3, r3, #1
 8000f24:	b2da      	uxtb	r2, r3
 8000f26:	4b0d      	ldr	r3, [pc, #52]	@ (8000f5c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8000f28:	701a      	strb	r2, [r3, #0]
        	sunSentToday = 1;
 8000f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f68 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	701a      	strb	r2, [r3, #0]
        }
        if(sTime.Hours != 0 || sTime.Minutes != 0)
 8000f30:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d103      	bne.n	8000f40 <HAL_TIM_PeriodElapsedCallback+0x98>
 8000f38:	4b0a      	ldr	r3, [pc, #40]	@ (8000f64 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8000f3a:	785b      	ldrb	r3, [r3, #1]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d002      	beq.n	8000f46 <HAL_TIM_PeriodElapsedCallback+0x9e>
        {
        	sunSentToday = 0;
 8000f40:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	40010000 	.word	0x40010000
 8000f58:	20000176 	.word	0x20000176
 8000f5c:	2000017b 	.word	0x2000017b
 8000f60:	20000178 	.word	0x20000178
 8000f64:	2000017c 	.word	0x2000017c
 8000f68:	2000017a 	.word	0x2000017a

08000f6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f70:	b672      	cpsid	i
}
 8000f72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f74:	bf00      	nop
 8000f76:	e7fd      	b.n	8000f74 <Error_Handler+0x8>

08000f78 <lcd_init>:

void lcd_send_raw_cmd(uint8_t cmd);
void lcd_send_internal(uint8_t data, uint8_t flags);
void lcd_send_cmd(uint8_t cmd);

void lcd_init(I2C_HandleTypeDef *hi2c) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b084      	sub	sp, #16
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
	lcd_i2c = hi2c;
 8000f80:	4a1b      	ldr	r2, [pc, #108]	@ (8000ff0 <lcd_init+0x78>)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6013      	str	r3, [r2, #0]
	
	//HAL_Delay(50);
	HAL_Delay(100);
 8000f86:	2064      	movs	r0, #100	@ 0x64
 8000f88:	f000 fcd6 	bl	8001938 <HAL_Delay>
	//lcd_send_cmd(0x30);
	////HAL_Delay(1);
	//HAL_Delay(2);
	//lcd_send_cmd(0x30);
	//HAL_Delay(10);
	for (int i = 0; i < 3; i++)
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	e00e      	b.n	8000fb0 <lcd_init+0x38>
	{
		lcd_send_raw_cmd(0x30);
 8000f92:	2030      	movs	r0, #48	@ 0x30
 8000f94:	f000 f8d6 	bl	8001144 <lcd_send_raw_cmd>
		HAL_Delay(i == 0 ? 5 : 1);
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d101      	bne.n	8000fa2 <lcd_init+0x2a>
 8000f9e:	2305      	movs	r3, #5
 8000fa0:	e000      	b.n	8000fa4 <lcd_init+0x2c>
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f000 fcc7 	bl	8001938 <HAL_Delay>
	for (int i = 0; i < 3; i++)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	3301      	adds	r3, #1
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	dded      	ble.n	8000f92 <lcd_init+0x1a>
	}
	lcd_send_raw_cmd(0x20); // 4-bit mode
 8000fb6:	2020      	movs	r0, #32
 8000fb8:	f000 f8c4 	bl	8001144 <lcd_send_raw_cmd>
	HAL_Delay(1);
 8000fbc:	2001      	movs	r0, #1
 8000fbe:	f000 fcbb 	bl	8001938 <HAL_Delay>

	lcd_send_cmd(0x28); // Function set: 4-bit, 2-line, 5x8 dots
 8000fc2:	2028      	movs	r0, #40	@ 0x28
 8000fc4:	f000 f8a2 	bl	800110c <lcd_send_cmd>
	lcd_send_cmd(0x08); // Display off
 8000fc8:	2008      	movs	r0, #8
 8000fca:	f000 f89f 	bl	800110c <lcd_send_cmd>
	lcd_send_cmd(0x01); // Clear display
 8000fce:	2001      	movs	r0, #1
 8000fd0:	f000 f89c 	bl	800110c <lcd_send_cmd>
	HAL_Delay(2);
 8000fd4:	2002      	movs	r0, #2
 8000fd6:	f000 fcaf 	bl	8001938 <HAL_Delay>
	lcd_send_cmd(0x06); // Entry mode set: increment, no shift
 8000fda:	2006      	movs	r0, #6
 8000fdc:	f000 f896 	bl	800110c <lcd_send_cmd>
	lcd_send_cmd(0x0C); // Display on, cursor off, blink off
 8000fe0:	200c      	movs	r0, #12
 8000fe2:	f000 f893 	bl	800110c <lcd_send_cmd>
}
 8000fe6:	bf00      	nop
 8000fe8:	3710      	adds	r7, #16
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	20000198 	.word	0x20000198

08000ff4 <lcd_send_string>:

void lcd_send_string(char *str) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b082      	sub	sp, #8
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
	while (*str) {
 8000ffc:	e007      	b.n	800100e <lcd_send_string+0x1a>
		lcd_send_data((uint8_t)(*str));
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	4618      	mov	r0, r3
 8001004:	f000 f890 	bl	8001128 <lcd_send_data>
		str++;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3301      	adds	r3, #1
 800100c:	607b      	str	r3, [r7, #4]
	while (*str) {
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d1f3      	bne.n	8000ffe <lcd_send_string+0xa>
	}
}
 8001016:	bf00      	nop
 8001018:	bf00      	nop
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <lcd_set_cursor>:
void lcd_clear(void) {
	lcd_send_cmd(0x01);
	HAL_Delay(2);
}

void lcd_set_cursor(uint8_t row, uint8_t col) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	460a      	mov	r2, r1
 800102a:	71fb      	strb	r3, [r7, #7]
 800102c:	4613      	mov	r3, r2
 800102e:	71bb      	strb	r3, [r7, #6]
	uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};	// 2??
 8001030:	4b0a      	ldr	r3, [pc, #40]	@ (800105c <lcd_set_cursor+0x3c>)
 8001032:	60fb      	str	r3, [r7, #12]
	lcd_send_cmd(0x80 | (col + row_offsets[row]));
 8001034:	79fb      	ldrb	r3, [r7, #7]
 8001036:	3310      	adds	r3, #16
 8001038:	443b      	add	r3, r7
 800103a:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 800103e:	79bb      	ldrb	r3, [r7, #6]
 8001040:	4413      	add	r3, r2
 8001042:	b2db      	uxtb	r3, r3
 8001044:	b25b      	sxtb	r3, r3
 8001046:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800104a:	b25b      	sxtb	r3, r3
 800104c:	b2db      	uxtb	r3, r3
 800104e:	4618      	mov	r0, r3
 8001050:	f000 f85c 	bl	800110c <lcd_send_cmd>
}
 8001054:	bf00      	nop
 8001056:	3710      	adds	r7, #16
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	54144000 	.word	0x54144000

08001060 <lcd_create_char>:

void lcd_create_char(uint8_t location, uint8_t charmap[]){
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	6039      	str	r1, [r7, #0]
 800106a:	71fb      	strb	r3, [r7, #7]
	location &= 0x07; // 0~7 ??? ??
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	f003 0307 	and.w	r3, r3, #7
 8001072:	71fb      	strb	r3, [r7, #7]
	lcd_send_cmd(0x40 | (location << 3)); // CGRAM ?? ??
 8001074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001078:	00db      	lsls	r3, r3, #3
 800107a:	b25b      	sxtb	r3, r3
 800107c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001080:	b25b      	sxtb	r3, r3
 8001082:	b2db      	uxtb	r3, r3
 8001084:	4618      	mov	r0, r3
 8001086:	f000 f841 	bl	800110c <lcd_send_cmd>

	for (int i = 0; i < 8; i++) {
 800108a:	2300      	movs	r3, #0
 800108c:	60fb      	str	r3, [r7, #12]
 800108e:	e009      	b.n	80010a4 <lcd_create_char+0x44>
			lcd_send_data(charmap[i]);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	683a      	ldr	r2, [r7, #0]
 8001094:	4413      	add	r3, r2
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	4618      	mov	r0, r3
 800109a:	f000 f845 	bl	8001128 <lcd_send_data>
	for (int i = 0; i < 8; i++) {
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	3301      	adds	r3, #1
 80010a2:	60fb      	str	r3, [r7, #12]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	2b07      	cmp	r3, #7
 80010a8:	ddf2      	ble.n	8001090 <lcd_create_char+0x30>
	}
}
 80010aa:	bf00      	nop
 80010ac:	bf00      	nop
 80010ae:	3710      	adds	r7, #16
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <lcd_replace_char>:


void lcd_replace_char(uint8_t row, uint8_t colMin, uint8_t colMax, uint8_t cgramAdd){
 80010b4:	b590      	push	{r4, r7, lr}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4604      	mov	r4, r0
 80010bc:	4608      	mov	r0, r1
 80010be:	4611      	mov	r1, r2
 80010c0:	461a      	mov	r2, r3
 80010c2:	4623      	mov	r3, r4
 80010c4:	71fb      	strb	r3, [r7, #7]
 80010c6:	4603      	mov	r3, r0
 80010c8:	71bb      	strb	r3, [r7, #6]
 80010ca:	460b      	mov	r3, r1
 80010cc:	717b      	strb	r3, [r7, #5]
 80010ce:	4613      	mov	r3, r2
 80010d0:	713b      	strb	r3, [r7, #4]
	
	uint8_t add = cgramAdd & 0x07;
 80010d2:	793b      	ldrb	r3, [r7, #4]
 80010d4:	f003 0307 	and.w	r3, r3, #7
 80010d8:	73bb      	strb	r3, [r7, #14]
	
	for(uint8_t i = colMin; i < colMax; i++){
 80010da:	79bb      	ldrb	r3, [r7, #6]
 80010dc:	73fb      	strb	r3, [r7, #15]
 80010de:	e00c      	b.n	80010fa <lcd_replace_char+0x46>
			lcd_set_cursor(row,i);
 80010e0:	7bfa      	ldrb	r2, [r7, #15]
 80010e2:	79fb      	ldrb	r3, [r7, #7]
 80010e4:	4611      	mov	r1, r2
 80010e6:	4618      	mov	r0, r3
 80010e8:	f7ff ff9a 	bl	8001020 <lcd_set_cursor>
			lcd_send_data(add);
 80010ec:	7bbb      	ldrb	r3, [r7, #14]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f81a 	bl	8001128 <lcd_send_data>
	for(uint8_t i = colMin; i < colMax; i++){
 80010f4:	7bfb      	ldrb	r3, [r7, #15]
 80010f6:	3301      	adds	r3, #1
 80010f8:	73fb      	strb	r3, [r7, #15]
 80010fa:	7bfa      	ldrb	r2, [r7, #15]
 80010fc:	797b      	ldrb	r3, [r7, #5]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d3ee      	bcc.n	80010e0 <lcd_replace_char+0x2c>
	}
			
}
 8001102:	bf00      	nop
 8001104:	bf00      	nop
 8001106:	3714      	adds	r7, #20
 8001108:	46bd      	mov	sp, r7
 800110a:	bd90      	pop	{r4, r7, pc}

0800110c <lcd_send_cmd>:
// -------------------------------------------------------------------------------------------------

void lcd_send_cmd(uint8_t cmd) { //lcd_send_cmd
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
	lcd_send_internal(cmd, 0);
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2100      	movs	r1, #0
 800111a:	4618      	mov	r0, r3
 800111c:	f000 f836 	bl	800118c <lcd_send_internal>
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <lcd_send_data>:

void lcd_send_data(uint8_t data) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
	lcd_send_internal(data, LCD_RS);
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	2101      	movs	r1, #1
 8001136:	4618      	mov	r0, r3
 8001138:	f000 f828 	bl	800118c <lcd_send_internal>
}
 800113c:	bf00      	nop
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}

08001144 <lcd_send_raw_cmd>:

void lcd_send_raw_cmd(uint8_t cmd) { //lcd_send_raw_cmd
 8001144:	b580      	push	{r7, lr}
 8001146:	b086      	sub	sp, #24
 8001148:	af02      	add	r7, sp, #8
 800114a:	4603      	mov	r3, r0
 800114c:	71fb      	strb	r3, [r7, #7]
	uint8_t high_nibble = cmd & 0xF0;
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	f023 030f 	bic.w	r3, r3, #15
 8001154:	73fb      	strb	r3, [r7, #15]
	uint8_t buf[2];

	buf[0] = high_nibble | LCD_BACKLIGHT | LCD_ENABLE;
 8001156:	7bfb      	ldrb	r3, [r7, #15]
 8001158:	f043 030c 	orr.w	r3, r3, #12
 800115c:	b2db      	uxtb	r3, r3
 800115e:	733b      	strb	r3, [r7, #12]
	buf[1] = high_nibble | LCD_BACKLIGHT;
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	f043 0308 	orr.w	r3, r3, #8
 8001166:	b2db      	uxtb	r3, r3
 8001168:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 2, 100);
 800116a:	4b07      	ldr	r3, [pc, #28]	@ (8001188 <lcd_send_raw_cmd+0x44>)
 800116c:	6818      	ldr	r0, [r3, #0]
 800116e:	f107 020c 	add.w	r2, r7, #12
 8001172:	2364      	movs	r3, #100	@ 0x64
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	2302      	movs	r3, #2
 8001178:	214e      	movs	r1, #78	@ 0x4e
 800117a:	f001 f887 	bl	800228c <HAL_I2C_Master_Transmit>
}
 800117e:	bf00      	nop
 8001180:	3710      	adds	r7, #16
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000198 	.word	0x20000198

0800118c <lcd_send_internal>:

void lcd_send_internal(uint8_t data, uint8_t flags) { // lcd_send_internal
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af02      	add	r7, sp, #8
 8001192:	4603      	mov	r3, r0
 8001194:	460a      	mov	r2, r1
 8001196:	71fb      	strb	r3, [r7, #7]
 8001198:	4613      	mov	r3, r2
 800119a:	71bb      	strb	r3, [r7, #6]
	uint8_t high_nibble = data & 0xF0;
 800119c:	79fb      	ldrb	r3, [r7, #7]
 800119e:	f023 030f 	bic.w	r3, r3, #15
 80011a2:	73fb      	strb	r3, [r7, #15]
	uint8_t low_nibble = (data << 4) & 0xF0;
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	011b      	lsls	r3, r3, #4
 80011a8:	73bb      	strb	r3, [r7, #14]
	uint8_t buf[4];

	buf[0] = high_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 80011aa:	7bfa      	ldrb	r2, [r7, #15]
 80011ac:	79bb      	ldrb	r3, [r7, #6]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	f043 030c 	orr.w	r3, r3, #12
 80011b6:	b2db      	uxtb	r3, r3
 80011b8:	723b      	strb	r3, [r7, #8]
	buf[1] = high_nibble | flags | LCD_BACKLIGHT;
 80011ba:	7bfa      	ldrb	r2, [r7, #15]
 80011bc:	79bb      	ldrb	r3, [r7, #6]
 80011be:	4313      	orrs	r3, r2
 80011c0:	b2db      	uxtb	r3, r3
 80011c2:	f043 0308 	orr.w	r3, r3, #8
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	727b      	strb	r3, [r7, #9]
	buf[2] = low_nibble | flags | LCD_BACKLIGHT | LCD_ENABLE;
 80011ca:	7bba      	ldrb	r2, [r7, #14]
 80011cc:	79bb      	ldrb	r3, [r7, #6]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	f043 030c 	orr.w	r3, r3, #12
 80011d6:	b2db      	uxtb	r3, r3
 80011d8:	72bb      	strb	r3, [r7, #10]
	buf[3] = low_nibble | flags | LCD_BACKLIGHT;
 80011da:	7bba      	ldrb	r2, [r7, #14]
 80011dc:	79bb      	ldrb	r3, [r7, #6]
 80011de:	4313      	orrs	r3, r2
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	f043 0308 	orr.w	r3, r3, #8
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd_i2c, LCD_I2C_ADDR, buf, 4, HAL_MAX_DELAY);
 80011ea:	4b07      	ldr	r3, [pc, #28]	@ (8001208 <lcd_send_internal+0x7c>)
 80011ec:	6818      	ldr	r0, [r3, #0]
 80011ee:	f107 0208 	add.w	r2, r7, #8
 80011f2:	f04f 33ff 	mov.w	r3, #4294967295
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	2304      	movs	r3, #4
 80011fa:	214e      	movs	r1, #78	@ 0x4e
 80011fc:	f001 f846 	bl	800228c <HAL_I2C_Master_Transmit>
}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	20000198 	.word	0x20000198

0800120c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001210:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <MX_RTC_Init+0x44>)
 8001212:	4a10      	ldr	r2, [pc, #64]	@ (8001254 <MX_RTC_Init+0x48>)
 8001214:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <MX_RTC_Init+0x44>)
 8001218:	2200      	movs	r2, #0
 800121a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <MX_RTC_Init+0x44>)
 800121e:	227f      	movs	r2, #127	@ 0x7f
 8001220:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001222:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <MX_RTC_Init+0x44>)
 8001224:	22ff      	movs	r2, #255	@ 0xff
 8001226:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001228:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <MX_RTC_Init+0x44>)
 800122a:	2200      	movs	r2, #0
 800122c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800122e:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <MX_RTC_Init+0x44>)
 8001230:	2200      	movs	r2, #0
 8001232:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001234:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <MX_RTC_Init+0x44>)
 8001236:	2200      	movs	r2, #0
 8001238:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800123a:	4805      	ldr	r0, [pc, #20]	@ (8001250 <MX_RTC_Init+0x44>)
 800123c:	f002 f908 	bl	8003450 <HAL_RTC_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8001246:	f7ff fe91 	bl	8000f6c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	2000019c 	.word	0x2000019c
 8001254:	40002800 	.word	0x40002800

08001258 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b088      	sub	sp, #32
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001260:	f107 0308 	add.w	r3, r7, #8
 8001264:	2200      	movs	r2, #0
 8001266:	601a      	str	r2, [r3, #0]
 8001268:	605a      	str	r2, [r3, #4]
 800126a:	609a      	str	r2, [r3, #8]
 800126c:	60da      	str	r2, [r3, #12]
 800126e:	611a      	str	r2, [r3, #16]
 8001270:	615a      	str	r2, [r3, #20]
  if(rtcHandle->Instance==RTC)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a0c      	ldr	r2, [pc, #48]	@ (80012a8 <HAL_RTC_MspInit+0x50>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d111      	bne.n	80012a0 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800127c:	2302      	movs	r3, #2
 800127e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001280:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001284:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001286:	f107 0308 	add.w	r3, r7, #8
 800128a:	4618      	mov	r0, r3
 800128c:	f001 fff0 	bl	8003270 <HAL_RCCEx_PeriphCLKConfig>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8001296:	f7ff fe69 	bl	8000f6c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800129a:	4b04      	ldr	r3, [pc, #16]	@ (80012ac <HAL_RTC_MspInit+0x54>)
 800129c:	2201      	movs	r2, #1
 800129e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80012a0:	bf00      	nop
 80012a2:	3720      	adds	r7, #32
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	40002800 	.word	0x40002800
 80012ac:	42470e3c 	.word	0x42470e3c

080012b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b6:	2300      	movs	r3, #0
 80012b8:	607b      	str	r3, [r7, #4]
 80012ba:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <HAL_MspInit+0x4c>)
 80012bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012be:	4a0f      	ldr	r2, [pc, #60]	@ (80012fc <HAL_MspInit+0x4c>)
 80012c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012c6:	4b0d      	ldr	r3, [pc, #52]	@ (80012fc <HAL_MspInit+0x4c>)
 80012c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012ce:	607b      	str	r3, [r7, #4]
 80012d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d2:	2300      	movs	r3, #0
 80012d4:	603b      	str	r3, [r7, #0]
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <HAL_MspInit+0x4c>)
 80012d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012da:	4a08      	ldr	r2, [pc, #32]	@ (80012fc <HAL_MspInit+0x4c>)
 80012dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80012e2:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <HAL_MspInit+0x4c>)
 80012e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ea:	603b      	str	r3, [r7, #0]
 80012ec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80012ee:	2007      	movs	r0, #7
 80012f0:	f000 fc16 	bl	8001b20 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012f4:	bf00      	nop
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40023800 	.word	0x40023800

08001300 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <NMI_Handler+0x4>

08001308 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <HardFault_Handler+0x4>

08001310 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001314:	bf00      	nop
 8001316:	e7fd      	b.n	8001314 <MemManage_Handler+0x4>

08001318 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <BusFault_Handler+0x4>

08001320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <UsageFault_Handler+0x4>

08001328 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr

08001336 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001356:	f000 facf 	bl	80018f8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001364:	4802      	ldr	r0, [pc, #8]	@ (8001370 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001366:	f002 fbab 	bl	8003ac0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	200001c0 	.word	0x200001c0

08001374 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001378:	4802      	ldr	r0, [pc, #8]	@ (8001384 <USART2_IRQHandler+0x10>)
 800137a:	f003 f823 	bl	80043c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800137e:	bf00      	nop
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000208 	.word	0x20000208

08001388 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800138c:	4802      	ldr	r0, [pc, #8]	@ (8001398 <USART6_IRQHandler+0x10>)
 800138e:	f003 f819 	bl	80043c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000250 	.word	0x20000250

0800139c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  return 1;
 80013a0:	2301      	movs	r3, #1
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <_kill>:

int _kill(int pid, int sig)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013b6:	f004 facf 	bl	8005958 <__errno>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2216      	movs	r2, #22
 80013be:	601a      	str	r2, [r3, #0]
  return -1;
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <_exit>:

void _exit (int status)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013d4:	f04f 31ff 	mov.w	r1, #4294967295
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ffe7 	bl	80013ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80013de:	bf00      	nop
 80013e0:	e7fd      	b.n	80013de <_exit+0x12>

080013e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013e2:	b580      	push	{r7, lr}
 80013e4:	b086      	sub	sp, #24
 80013e6:	af00      	add	r7, sp, #0
 80013e8:	60f8      	str	r0, [r7, #12]
 80013ea:	60b9      	str	r1, [r7, #8]
 80013ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013ee:	2300      	movs	r3, #0
 80013f0:	617b      	str	r3, [r7, #20]
 80013f2:	e00a      	b.n	800140a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013f4:	f3af 8000 	nop.w
 80013f8:	4601      	mov	r1, r0
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	1c5a      	adds	r2, r3, #1
 80013fe:	60ba      	str	r2, [r7, #8]
 8001400:	b2ca      	uxtb	r2, r1
 8001402:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001404:	697b      	ldr	r3, [r7, #20]
 8001406:	3301      	adds	r3, #1
 8001408:	617b      	str	r3, [r7, #20]
 800140a:	697a      	ldr	r2, [r7, #20]
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	429a      	cmp	r2, r3
 8001410:	dbf0      	blt.n	80013f4 <_read+0x12>
  }

  return len;
 8001412:	687b      	ldr	r3, [r7, #4]
}
 8001414:	4618      	mov	r0, r3
 8001416:	3718      	adds	r7, #24
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}

0800141c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	e009      	b.n	8001442 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	1c5a      	adds	r2, r3, #1
 8001432:	60ba      	str	r2, [r7, #8]
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fca8 	bl	8000d8c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	3301      	adds	r3, #1
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	697a      	ldr	r2, [r7, #20]
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	429a      	cmp	r2, r3
 8001448:	dbf1      	blt.n	800142e <_write+0x12>
  }
  return len;
 800144a:	687b      	ldr	r3, [r7, #4]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3718      	adds	r7, #24
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}

08001454 <_close>:

int _close(int file)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001460:	4618      	mov	r0, r3
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr

0800146c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800146c:	b480      	push	{r7}
 800146e:	b083      	sub	sp, #12
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
 8001474:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800147c:	605a      	str	r2, [r3, #4]
  return 0;
 800147e:	2300      	movs	r3, #0
}
 8001480:	4618      	mov	r0, r3
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <_isatty>:

int _isatty(int file)
{
 800148c:	b480      	push	{r7}
 800148e:	b083      	sub	sp, #12
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001494:	2301      	movs	r3, #1
}
 8001496:	4618      	mov	r0, r3
 8001498:	370c      	adds	r7, #12
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr

080014a2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014a2:	b480      	push	{r7}
 80014a4:	b085      	sub	sp, #20
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	60f8      	str	r0, [r7, #12]
 80014aa:	60b9      	str	r1, [r7, #8]
 80014ac:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3714      	adds	r7, #20
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014c4:	4a14      	ldr	r2, [pc, #80]	@ (8001518 <_sbrk+0x5c>)
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <_sbrk+0x60>)
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014cc:	697b      	ldr	r3, [r7, #20]
 80014ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014d0:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d102      	bne.n	80014de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014d8:	4b11      	ldr	r3, [pc, #68]	@ (8001520 <_sbrk+0x64>)
 80014da:	4a12      	ldr	r2, [pc, #72]	@ (8001524 <_sbrk+0x68>)
 80014dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014de:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <_sbrk+0x64>)
 80014e0:	681a      	ldr	r2, [r3, #0]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	4413      	add	r3, r2
 80014e6:	693a      	ldr	r2, [r7, #16]
 80014e8:	429a      	cmp	r2, r3
 80014ea:	d207      	bcs.n	80014fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014ec:	f004 fa34 	bl	8005958 <__errno>
 80014f0:	4603      	mov	r3, r0
 80014f2:	220c      	movs	r2, #12
 80014f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014f6:	f04f 33ff 	mov.w	r3, #4294967295
 80014fa:	e009      	b.n	8001510 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014fc:	4b08      	ldr	r3, [pc, #32]	@ (8001520 <_sbrk+0x64>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001502:	4b07      	ldr	r3, [pc, #28]	@ (8001520 <_sbrk+0x64>)
 8001504:	681a      	ldr	r2, [r3, #0]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	4413      	add	r3, r2
 800150a:	4a05      	ldr	r2, [pc, #20]	@ (8001520 <_sbrk+0x64>)
 800150c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800150e:	68fb      	ldr	r3, [r7, #12]
}
 8001510:	4618      	mov	r0, r3
 8001512:	3718      	adds	r7, #24
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20020000 	.word	0x20020000
 800151c:	00000400 	.word	0x00000400
 8001520:	200001bc 	.word	0x200001bc
 8001524:	200003e8 	.word	0x200003e8

08001528 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800152c:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <SystemInit+0x20>)
 800152e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001532:	4a05      	ldr	r2, [pc, #20]	@ (8001548 <SystemInit+0x20>)
 8001534:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001538:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800153c:	bf00      	nop
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	e000ed00 	.word	0xe000ed00

0800154c <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b086      	sub	sp, #24
 8001550:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001552:	f107 0308 	add.w	r3, r7, #8
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]
 800155a:	605a      	str	r2, [r3, #4]
 800155c:	609a      	str	r2, [r3, #8]
 800155e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001560:	463b      	mov	r3, r7
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]
 8001566:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001568:	4b1f      	ldr	r3, [pc, #124]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 800156a:	4a20      	ldr	r2, [pc, #128]	@ (80015ec <MX_TIM1_Init+0xa0>)
 800156c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8399;
 800156e:	4b1e      	ldr	r3, [pc, #120]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 8001570:	f242 02cf 	movw	r2, #8399	@ 0x20cf
 8001574:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001576:	4b1c      	ldr	r3, [pc, #112]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 8001578:	2200      	movs	r2, #0
 800157a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 800157c:	4b1a      	ldr	r3, [pc, #104]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 800157e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001582:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001584:	4b18      	ldr	r3, [pc, #96]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 8001586:	2200      	movs	r2, #0
 8001588:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800158a:	4b17      	ldr	r3, [pc, #92]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 800158c:	2200      	movs	r2, #0
 800158e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001590:	4b15      	ldr	r3, [pc, #84]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 8001592:	2200      	movs	r2, #0
 8001594:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001596:	4814      	ldr	r0, [pc, #80]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 8001598:	f002 f9e0 	bl	800395c <HAL_TIM_Base_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80015a2:	f7ff fce3 	bl	8000f6c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015aa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	4619      	mov	r1, r3
 80015b2:	480d      	ldr	r0, [pc, #52]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 80015b4:	f002 fb74 	bl	8003ca0 <HAL_TIM_ConfigClockSource>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80015be:	f7ff fcd5 	bl	8000f6c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c2:	2300      	movs	r3, #0
 80015c4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c6:	2300      	movs	r3, #0
 80015c8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015ca:	463b      	mov	r3, r7
 80015cc:	4619      	mov	r1, r3
 80015ce:	4806      	ldr	r0, [pc, #24]	@ (80015e8 <MX_TIM1_Init+0x9c>)
 80015d0:	f002 fd76 	bl	80040c0 <HAL_TIMEx_MasterConfigSynchronization>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d001      	beq.n	80015de <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80015da:	f7ff fcc7 	bl	8000f6c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80015de:	bf00      	nop
 80015e0:	3718      	adds	r7, #24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	200001c0 	.word	0x200001c0
 80015ec:	40010000 	.word	0x40010000

080015f0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b084      	sub	sp, #16
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001638 <HAL_TIM_Base_MspInit+0x48>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d115      	bne.n	800162e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	4b0d      	ldr	r3, [pc, #52]	@ (800163c <HAL_TIM_Base_MspInit+0x4c>)
 8001608:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800160a:	4a0c      	ldr	r2, [pc, #48]	@ (800163c <HAL_TIM_Base_MspInit+0x4c>)
 800160c:	f043 0301 	orr.w	r3, r3, #1
 8001610:	6453      	str	r3, [r2, #68]	@ 0x44
 8001612:	4b0a      	ldr	r3, [pc, #40]	@ (800163c <HAL_TIM_Base_MspInit+0x4c>)
 8001614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001616:	f003 0301 	and.w	r3, r3, #1
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800161e:	2200      	movs	r2, #0
 8001620:	2100      	movs	r1, #0
 8001622:	2019      	movs	r0, #25
 8001624:	f000 fa87 	bl	8001b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001628:	2019      	movs	r0, #25
 800162a:	f000 faa0 	bl	8001b6e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800162e:	bf00      	nop
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40010000 	.word	0x40010000
 800163c:	40023800 	.word	0x40023800

08001640 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart6;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001644:	4b11      	ldr	r3, [pc, #68]	@ (800168c <MX_USART2_UART_Init+0x4c>)
 8001646:	4a12      	ldr	r2, [pc, #72]	@ (8001690 <MX_USART2_UART_Init+0x50>)
 8001648:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800164a:	4b10      	ldr	r3, [pc, #64]	@ (800168c <MX_USART2_UART_Init+0x4c>)
 800164c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001650:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001652:	4b0e      	ldr	r3, [pc, #56]	@ (800168c <MX_USART2_UART_Init+0x4c>)
 8001654:	2200      	movs	r2, #0
 8001656:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <MX_USART2_UART_Init+0x4c>)
 800165a:	2200      	movs	r2, #0
 800165c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800165e:	4b0b      	ldr	r3, [pc, #44]	@ (800168c <MX_USART2_UART_Init+0x4c>)
 8001660:	2200      	movs	r2, #0
 8001662:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001664:	4b09      	ldr	r3, [pc, #36]	@ (800168c <MX_USART2_UART_Init+0x4c>)
 8001666:	220c      	movs	r2, #12
 8001668:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800166a:	4b08      	ldr	r3, [pc, #32]	@ (800168c <MX_USART2_UART_Init+0x4c>)
 800166c:	2200      	movs	r2, #0
 800166e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001670:	4b06      	ldr	r3, [pc, #24]	@ (800168c <MX_USART2_UART_Init+0x4c>)
 8001672:	2200      	movs	r2, #0
 8001674:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001676:	4805      	ldr	r0, [pc, #20]	@ (800168c <MX_USART2_UART_Init+0x4c>)
 8001678:	f002 fda4 	bl	80041c4 <HAL_UART_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001682:	f7ff fc73 	bl	8000f6c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001686:	bf00      	nop
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	20000208 	.word	0x20000208
 8001690:	40004400 	.word	0x40004400

08001694 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001698:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <MX_USART6_UART_Init+0x4c>)
 800169a:	4a12      	ldr	r2, [pc, #72]	@ (80016e4 <MX_USART6_UART_Init+0x50>)
 800169c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 800169e:	4b10      	ldr	r3, [pc, #64]	@ (80016e0 <MX_USART6_UART_Init+0x4c>)
 80016a0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80016a4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80016a6:	4b0e      	ldr	r3, [pc, #56]	@ (80016e0 <MX_USART6_UART_Init+0x4c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80016ac:	4b0c      	ldr	r3, [pc, #48]	@ (80016e0 <MX_USART6_UART_Init+0x4c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80016b2:	4b0b      	ldr	r3, [pc, #44]	@ (80016e0 <MX_USART6_UART_Init+0x4c>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80016b8:	4b09      	ldr	r3, [pc, #36]	@ (80016e0 <MX_USART6_UART_Init+0x4c>)
 80016ba:	220c      	movs	r2, #12
 80016bc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016be:	4b08      	ldr	r3, [pc, #32]	@ (80016e0 <MX_USART6_UART_Init+0x4c>)
 80016c0:	2200      	movs	r2, #0
 80016c2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80016c4:	4b06      	ldr	r3, [pc, #24]	@ (80016e0 <MX_USART6_UART_Init+0x4c>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80016ca:	4805      	ldr	r0, [pc, #20]	@ (80016e0 <MX_USART6_UART_Init+0x4c>)
 80016cc:	f002 fd7a 	bl	80041c4 <HAL_UART_Init>
 80016d0:	4603      	mov	r3, r0
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d001      	beq.n	80016da <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80016d6:	f7ff fc49 	bl	8000f6c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80016da:	bf00      	nop
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	20000250 	.word	0x20000250
 80016e4:	40011400 	.word	0x40011400

080016e8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b08c      	sub	sp, #48	@ 0x30
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f0:	f107 031c 	add.w	r3, r7, #28
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
 80016fc:	60da      	str	r2, [r3, #12]
 80016fe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a3a      	ldr	r2, [pc, #232]	@ (80017f0 <HAL_UART_MspInit+0x108>)
 8001706:	4293      	cmp	r3, r2
 8001708:	d134      	bne.n	8001774 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	61bb      	str	r3, [r7, #24]
 800170e:	4b39      	ldr	r3, [pc, #228]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001712:	4a38      	ldr	r2, [pc, #224]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 8001714:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001718:	6413      	str	r3, [r2, #64]	@ 0x40
 800171a:	4b36      	ldr	r3, [pc, #216]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 800171c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800171e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001722:	61bb      	str	r3, [r7, #24]
 8001724:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
 800172a:	4b32      	ldr	r3, [pc, #200]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800172e:	4a31      	ldr	r2, [pc, #196]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 8001730:	f043 0301 	orr.w	r3, r3, #1
 8001734:	6313      	str	r3, [r2, #48]	@ 0x30
 8001736:	4b2f      	ldr	r3, [pc, #188]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173a:	f003 0301 	and.w	r3, r3, #1
 800173e:	617b      	str	r3, [r7, #20]
 8001740:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001742:	230c      	movs	r3, #12
 8001744:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001746:	2302      	movs	r3, #2
 8001748:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800174a:	2300      	movs	r3, #0
 800174c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800174e:	2303      	movs	r3, #3
 8001750:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001752:	2307      	movs	r3, #7
 8001754:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001756:	f107 031c 	add.w	r3, r7, #28
 800175a:	4619      	mov	r1, r3
 800175c:	4826      	ldr	r0, [pc, #152]	@ (80017f8 <HAL_UART_MspInit+0x110>)
 800175e:	f000 fab3 	bl	8001cc8 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001762:	2200      	movs	r2, #0
 8001764:	2100      	movs	r1, #0
 8001766:	2026      	movs	r0, #38	@ 0x26
 8001768:	f000 f9e5 	bl	8001b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800176c:	2026      	movs	r0, #38	@ 0x26
 800176e:	f000 f9fe 	bl	8001b6e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8001772:	e039      	b.n	80017e8 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART6)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	4a20      	ldr	r2, [pc, #128]	@ (80017fc <HAL_UART_MspInit+0x114>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d134      	bne.n	80017e8 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 800177e:	2300      	movs	r3, #0
 8001780:	613b      	str	r3, [r7, #16]
 8001782:	4b1c      	ldr	r3, [pc, #112]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 8001784:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001786:	4a1b      	ldr	r2, [pc, #108]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 8001788:	f043 0320 	orr.w	r3, r3, #32
 800178c:	6453      	str	r3, [r2, #68]	@ 0x44
 800178e:	4b19      	ldr	r3, [pc, #100]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 8001790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001792:	f003 0320 	and.w	r3, r3, #32
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800179a:	2300      	movs	r3, #0
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	4b15      	ldr	r3, [pc, #84]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a2:	4a14      	ldr	r2, [pc, #80]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017aa:	4b12      	ldr	r3, [pc, #72]	@ (80017f4 <HAL_UART_MspInit+0x10c>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	60fb      	str	r3, [r7, #12]
 80017b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80017b6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80017ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017bc:	2302      	movs	r3, #2
 80017be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c0:	2300      	movs	r3, #0
 80017c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017c4:	2303      	movs	r3, #3
 80017c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80017c8:	2308      	movs	r3, #8
 80017ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017cc:	f107 031c 	add.w	r3, r7, #28
 80017d0:	4619      	mov	r1, r3
 80017d2:	4809      	ldr	r0, [pc, #36]	@ (80017f8 <HAL_UART_MspInit+0x110>)
 80017d4:	f000 fa78 	bl	8001cc8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80017d8:	2200      	movs	r2, #0
 80017da:	2100      	movs	r1, #0
 80017dc:	2047      	movs	r0, #71	@ 0x47
 80017de:	f000 f9aa 	bl	8001b36 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80017e2:	2047      	movs	r0, #71	@ 0x47
 80017e4:	f000 f9c3 	bl	8001b6e <HAL_NVIC_EnableIRQ>
}
 80017e8:	bf00      	nop
 80017ea:	3730      	adds	r7, #48	@ 0x30
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40004400 	.word	0x40004400
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020000 	.word	0x40020000
 80017fc:	40011400 	.word	0x40011400

08001800 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001800:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001838 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001804:	f7ff fe90 	bl	8001528 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001808:	480c      	ldr	r0, [pc, #48]	@ (800183c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800180a:	490d      	ldr	r1, [pc, #52]	@ (8001840 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800180c:	4a0d      	ldr	r2, [pc, #52]	@ (8001844 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800180e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001810:	e002      	b.n	8001818 <LoopCopyDataInit>

08001812 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001812:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001814:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001816:	3304      	adds	r3, #4

08001818 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001818:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800181c:	d3f9      	bcc.n	8001812 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800181e:	4a0a      	ldr	r2, [pc, #40]	@ (8001848 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001820:	4c0a      	ldr	r4, [pc, #40]	@ (800184c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001822:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001824:	e001      	b.n	800182a <LoopFillZerobss>

08001826 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001826:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001828:	3204      	adds	r2, #4

0800182a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800182c:	d3fb      	bcc.n	8001826 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800182e:	f004 f899 	bl	8005964 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001832:	f7fe ffb7 	bl	80007a4 <main>
  bx  lr    
 8001836:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001838:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800183c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001840:	2000009c 	.word	0x2000009c
  ldr r2, =_sidata
 8001844:	08006b0c 	.word	0x08006b0c
  ldr r2, =_sbss
 8001848:	2000009c 	.word	0x2000009c
  ldr r4, =_ebss
 800184c:	200003e8 	.word	0x200003e8

08001850 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001850:	e7fe      	b.n	8001850 <ADC_IRQHandler>
	...

08001854 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001858:	4b0e      	ldr	r3, [pc, #56]	@ (8001894 <HAL_Init+0x40>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4a0d      	ldr	r2, [pc, #52]	@ (8001894 <HAL_Init+0x40>)
 800185e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001862:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001864:	4b0b      	ldr	r3, [pc, #44]	@ (8001894 <HAL_Init+0x40>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a0a      	ldr	r2, [pc, #40]	@ (8001894 <HAL_Init+0x40>)
 800186a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800186e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001870:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <HAL_Init+0x40>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a07      	ldr	r2, [pc, #28]	@ (8001894 <HAL_Init+0x40>)
 8001876:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800187a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800187c:	2003      	movs	r0, #3
 800187e:	f000 f94f 	bl	8001b20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001882:	2000      	movs	r0, #0
 8001884:	f000 f808 	bl	8001898 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001888:	f7ff fd12 	bl	80012b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800188c:	2300      	movs	r3, #0
}
 800188e:	4618      	mov	r0, r3
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40023c00 	.word	0x40023c00

08001898 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018a0:	4b12      	ldr	r3, [pc, #72]	@ (80018ec <HAL_InitTick+0x54>)
 80018a2:	681a      	ldr	r2, [r3, #0]
 80018a4:	4b12      	ldr	r3, [pc, #72]	@ (80018f0 <HAL_InitTick+0x58>)
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	4619      	mov	r1, r3
 80018aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80018b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80018b6:	4618      	mov	r0, r3
 80018b8:	f000 f967 	bl	8001b8a <HAL_SYSTICK_Config>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d001      	beq.n	80018c6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
 80018c4:	e00e      	b.n	80018e4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2b0f      	cmp	r3, #15
 80018ca:	d80a      	bhi.n	80018e2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018cc:	2200      	movs	r2, #0
 80018ce:	6879      	ldr	r1, [r7, #4]
 80018d0:	f04f 30ff 	mov.w	r0, #4294967295
 80018d4:	f000 f92f 	bl	8001b36 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018d8:	4a06      	ldr	r2, [pc, #24]	@ (80018f4 <HAL_InitTick+0x5c>)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018de:	2300      	movs	r3, #0
 80018e0:	e000      	b.n	80018e4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018e2:	2301      	movs	r3, #1
}
 80018e4:	4618      	mov	r0, r3
 80018e6:	3708      	adds	r7, #8
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000034 	.word	0x20000034
 80018f0:	2000003c 	.word	0x2000003c
 80018f4:	20000038 	.word	0x20000038

080018f8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018fc:	4b06      	ldr	r3, [pc, #24]	@ (8001918 <HAL_IncTick+0x20>)
 80018fe:	781b      	ldrb	r3, [r3, #0]
 8001900:	461a      	mov	r2, r3
 8001902:	4b06      	ldr	r3, [pc, #24]	@ (800191c <HAL_IncTick+0x24>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4413      	add	r3, r2
 8001908:	4a04      	ldr	r2, [pc, #16]	@ (800191c <HAL_IncTick+0x24>)
 800190a:	6013      	str	r3, [r2, #0]
}
 800190c:	bf00      	nop
 800190e:	46bd      	mov	sp, r7
 8001910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	2000003c 	.word	0x2000003c
 800191c:	20000298 	.word	0x20000298

08001920 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  return uwTick;
 8001924:	4b03      	ldr	r3, [pc, #12]	@ (8001934 <HAL_GetTick+0x14>)
 8001926:	681b      	ldr	r3, [r3, #0]
}
 8001928:	4618      	mov	r0, r3
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	20000298 	.word	0x20000298

08001938 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b084      	sub	sp, #16
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001940:	f7ff ffee 	bl	8001920 <HAL_GetTick>
 8001944:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001950:	d005      	beq.n	800195e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001952:	4b0a      	ldr	r3, [pc, #40]	@ (800197c <HAL_Delay+0x44>)
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	461a      	mov	r2, r3
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	4413      	add	r3, r2
 800195c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800195e:	bf00      	nop
 8001960:	f7ff ffde 	bl	8001920 <HAL_GetTick>
 8001964:	4602      	mov	r2, r0
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	68fa      	ldr	r2, [r7, #12]
 800196c:	429a      	cmp	r2, r3
 800196e:	d8f7      	bhi.n	8001960 <HAL_Delay+0x28>
  {
  }
}
 8001970:	bf00      	nop
 8001972:	bf00      	nop
 8001974:	3710      	adds	r7, #16
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	2000003c 	.word	0x2000003c

08001980 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f003 0307 	and.w	r3, r3, #7
 800198e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001990:	4b0c      	ldr	r3, [pc, #48]	@ (80019c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001992:	68db      	ldr	r3, [r3, #12]
 8001994:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001996:	68ba      	ldr	r2, [r7, #8]
 8001998:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800199c:	4013      	ands	r3, r2
 800199e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019a4:	68bb      	ldr	r3, [r7, #8]
 80019a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019b2:	4a04      	ldr	r2, [pc, #16]	@ (80019c4 <__NVIC_SetPriorityGrouping+0x44>)
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	60d3      	str	r3, [r2, #12]
}
 80019b8:	bf00      	nop
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr
 80019c4:	e000ed00 	.word	0xe000ed00

080019c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019cc:	4b04      	ldr	r3, [pc, #16]	@ (80019e0 <__NVIC_GetPriorityGrouping+0x18>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	0a1b      	lsrs	r3, r3, #8
 80019d2:	f003 0307 	and.w	r3, r3, #7
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	e000ed00 	.word	0xe000ed00

080019e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	4603      	mov	r3, r0
 80019ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	db0b      	blt.n	8001a0e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019f6:	79fb      	ldrb	r3, [r7, #7]
 80019f8:	f003 021f 	and.w	r2, r3, #31
 80019fc:	4907      	ldr	r1, [pc, #28]	@ (8001a1c <__NVIC_EnableIRQ+0x38>)
 80019fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a02:	095b      	lsrs	r3, r3, #5
 8001a04:	2001      	movs	r0, #1
 8001a06:	fa00 f202 	lsl.w	r2, r0, r2
 8001a0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a0e:	bf00      	nop
 8001a10:	370c      	adds	r7, #12
 8001a12:	46bd      	mov	sp, r7
 8001a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000e100 	.word	0xe000e100

08001a20 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	6039      	str	r1, [r7, #0]
 8001a2a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	db0a      	blt.n	8001a4a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	b2da      	uxtb	r2, r3
 8001a38:	490c      	ldr	r1, [pc, #48]	@ (8001a6c <__NVIC_SetPriority+0x4c>)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	0112      	lsls	r2, r2, #4
 8001a40:	b2d2      	uxtb	r2, r2
 8001a42:	440b      	add	r3, r1
 8001a44:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a48:	e00a      	b.n	8001a60 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	b2da      	uxtb	r2, r3
 8001a4e:	4908      	ldr	r1, [pc, #32]	@ (8001a70 <__NVIC_SetPriority+0x50>)
 8001a50:	79fb      	ldrb	r3, [r7, #7]
 8001a52:	f003 030f 	and.w	r3, r3, #15
 8001a56:	3b04      	subs	r3, #4
 8001a58:	0112      	lsls	r2, r2, #4
 8001a5a:	b2d2      	uxtb	r2, r2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	761a      	strb	r2, [r3, #24]
}
 8001a60:	bf00      	nop
 8001a62:	370c      	adds	r7, #12
 8001a64:	46bd      	mov	sp, r7
 8001a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6a:	4770      	bx	lr
 8001a6c:	e000e100 	.word	0xe000e100
 8001a70:	e000ed00 	.word	0xe000ed00

08001a74 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b089      	sub	sp, #36	@ 0x24
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a88:	69fb      	ldr	r3, [r7, #28]
 8001a8a:	f1c3 0307 	rsb	r3, r3, #7
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	bf28      	it	cs
 8001a92:	2304      	movcs	r3, #4
 8001a94:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3304      	adds	r3, #4
 8001a9a:	2b06      	cmp	r3, #6
 8001a9c:	d902      	bls.n	8001aa4 <NVIC_EncodePriority+0x30>
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	3b03      	subs	r3, #3
 8001aa2:	e000      	b.n	8001aa6 <NVIC_EncodePriority+0x32>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa8:	f04f 32ff 	mov.w	r2, #4294967295
 8001aac:	69bb      	ldr	r3, [r7, #24]
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	43da      	mvns	r2, r3
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001abc:	f04f 31ff 	mov.w	r1, #4294967295
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac6:	43d9      	mvns	r1, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001acc:	4313      	orrs	r3, r2
         );
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	3724      	adds	r7, #36	@ 0x24
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
	...

08001adc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b082      	sub	sp, #8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001aec:	d301      	bcc.n	8001af2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001aee:	2301      	movs	r3, #1
 8001af0:	e00f      	b.n	8001b12 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001af2:	4a0a      	ldr	r2, [pc, #40]	@ (8001b1c <SysTick_Config+0x40>)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	3b01      	subs	r3, #1
 8001af8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001afa:	210f      	movs	r1, #15
 8001afc:	f04f 30ff 	mov.w	r0, #4294967295
 8001b00:	f7ff ff8e 	bl	8001a20 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b04:	4b05      	ldr	r3, [pc, #20]	@ (8001b1c <SysTick_Config+0x40>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b0a:	4b04      	ldr	r3, [pc, #16]	@ (8001b1c <SysTick_Config+0x40>)
 8001b0c:	2207      	movs	r2, #7
 8001b0e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b10:	2300      	movs	r3, #0
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	e000e010 	.word	0xe000e010

08001b20 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	f7ff ff29 	bl	8001980 <__NVIC_SetPriorityGrouping>
}
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b086      	sub	sp, #24
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	60b9      	str	r1, [r7, #8]
 8001b40:	607a      	str	r2, [r7, #4]
 8001b42:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b44:	2300      	movs	r3, #0
 8001b46:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b48:	f7ff ff3e 	bl	80019c8 <__NVIC_GetPriorityGrouping>
 8001b4c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	68b9      	ldr	r1, [r7, #8]
 8001b52:	6978      	ldr	r0, [r7, #20]
 8001b54:	f7ff ff8e 	bl	8001a74 <NVIC_EncodePriority>
 8001b58:	4602      	mov	r2, r0
 8001b5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b5e:	4611      	mov	r1, r2
 8001b60:	4618      	mov	r0, r3
 8001b62:	f7ff ff5d 	bl	8001a20 <__NVIC_SetPriority>
}
 8001b66:	bf00      	nop
 8001b68:	3718      	adds	r7, #24
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	4603      	mov	r3, r0
 8001b76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f7ff ff31 	bl	80019e4 <__NVIC_EnableIRQ>
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b082      	sub	sp, #8
 8001b8e:	af00      	add	r7, sp, #0
 8001b90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff ffa2 	bl	8001adc <SysTick_Config>
 8001b98:	4603      	mov	r3, r0
}
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}

08001ba2 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ba2:	b580      	push	{r7, lr}
 8001ba4:	b084      	sub	sp, #16
 8001ba6:	af00      	add	r7, sp, #0
 8001ba8:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bae:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001bb0:	f7ff feb6 	bl	8001920 <HAL_GetTick>
 8001bb4:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bbc:	b2db      	uxtb	r3, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d008      	beq.n	8001bd4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	2280      	movs	r2, #128	@ 0x80
 8001bc6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2200      	movs	r2, #0
 8001bcc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001bd0:	2301      	movs	r3, #1
 8001bd2:	e052      	b.n	8001c7a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	681a      	ldr	r2, [r3, #0]
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	f022 0216 	bic.w	r2, r2, #22
 8001be2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	695a      	ldr	r2, [r3, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001bf2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d103      	bne.n	8001c04 <HAL_DMA_Abort+0x62>
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d007      	beq.n	8001c14 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f022 0208 	bic.w	r2, r2, #8
 8001c12:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681a      	ldr	r2, [r3, #0]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f022 0201 	bic.w	r2, r2, #1
 8001c22:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c24:	e013      	b.n	8001c4e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c26:	f7ff fe7b 	bl	8001920 <HAL_GetTick>
 8001c2a:	4602      	mov	r2, r0
 8001c2c:	68bb      	ldr	r3, [r7, #8]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	2b05      	cmp	r3, #5
 8001c32:	d90c      	bls.n	8001c4e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	2220      	movs	r2, #32
 8001c38:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001c4a:	2303      	movs	r3, #3
 8001c4c:	e015      	b.n	8001c7a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d1e4      	bne.n	8001c26 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c60:	223f      	movs	r2, #63	@ 0x3f
 8001c62:	409a      	lsls	r2, r3
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	2200      	movs	r2, #0
 8001c74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3710      	adds	r7, #16
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001c82:	b480      	push	{r7}
 8001c84:	b083      	sub	sp, #12
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	2b02      	cmp	r3, #2
 8001c94:	d004      	beq.n	8001ca0 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2280      	movs	r2, #128	@ 0x80
 8001c9a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e00c      	b.n	8001cba <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2205      	movs	r2, #5
 8001ca4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f022 0201 	bic.w	r2, r2, #1
 8001cb6:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001cb8:	2300      	movs	r3, #0
}
 8001cba:	4618      	mov	r0, r3
 8001cbc:	370c      	adds	r7, #12
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc4:	4770      	bx	lr
	...

08001cc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b089      	sub	sp, #36	@ 0x24
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61fb      	str	r3, [r7, #28]
 8001ce2:	e159      	b.n	8001f98 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	697a      	ldr	r2, [r7, #20]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	f040 8148 	bne.w	8001f92 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	f003 0303 	and.w	r3, r3, #3
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d005      	beq.n	8001d1a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	685b      	ldr	r3, [r3, #4]
 8001d12:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d130      	bne.n	8001d7c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d20:	69fb      	ldr	r3, [r7, #28]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	2203      	movs	r2, #3
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	69ba      	ldr	r2, [r7, #24]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	005b      	lsls	r3, r3, #1
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	69ba      	ldr	r2, [r7, #24]
 8001d48:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	685b      	ldr	r3, [r3, #4]
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d50:	2201      	movs	r2, #1
 8001d52:	69fb      	ldr	r3, [r7, #28]
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	43db      	mvns	r3, r3
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	091b      	lsrs	r3, r3, #4
 8001d66:	f003 0201 	and.w	r2, r3, #1
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	4313      	orrs	r3, r2
 8001d74:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	69ba      	ldr	r2, [r7, #24]
 8001d7a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f003 0303 	and.w	r3, r3, #3
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	d017      	beq.n	8001db8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	fa02 f303 	lsl.w	r3, r2, r3
 8001d98:	43db      	mvns	r3, r3
 8001d9a:	69ba      	ldr	r2, [r7, #24]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	005b      	lsls	r3, r3, #1
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	4313      	orrs	r3, r2
 8001db0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	69ba      	ldr	r2, [r7, #24]
 8001db6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0303 	and.w	r3, r3, #3
 8001dc0:	2b02      	cmp	r3, #2
 8001dc2:	d123      	bne.n	8001e0c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	08da      	lsrs	r2, r3, #3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3208      	adds	r2, #8
 8001dcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001dd2:	69fb      	ldr	r3, [r7, #28]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	009b      	lsls	r3, r3, #2
 8001dda:	220f      	movs	r2, #15
 8001ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8001de0:	43db      	mvns	r3, r3
 8001de2:	69ba      	ldr	r2, [r7, #24]
 8001de4:	4013      	ands	r3, r2
 8001de6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691a      	ldr	r2, [r3, #16]
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	fa02 f303 	lsl.w	r3, r2, r3
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	08da      	lsrs	r2, r3, #3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	3208      	adds	r2, #8
 8001e06:	69b9      	ldr	r1, [r7, #24]
 8001e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	005b      	lsls	r3, r3, #1
 8001e16:	2203      	movs	r2, #3
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f003 0203 	and.w	r2, r3, #3
 8001e2c:	69fb      	ldr	r3, [r7, #28]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	fa02 f303 	lsl.w	r3, r2, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	69ba      	ldr	r2, [r7, #24]
 8001e3e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f000 80a2 	beq.w	8001f92 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60fb      	str	r3, [r7, #12]
 8001e52:	4b57      	ldr	r3, [pc, #348]	@ (8001fb0 <HAL_GPIO_Init+0x2e8>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	4a56      	ldr	r2, [pc, #344]	@ (8001fb0 <HAL_GPIO_Init+0x2e8>)
 8001e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5e:	4b54      	ldr	r3, [pc, #336]	@ (8001fb0 <HAL_GPIO_Init+0x2e8>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e66:	60fb      	str	r3, [r7, #12]
 8001e68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e6a:	4a52      	ldr	r2, [pc, #328]	@ (8001fb4 <HAL_GPIO_Init+0x2ec>)
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	089b      	lsrs	r3, r3, #2
 8001e70:	3302      	adds	r3, #2
 8001e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	f003 0303 	and.w	r3, r3, #3
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	220f      	movs	r2, #15
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43db      	mvns	r3, r3
 8001e88:	69ba      	ldr	r2, [r7, #24]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	4a49      	ldr	r2, [pc, #292]	@ (8001fb8 <HAL_GPIO_Init+0x2f0>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d019      	beq.n	8001eca <HAL_GPIO_Init+0x202>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	4a48      	ldr	r2, [pc, #288]	@ (8001fbc <HAL_GPIO_Init+0x2f4>)
 8001e9a:	4293      	cmp	r3, r2
 8001e9c:	d013      	beq.n	8001ec6 <HAL_GPIO_Init+0x1fe>
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4a47      	ldr	r2, [pc, #284]	@ (8001fc0 <HAL_GPIO_Init+0x2f8>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d00d      	beq.n	8001ec2 <HAL_GPIO_Init+0x1fa>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4a46      	ldr	r2, [pc, #280]	@ (8001fc4 <HAL_GPIO_Init+0x2fc>)
 8001eaa:	4293      	cmp	r3, r2
 8001eac:	d007      	beq.n	8001ebe <HAL_GPIO_Init+0x1f6>
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4a45      	ldr	r2, [pc, #276]	@ (8001fc8 <HAL_GPIO_Init+0x300>)
 8001eb2:	4293      	cmp	r3, r2
 8001eb4:	d101      	bne.n	8001eba <HAL_GPIO_Init+0x1f2>
 8001eb6:	2304      	movs	r3, #4
 8001eb8:	e008      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001eba:	2307      	movs	r3, #7
 8001ebc:	e006      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	e004      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	e002      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	e000      	b.n	8001ecc <HAL_GPIO_Init+0x204>
 8001eca:	2300      	movs	r3, #0
 8001ecc:	69fa      	ldr	r2, [r7, #28]
 8001ece:	f002 0203 	and.w	r2, r2, #3
 8001ed2:	0092      	lsls	r2, r2, #2
 8001ed4:	4093      	lsls	r3, r2
 8001ed6:	69ba      	ldr	r2, [r7, #24]
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001edc:	4935      	ldr	r1, [pc, #212]	@ (8001fb4 <HAL_GPIO_Init+0x2ec>)
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	089b      	lsrs	r3, r3, #2
 8001ee2:	3302      	adds	r3, #2
 8001ee4:	69ba      	ldr	r2, [r7, #24]
 8001ee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001eea:	4b38      	ldr	r3, [pc, #224]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	43db      	mvns	r3, r3
 8001ef4:	69ba      	ldr	r2, [r7, #24]
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d003      	beq.n	8001f0e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	693b      	ldr	r3, [r7, #16]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f0e:	4a2f      	ldr	r2, [pc, #188]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f14:	4b2d      	ldr	r3, [pc, #180]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f16:	68db      	ldr	r3, [r3, #12]
 8001f18:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	69ba      	ldr	r2, [r7, #24]
 8001f20:	4013      	ands	r3, r2
 8001f22:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d003      	beq.n	8001f38 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f38:	4a24      	ldr	r2, [pc, #144]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f3a:	69bb      	ldr	r3, [r7, #24]
 8001f3c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f3e:	4b23      	ldr	r3, [pc, #140]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	43db      	mvns	r3, r3
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d003      	beq.n	8001f62 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f62:	4a1a      	ldr	r2, [pc, #104]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f68:	4b18      	ldr	r3, [pc, #96]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	43db      	mvns	r3, r3
 8001f72:	69ba      	ldr	r2, [r7, #24]
 8001f74:	4013      	ands	r3, r2
 8001f76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d003      	beq.n	8001f8c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001f84:	69ba      	ldr	r2, [r7, #24]
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f8c:	4a0f      	ldr	r2, [pc, #60]	@ (8001fcc <HAL_GPIO_Init+0x304>)
 8001f8e:	69bb      	ldr	r3, [r7, #24]
 8001f90:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	3301      	adds	r3, #1
 8001f96:	61fb      	str	r3, [r7, #28]
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	2b0f      	cmp	r3, #15
 8001f9c:	f67f aea2 	bls.w	8001ce4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fa0:	bf00      	nop
 8001fa2:	bf00      	nop
 8001fa4:	3724      	adds	r7, #36	@ 0x24
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	40023800 	.word	0x40023800
 8001fb4:	40013800 	.word	0x40013800
 8001fb8:	40020000 	.word	0x40020000
 8001fbc:	40020400 	.word	0x40020400
 8001fc0:	40020800 	.word	0x40020800
 8001fc4:	40020c00 	.word	0x40020c00
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40013c00 	.word	0x40013c00

08001fd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
 8001fd8:	460b      	mov	r3, r1
 8001fda:	807b      	strh	r3, [r7, #2]
 8001fdc:	4613      	mov	r3, r2
 8001fde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fe0:	787b      	ldrb	r3, [r7, #1]
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fe6:	887a      	ldrh	r2, [r7, #2]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001fec:	e003      	b.n	8001ff6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fee:	887b      	ldrh	r3, [r7, #2]
 8001ff0:	041a      	lsls	r2, r3, #16
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	619a      	str	r2, [r3, #24]
}
 8001ff6:	bf00      	nop
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
	...

08002004 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b084      	sub	sp, #16
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e12b      	b.n	800226e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	d106      	bne.n	8002030 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	2200      	movs	r2, #0
 8002026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800202a:	6878      	ldr	r0, [r7, #4]
 800202c:	f7fe fb72 	bl	8000714 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2224      	movs	r2, #36	@ 0x24
 8002034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 0201 	bic.w	r2, r2, #1
 8002046:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002056:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002066:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002068:	f001 f8da 	bl	8003220 <HAL_RCC_GetPCLK1Freq>
 800206c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	4a81      	ldr	r2, [pc, #516]	@ (8002278 <HAL_I2C_Init+0x274>)
 8002074:	4293      	cmp	r3, r2
 8002076:	d807      	bhi.n	8002088 <HAL_I2C_Init+0x84>
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	4a80      	ldr	r2, [pc, #512]	@ (800227c <HAL_I2C_Init+0x278>)
 800207c:	4293      	cmp	r3, r2
 800207e:	bf94      	ite	ls
 8002080:	2301      	movls	r3, #1
 8002082:	2300      	movhi	r3, #0
 8002084:	b2db      	uxtb	r3, r3
 8002086:	e006      	b.n	8002096 <HAL_I2C_Init+0x92>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4a7d      	ldr	r2, [pc, #500]	@ (8002280 <HAL_I2C_Init+0x27c>)
 800208c:	4293      	cmp	r3, r2
 800208e:	bf94      	ite	ls
 8002090:	2301      	movls	r3, #1
 8002092:	2300      	movhi	r3, #0
 8002094:	b2db      	uxtb	r3, r3
 8002096:	2b00      	cmp	r3, #0
 8002098:	d001      	beq.n	800209e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e0e7      	b.n	800226e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	4a78      	ldr	r2, [pc, #480]	@ (8002284 <HAL_I2C_Init+0x280>)
 80020a2:	fba2 2303 	umull	r2, r3, r2, r3
 80020a6:	0c9b      	lsrs	r3, r3, #18
 80020a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	68ba      	ldr	r2, [r7, #8]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	6a1b      	ldr	r3, [r3, #32]
 80020c4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	4a6a      	ldr	r2, [pc, #424]	@ (8002278 <HAL_I2C_Init+0x274>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d802      	bhi.n	80020d8 <HAL_I2C_Init+0xd4>
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	3301      	adds	r3, #1
 80020d6:	e009      	b.n	80020ec <HAL_I2C_Init+0xe8>
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80020de:	fb02 f303 	mul.w	r3, r2, r3
 80020e2:	4a69      	ldr	r2, [pc, #420]	@ (8002288 <HAL_I2C_Init+0x284>)
 80020e4:	fba2 2303 	umull	r2, r3, r2, r3
 80020e8:	099b      	lsrs	r3, r3, #6
 80020ea:	3301      	adds	r3, #1
 80020ec:	687a      	ldr	r2, [r7, #4]
 80020ee:	6812      	ldr	r2, [r2, #0]
 80020f0:	430b      	orrs	r3, r1
 80020f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	69db      	ldr	r3, [r3, #28]
 80020fa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80020fe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	495c      	ldr	r1, [pc, #368]	@ (8002278 <HAL_I2C_Init+0x274>)
 8002108:	428b      	cmp	r3, r1
 800210a:	d819      	bhi.n	8002140 <HAL_I2C_Init+0x13c>
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	1e59      	subs	r1, r3, #1
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	685b      	ldr	r3, [r3, #4]
 8002114:	005b      	lsls	r3, r3, #1
 8002116:	fbb1 f3f3 	udiv	r3, r1, r3
 800211a:	1c59      	adds	r1, r3, #1
 800211c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002120:	400b      	ands	r3, r1
 8002122:	2b00      	cmp	r3, #0
 8002124:	d00a      	beq.n	800213c <HAL_I2C_Init+0x138>
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	1e59      	subs	r1, r3, #1
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685b      	ldr	r3, [r3, #4]
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	fbb1 f3f3 	udiv	r3, r1, r3
 8002134:	3301      	adds	r3, #1
 8002136:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800213a:	e051      	b.n	80021e0 <HAL_I2C_Init+0x1dc>
 800213c:	2304      	movs	r3, #4
 800213e:	e04f      	b.n	80021e0 <HAL_I2C_Init+0x1dc>
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d111      	bne.n	800216c <HAL_I2C_Init+0x168>
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	1e58      	subs	r0, r3, #1
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6859      	ldr	r1, [r3, #4]
 8002150:	460b      	mov	r3, r1
 8002152:	005b      	lsls	r3, r3, #1
 8002154:	440b      	add	r3, r1
 8002156:	fbb0 f3f3 	udiv	r3, r0, r3
 800215a:	3301      	adds	r3, #1
 800215c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002160:	2b00      	cmp	r3, #0
 8002162:	bf0c      	ite	eq
 8002164:	2301      	moveq	r3, #1
 8002166:	2300      	movne	r3, #0
 8002168:	b2db      	uxtb	r3, r3
 800216a:	e012      	b.n	8002192 <HAL_I2C_Init+0x18e>
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	1e58      	subs	r0, r3, #1
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6859      	ldr	r1, [r3, #4]
 8002174:	460b      	mov	r3, r1
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	440b      	add	r3, r1
 800217a:	0099      	lsls	r1, r3, #2
 800217c:	440b      	add	r3, r1
 800217e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002182:	3301      	adds	r3, #1
 8002184:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002188:	2b00      	cmp	r3, #0
 800218a:	bf0c      	ite	eq
 800218c:	2301      	moveq	r3, #1
 800218e:	2300      	movne	r3, #0
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <HAL_I2C_Init+0x196>
 8002196:	2301      	movs	r3, #1
 8002198:	e022      	b.n	80021e0 <HAL_I2C_Init+0x1dc>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	689b      	ldr	r3, [r3, #8]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d10e      	bne.n	80021c0 <HAL_I2C_Init+0x1bc>
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	1e58      	subs	r0, r3, #1
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6859      	ldr	r1, [r3, #4]
 80021aa:	460b      	mov	r3, r1
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	440b      	add	r3, r1
 80021b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80021b4:	3301      	adds	r3, #1
 80021b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80021be:	e00f      	b.n	80021e0 <HAL_I2C_Init+0x1dc>
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	1e58      	subs	r0, r3, #1
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6859      	ldr	r1, [r3, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	0099      	lsls	r1, r3, #2
 80021d0:	440b      	add	r3, r1
 80021d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021d6:	3301      	adds	r3, #1
 80021d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021dc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	6809      	ldr	r1, [r1, #0]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	69da      	ldr	r2, [r3, #28]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	431a      	orrs	r2, r3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	430a      	orrs	r2, r1
 8002202:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800220e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6911      	ldr	r1, [r2, #16]
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	68d2      	ldr	r2, [r2, #12]
 800221a:	4311      	orrs	r1, r2
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	6812      	ldr	r2, [r2, #0]
 8002220:	430b      	orrs	r3, r1
 8002222:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	68db      	ldr	r3, [r3, #12]
 800222a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	695a      	ldr	r2, [r3, #20]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	699b      	ldr	r3, [r3, #24]
 8002236:	431a      	orrs	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	430a      	orrs	r2, r1
 800223e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f042 0201 	orr.w	r2, r2, #1
 800224e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2200      	movs	r2, #0
 8002254:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2220      	movs	r2, #32
 800225a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2200      	movs	r2, #0
 8002268:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3710      	adds	r7, #16
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	000186a0 	.word	0x000186a0
 800227c:	001e847f 	.word	0x001e847f
 8002280:	003d08ff 	.word	0x003d08ff
 8002284:	431bde83 	.word	0x431bde83
 8002288:	10624dd3 	.word	0x10624dd3

0800228c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	af02      	add	r7, sp, #8
 8002292:	60f8      	str	r0, [r7, #12]
 8002294:	607a      	str	r2, [r7, #4]
 8002296:	461a      	mov	r2, r3
 8002298:	460b      	mov	r3, r1
 800229a:	817b      	strh	r3, [r7, #10]
 800229c:	4613      	mov	r3, r2
 800229e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022a0:	f7ff fb3e 	bl	8001920 <HAL_GetTick>
 80022a4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	2b20      	cmp	r3, #32
 80022b0:	f040 80e0 	bne.w	8002474 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	2319      	movs	r3, #25
 80022ba:	2201      	movs	r2, #1
 80022bc:	4970      	ldr	r1, [pc, #448]	@ (8002480 <HAL_I2C_Master_Transmit+0x1f4>)
 80022be:	68f8      	ldr	r0, [r7, #12]
 80022c0:	f000 f964 	bl	800258c <I2C_WaitOnFlagUntilTimeout>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022ca:	2302      	movs	r3, #2
 80022cc:	e0d3      	b.n	8002476 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d101      	bne.n	80022dc <HAL_I2C_Master_Transmit+0x50>
 80022d8:	2302      	movs	r3, #2
 80022da:	e0cc      	b.n	8002476 <HAL_I2C_Master_Transmit+0x1ea>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d007      	beq.n	8002302 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f042 0201 	orr.w	r2, r2, #1
 8002300:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	681a      	ldr	r2, [r3, #0]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002310:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2221      	movs	r2, #33	@ 0x21
 8002316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2210      	movs	r2, #16
 800231e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2200      	movs	r2, #0
 8002326:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	687a      	ldr	r2, [r7, #4]
 800232c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	893a      	ldrh	r2, [r7, #8]
 8002332:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002338:	b29a      	uxth	r2, r3
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	4a50      	ldr	r2, [pc, #320]	@ (8002484 <HAL_I2C_Master_Transmit+0x1f8>)
 8002342:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002344:	8979      	ldrh	r1, [r7, #10]
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	6a3a      	ldr	r2, [r7, #32]
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f000 f89c 	bl	8002488 <I2C_MasterRequestWrite>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d001      	beq.n	800235a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e08d      	b.n	8002476 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800235a:	2300      	movs	r3, #0
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	695b      	ldr	r3, [r3, #20]
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002370:	e066      	b.n	8002440 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	6a39      	ldr	r1, [r7, #32]
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 fa22 	bl	80027c0 <I2C_WaitOnTXEFlagUntilTimeout>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d00d      	beq.n	800239e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002386:	2b04      	cmp	r3, #4
 8002388:	d107      	bne.n	800239a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002398:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e06b      	b.n	8002476 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a2:	781a      	ldrb	r2, [r3, #0]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023b8:	b29b      	uxth	r3, r3
 80023ba:	3b01      	subs	r3, #1
 80023bc:	b29a      	uxth	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023c6:	3b01      	subs	r3, #1
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	695b      	ldr	r3, [r3, #20]
 80023d4:	f003 0304 	and.w	r3, r3, #4
 80023d8:	2b04      	cmp	r3, #4
 80023da:	d11b      	bne.n	8002414 <HAL_I2C_Master_Transmit+0x188>
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d017      	beq.n	8002414 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023e8:	781a      	ldrb	r2, [r3, #0]
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f4:	1c5a      	adds	r2, r3, #1
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80023fe:	b29b      	uxth	r3, r3
 8002400:	3b01      	subs	r3, #1
 8002402:	b29a      	uxth	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800240c:	3b01      	subs	r3, #1
 800240e:	b29a      	uxth	r2, r3
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002414:	697a      	ldr	r2, [r7, #20]
 8002416:	6a39      	ldr	r1, [r7, #32]
 8002418:	68f8      	ldr	r0, [r7, #12]
 800241a:	f000 fa19 	bl	8002850 <I2C_WaitOnBTFFlagUntilTimeout>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d00d      	beq.n	8002440 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002428:	2b04      	cmp	r3, #4
 800242a:	d107      	bne.n	800243c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800243a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800243c:	2301      	movs	r3, #1
 800243e:	e01a      	b.n	8002476 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002444:	2b00      	cmp	r3, #0
 8002446:	d194      	bne.n	8002372 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002456:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2220      	movs	r2, #32
 800245c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	2200      	movs	r2, #0
 800246c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002470:	2300      	movs	r3, #0
 8002472:	e000      	b.n	8002476 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002474:	2302      	movs	r3, #2
  }
}
 8002476:	4618      	mov	r0, r3
 8002478:	3718      	adds	r7, #24
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	00100002 	.word	0x00100002
 8002484:	ffff0000 	.word	0xffff0000

08002488 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b088      	sub	sp, #32
 800248c:	af02      	add	r7, sp, #8
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	607a      	str	r2, [r7, #4]
 8002492:	603b      	str	r3, [r7, #0]
 8002494:	460b      	mov	r3, r1
 8002496:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800249c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	2b08      	cmp	r3, #8
 80024a2:	d006      	beq.n	80024b2 <I2C_MasterRequestWrite+0x2a>
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	2b01      	cmp	r3, #1
 80024a8:	d003      	beq.n	80024b2 <I2C_MasterRequestWrite+0x2a>
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80024b0:	d108      	bne.n	80024c4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	681a      	ldr	r2, [r3, #0]
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024c0:	601a      	str	r2, [r3, #0]
 80024c2:	e00b      	b.n	80024dc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c8:	2b12      	cmp	r3, #18
 80024ca:	d107      	bne.n	80024dc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80024da:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2200      	movs	r2, #0
 80024e4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f000 f84f 	bl	800258c <I2C_WaitOnFlagUntilTimeout>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d00d      	beq.n	8002510 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002502:	d103      	bne.n	800250c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800250a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e035      	b.n	800257c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002518:	d108      	bne.n	800252c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800251a:	897b      	ldrh	r3, [r7, #10]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	461a      	mov	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002528:	611a      	str	r2, [r3, #16]
 800252a:	e01b      	b.n	8002564 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800252c:	897b      	ldrh	r3, [r7, #10]
 800252e:	11db      	asrs	r3, r3, #7
 8002530:	b2db      	uxtb	r3, r3
 8002532:	f003 0306 	and.w	r3, r3, #6
 8002536:	b2db      	uxtb	r3, r3
 8002538:	f063 030f 	orn	r3, r3, #15
 800253c:	b2da      	uxtb	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	687a      	ldr	r2, [r7, #4]
 8002548:	490e      	ldr	r1, [pc, #56]	@ (8002584 <I2C_MasterRequestWrite+0xfc>)
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f000 f898 	bl	8002680 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e010      	b.n	800257c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800255a:	897b      	ldrh	r3, [r7, #10]
 800255c:	b2da      	uxtb	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	687a      	ldr	r2, [r7, #4]
 8002568:	4907      	ldr	r1, [pc, #28]	@ (8002588 <I2C_MasterRequestWrite+0x100>)
 800256a:	68f8      	ldr	r0, [r7, #12]
 800256c:	f000 f888 	bl	8002680 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d001      	beq.n	800257a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e000      	b.n	800257c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800257a:	2300      	movs	r3, #0
}
 800257c:	4618      	mov	r0, r3
 800257e:	3718      	adds	r7, #24
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	00010008 	.word	0x00010008
 8002588:	00010002 	.word	0x00010002

0800258c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	60f8      	str	r0, [r7, #12]
 8002594:	60b9      	str	r1, [r7, #8]
 8002596:	603b      	str	r3, [r7, #0]
 8002598:	4613      	mov	r3, r2
 800259a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800259c:	e048      	b.n	8002630 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a4:	d044      	beq.n	8002630 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025a6:	f7ff f9bb 	bl	8001920 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	d302      	bcc.n	80025bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d139      	bne.n	8002630 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	0c1b      	lsrs	r3, r3, #16
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d10d      	bne.n	80025e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	695b      	ldr	r3, [r3, #20]
 80025cc:	43da      	mvns	r2, r3
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	4013      	ands	r3, r2
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	bf0c      	ite	eq
 80025d8:	2301      	moveq	r3, #1
 80025da:	2300      	movne	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	461a      	mov	r2, r3
 80025e0:	e00c      	b.n	80025fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	43da      	mvns	r2, r3
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	4013      	ands	r3, r2
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	bf0c      	ite	eq
 80025f4:	2301      	moveq	r3, #1
 80025f6:	2300      	movne	r3, #0
 80025f8:	b2db      	uxtb	r3, r3
 80025fa:	461a      	mov	r2, r3
 80025fc:	79fb      	ldrb	r3, [r7, #7]
 80025fe:	429a      	cmp	r2, r3
 8002600:	d116      	bne.n	8002630 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2200      	movs	r2, #0
 8002606:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2220      	movs	r2, #32
 800260c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261c:	f043 0220 	orr.w	r2, r3, #32
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e023      	b.n	8002678 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	0c1b      	lsrs	r3, r3, #16
 8002634:	b2db      	uxtb	r3, r3
 8002636:	2b01      	cmp	r3, #1
 8002638:	d10d      	bne.n	8002656 <I2C_WaitOnFlagUntilTimeout+0xca>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	43da      	mvns	r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	4013      	ands	r3, r2
 8002646:	b29b      	uxth	r3, r3
 8002648:	2b00      	cmp	r3, #0
 800264a:	bf0c      	ite	eq
 800264c:	2301      	moveq	r3, #1
 800264e:	2300      	movne	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	461a      	mov	r2, r3
 8002654:	e00c      	b.n	8002670 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	43da      	mvns	r2, r3
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	4013      	ands	r3, r2
 8002662:	b29b      	uxth	r3, r3
 8002664:	2b00      	cmp	r3, #0
 8002666:	bf0c      	ite	eq
 8002668:	2301      	moveq	r3, #1
 800266a:	2300      	movne	r3, #0
 800266c:	b2db      	uxtb	r3, r3
 800266e:	461a      	mov	r2, r3
 8002670:	79fb      	ldrb	r3, [r7, #7]
 8002672:	429a      	cmp	r2, r3
 8002674:	d093      	beq.n	800259e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002676:	2300      	movs	r3, #0
}
 8002678:	4618      	mov	r0, r3
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	60f8      	str	r0, [r7, #12]
 8002688:	60b9      	str	r1, [r7, #8]
 800268a:	607a      	str	r2, [r7, #4]
 800268c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800268e:	e071      	b.n	8002774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800269a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800269e:	d123      	bne.n	80026e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026ae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80026b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	2200      	movs	r2, #0
 80026be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2220      	movs	r2, #32
 80026c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d4:	f043 0204 	orr.w	r2, r3, #4
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	2200      	movs	r2, #0
 80026e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80026e4:	2301      	movs	r3, #1
 80026e6:	e067      	b.n	80027b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ee:	d041      	beq.n	8002774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026f0:	f7ff f916 	bl	8001920 <HAL_GetTick>
 80026f4:	4602      	mov	r2, r0
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	1ad3      	subs	r3, r2, r3
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d302      	bcc.n	8002706 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2b00      	cmp	r3, #0
 8002704:	d136      	bne.n	8002774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	0c1b      	lsrs	r3, r3, #16
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b01      	cmp	r3, #1
 800270e:	d10c      	bne.n	800272a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	695b      	ldr	r3, [r3, #20]
 8002716:	43da      	mvns	r2, r3
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	4013      	ands	r3, r2
 800271c:	b29b      	uxth	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	bf14      	ite	ne
 8002722:	2301      	movne	r3, #1
 8002724:	2300      	moveq	r3, #0
 8002726:	b2db      	uxtb	r3, r3
 8002728:	e00b      	b.n	8002742 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	699b      	ldr	r3, [r3, #24]
 8002730:	43da      	mvns	r2, r3
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	4013      	ands	r3, r2
 8002736:	b29b      	uxth	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	bf14      	ite	ne
 800273c:	2301      	movne	r3, #1
 800273e:	2300      	moveq	r3, #0
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d016      	beq.n	8002774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	2220      	movs	r2, #32
 8002750:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	2200      	movs	r2, #0
 8002758:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002760:	f043 0220 	orr.w	r2, r3, #32
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2200      	movs	r2, #0
 800276c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002770:	2301      	movs	r3, #1
 8002772:	e021      	b.n	80027b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	0c1b      	lsrs	r3, r3, #16
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b01      	cmp	r3, #1
 800277c:	d10c      	bne.n	8002798 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	695b      	ldr	r3, [r3, #20]
 8002784:	43da      	mvns	r2, r3
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	4013      	ands	r3, r2
 800278a:	b29b      	uxth	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	bf14      	ite	ne
 8002790:	2301      	movne	r3, #1
 8002792:	2300      	moveq	r3, #0
 8002794:	b2db      	uxtb	r3, r3
 8002796:	e00b      	b.n	80027b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	43da      	mvns	r2, r3
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	4013      	ands	r3, r2
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	bf14      	ite	ne
 80027aa:	2301      	movne	r3, #1
 80027ac:	2300      	moveq	r3, #0
 80027ae:	b2db      	uxtb	r3, r3
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	f47f af6d 	bne.w	8002690 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}

080027c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b084      	sub	sp, #16
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	60f8      	str	r0, [r7, #12]
 80027c8:	60b9      	str	r1, [r7, #8]
 80027ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80027cc:	e034      	b.n	8002838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 f886 	bl	80028e0 <I2C_IsAcknowledgeFailed>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e034      	b.n	8002848 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027e4:	d028      	beq.n	8002838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027e6:	f7ff f89b 	bl	8001920 <HAL_GetTick>
 80027ea:	4602      	mov	r2, r0
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	68ba      	ldr	r2, [r7, #8]
 80027f2:	429a      	cmp	r2, r3
 80027f4:	d302      	bcc.n	80027fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d11d      	bne.n	8002838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002806:	2b80      	cmp	r3, #128	@ 0x80
 8002808:	d016      	beq.n	8002838 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2200      	movs	r2, #0
 800280e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2220      	movs	r2, #32
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002824:	f043 0220 	orr.w	r2, r3, #32
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	2200      	movs	r2, #0
 8002830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002834:	2301      	movs	r3, #1
 8002836:	e007      	b.n	8002848 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	695b      	ldr	r3, [r3, #20]
 800283e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002842:	2b80      	cmp	r3, #128	@ 0x80
 8002844:	d1c3      	bne.n	80027ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	3710      	adds	r7, #16
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}

08002850 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b084      	sub	sp, #16
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800285c:	e034      	b.n	80028c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800285e:	68f8      	ldr	r0, [r7, #12]
 8002860:	f000 f83e 	bl	80028e0 <I2C_IsAcknowledgeFailed>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e034      	b.n	80028d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002874:	d028      	beq.n	80028c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002876:	f7ff f853 	bl	8001920 <HAL_GetTick>
 800287a:	4602      	mov	r2, r0
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	68ba      	ldr	r2, [r7, #8]
 8002882:	429a      	cmp	r2, r3
 8002884:	d302      	bcc.n	800288c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d11d      	bne.n	80028c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	f003 0304 	and.w	r3, r3, #4
 8002896:	2b04      	cmp	r3, #4
 8002898:	d016      	beq.n	80028c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	2200      	movs	r2, #0
 800289e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2220      	movs	r2, #32
 80028a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b4:	f043 0220 	orr.w	r2, r3, #32
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	2200      	movs	r2, #0
 80028c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e007      	b.n	80028d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	695b      	ldr	r3, [r3, #20]
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	d1c3      	bne.n	800285e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80028d6:	2300      	movs	r3, #0
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}

080028e0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	695b      	ldr	r3, [r3, #20]
 80028ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028f6:	d11b      	bne.n	8002930 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002900:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2200      	movs	r2, #0
 8002906:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2220      	movs	r2, #32
 800290c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291c:	f043 0204 	orr.w	r2, r3, #4
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e000      	b.n	8002932 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
	...

08002940 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b086      	sub	sp, #24
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d101      	bne.n	8002952 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e267      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0301 	and.w	r3, r3, #1
 800295a:	2b00      	cmp	r3, #0
 800295c:	d075      	beq.n	8002a4a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800295e:	4b88      	ldr	r3, [pc, #544]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 030c 	and.w	r3, r3, #12
 8002966:	2b04      	cmp	r3, #4
 8002968:	d00c      	beq.n	8002984 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800296a:	4b85      	ldr	r3, [pc, #532]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002972:	2b08      	cmp	r3, #8
 8002974:	d112      	bne.n	800299c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002976:	4b82      	ldr	r3, [pc, #520]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800297e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002982:	d10b      	bne.n	800299c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002984:	4b7e      	ldr	r3, [pc, #504]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d05b      	beq.n	8002a48 <HAL_RCC_OscConfig+0x108>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d157      	bne.n	8002a48 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	e242      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029a4:	d106      	bne.n	80029b4 <HAL_RCC_OscConfig+0x74>
 80029a6:	4b76      	ldr	r3, [pc, #472]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a75      	ldr	r2, [pc, #468]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	e01d      	b.n	80029f0 <HAL_RCC_OscConfig+0xb0>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029bc:	d10c      	bne.n	80029d8 <HAL_RCC_OscConfig+0x98>
 80029be:	4b70      	ldr	r3, [pc, #448]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a6f      	ldr	r2, [pc, #444]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029c8:	6013      	str	r3, [r2, #0]
 80029ca:	4b6d      	ldr	r3, [pc, #436]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a6c      	ldr	r2, [pc, #432]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029d4:	6013      	str	r3, [r2, #0]
 80029d6:	e00b      	b.n	80029f0 <HAL_RCC_OscConfig+0xb0>
 80029d8:	4b69      	ldr	r3, [pc, #420]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a68      	ldr	r2, [pc, #416]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029e2:	6013      	str	r3, [r2, #0]
 80029e4:	4b66      	ldr	r3, [pc, #408]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a65      	ldr	r2, [pc, #404]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 80029ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d013      	beq.n	8002a20 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029f8:	f7fe ff92 	bl	8001920 <HAL_GetTick>
 80029fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80029fe:	e008      	b.n	8002a12 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a00:	f7fe ff8e 	bl	8001920 <HAL_GetTick>
 8002a04:	4602      	mov	r2, r0
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	1ad3      	subs	r3, r2, r3
 8002a0a:	2b64      	cmp	r3, #100	@ 0x64
 8002a0c:	d901      	bls.n	8002a12 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	e207      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a12:	4b5b      	ldr	r3, [pc, #364]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d0f0      	beq.n	8002a00 <HAL_RCC_OscConfig+0xc0>
 8002a1e:	e014      	b.n	8002a4a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a20:	f7fe ff7e 	bl	8001920 <HAL_GetTick>
 8002a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a28:	f7fe ff7a 	bl	8001920 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b64      	cmp	r3, #100	@ 0x64
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e1f3      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a3a:	4b51      	ldr	r3, [pc, #324]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1f0      	bne.n	8002a28 <HAL_RCC_OscConfig+0xe8>
 8002a46:	e000      	b.n	8002a4a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a48:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0302 	and.w	r3, r3, #2
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d063      	beq.n	8002b1e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a56:	4b4a      	ldr	r3, [pc, #296]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002a58:	689b      	ldr	r3, [r3, #8]
 8002a5a:	f003 030c 	and.w	r3, r3, #12
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d00b      	beq.n	8002a7a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a62:	4b47      	ldr	r3, [pc, #284]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002a64:	689b      	ldr	r3, [r3, #8]
 8002a66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002a6a:	2b08      	cmp	r3, #8
 8002a6c:	d11c      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a6e:	4b44      	ldr	r3, [pc, #272]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002a70:	685b      	ldr	r3, [r3, #4]
 8002a72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d116      	bne.n	8002aa8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a7a:	4b41      	ldr	r3, [pc, #260]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0302 	and.w	r3, r3, #2
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d005      	beq.n	8002a92 <HAL_RCC_OscConfig+0x152>
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d001      	beq.n	8002a92 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e1c7      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a92:	4b3b      	ldr	r3, [pc, #236]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	00db      	lsls	r3, r3, #3
 8002aa0:	4937      	ldr	r1, [pc, #220]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002aa6:	e03a      	b.n	8002b1e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d020      	beq.n	8002af2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ab0:	4b34      	ldr	r3, [pc, #208]	@ (8002b84 <HAL_RCC_OscConfig+0x244>)
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab6:	f7fe ff33 	bl	8001920 <HAL_GetTick>
 8002aba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002abc:	e008      	b.n	8002ad0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002abe:	f7fe ff2f 	bl	8001920 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	693b      	ldr	r3, [r7, #16]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d901      	bls.n	8002ad0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002acc:	2303      	movs	r3, #3
 8002ace:	e1a8      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad0:	4b2b      	ldr	r3, [pc, #172]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0302 	and.w	r3, r3, #2
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d0f0      	beq.n	8002abe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002adc:	4b28      	ldr	r3, [pc, #160]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	691b      	ldr	r3, [r3, #16]
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	4925      	ldr	r1, [pc, #148]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002aec:	4313      	orrs	r3, r2
 8002aee:	600b      	str	r3, [r1, #0]
 8002af0:	e015      	b.n	8002b1e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002af2:	4b24      	ldr	r3, [pc, #144]	@ (8002b84 <HAL_RCC_OscConfig+0x244>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002af8:	f7fe ff12 	bl	8001920 <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002afe:	e008      	b.n	8002b12 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b00:	f7fe ff0e 	bl	8001920 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b02      	cmp	r3, #2
 8002b0c:	d901      	bls.n	8002b12 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b0e:	2303      	movs	r3, #3
 8002b10:	e187      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b12:	4b1b      	ldr	r3, [pc, #108]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f003 0302 	and.w	r3, r3, #2
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d1f0      	bne.n	8002b00 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 0308 	and.w	r3, r3, #8
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d036      	beq.n	8002b98 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	695b      	ldr	r3, [r3, #20]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d016      	beq.n	8002b60 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b32:	4b15      	ldr	r3, [pc, #84]	@ (8002b88 <HAL_RCC_OscConfig+0x248>)
 8002b34:	2201      	movs	r2, #1
 8002b36:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b38:	f7fe fef2 	bl	8001920 <HAL_GetTick>
 8002b3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b3e:	e008      	b.n	8002b52 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b40:	f7fe feee 	bl	8001920 <HAL_GetTick>
 8002b44:	4602      	mov	r2, r0
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	1ad3      	subs	r3, r2, r3
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e167      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b52:	4b0b      	ldr	r3, [pc, #44]	@ (8002b80 <HAL_RCC_OscConfig+0x240>)
 8002b54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d0f0      	beq.n	8002b40 <HAL_RCC_OscConfig+0x200>
 8002b5e:	e01b      	b.n	8002b98 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b60:	4b09      	ldr	r3, [pc, #36]	@ (8002b88 <HAL_RCC_OscConfig+0x248>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b66:	f7fe fedb 	bl	8001920 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b6c:	e00e      	b.n	8002b8c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b6e:	f7fe fed7 	bl	8001920 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b02      	cmp	r3, #2
 8002b7a:	d907      	bls.n	8002b8c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e150      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
 8002b80:	40023800 	.word	0x40023800
 8002b84:	42470000 	.word	0x42470000
 8002b88:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b8c:	4b88      	ldr	r3, [pc, #544]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002b8e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002b90:	f003 0302 	and.w	r3, r3, #2
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d1ea      	bne.n	8002b6e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f003 0304 	and.w	r3, r3, #4
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	f000 8097 	beq.w	8002cd4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002baa:	4b81      	ldr	r3, [pc, #516]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d10f      	bne.n	8002bd6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	60bb      	str	r3, [r7, #8]
 8002bba:	4b7d      	ldr	r3, [pc, #500]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbe:	4a7c      	ldr	r2, [pc, #496]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002bc0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bc6:	4b7a      	ldr	r3, [pc, #488]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bce:	60bb      	str	r3, [r7, #8]
 8002bd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bd6:	4b77      	ldr	r3, [pc, #476]	@ (8002db4 <HAL_RCC_OscConfig+0x474>)
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d118      	bne.n	8002c14 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002be2:	4b74      	ldr	r3, [pc, #464]	@ (8002db4 <HAL_RCC_OscConfig+0x474>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a73      	ldr	r2, [pc, #460]	@ (8002db4 <HAL_RCC_OscConfig+0x474>)
 8002be8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bee:	f7fe fe97 	bl	8001920 <HAL_GetTick>
 8002bf2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002bf4:	e008      	b.n	8002c08 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002bf6:	f7fe fe93 	bl	8001920 <HAL_GetTick>
 8002bfa:	4602      	mov	r2, r0
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	1ad3      	subs	r3, r2, r3
 8002c00:	2b02      	cmp	r3, #2
 8002c02:	d901      	bls.n	8002c08 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c04:	2303      	movs	r3, #3
 8002c06:	e10c      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c08:	4b6a      	ldr	r3, [pc, #424]	@ (8002db4 <HAL_RCC_OscConfig+0x474>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d0f0      	beq.n	8002bf6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	2b01      	cmp	r3, #1
 8002c1a:	d106      	bne.n	8002c2a <HAL_RCC_OscConfig+0x2ea>
 8002c1c:	4b64      	ldr	r3, [pc, #400]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c1e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c20:	4a63      	ldr	r2, [pc, #396]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c22:	f043 0301 	orr.w	r3, r3, #1
 8002c26:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c28:	e01c      	b.n	8002c64 <HAL_RCC_OscConfig+0x324>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	2b05      	cmp	r3, #5
 8002c30:	d10c      	bne.n	8002c4c <HAL_RCC_OscConfig+0x30c>
 8002c32:	4b5f      	ldr	r3, [pc, #380]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c36:	4a5e      	ldr	r2, [pc, #376]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c38:	f043 0304 	orr.w	r3, r3, #4
 8002c3c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c3e:	4b5c      	ldr	r3, [pc, #368]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c42:	4a5b      	ldr	r2, [pc, #364]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c44:	f043 0301 	orr.w	r3, r3, #1
 8002c48:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c4a:	e00b      	b.n	8002c64 <HAL_RCC_OscConfig+0x324>
 8002c4c:	4b58      	ldr	r3, [pc, #352]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c50:	4a57      	ldr	r2, [pc, #348]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c52:	f023 0301 	bic.w	r3, r3, #1
 8002c56:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c58:	4b55      	ldr	r3, [pc, #340]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c5c:	4a54      	ldr	r2, [pc, #336]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c5e:	f023 0304 	bic.w	r3, r3, #4
 8002c62:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d015      	beq.n	8002c98 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c6c:	f7fe fe58 	bl	8001920 <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c72:	e00a      	b.n	8002c8a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c74:	f7fe fe54 	bl	8001920 <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d901      	bls.n	8002c8a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e0cb      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c8a:	4b49      	ldr	r3, [pc, #292]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002c8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8e:	f003 0302 	and.w	r3, r3, #2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0ee      	beq.n	8002c74 <HAL_RCC_OscConfig+0x334>
 8002c96:	e014      	b.n	8002cc2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c98:	f7fe fe42 	bl	8001920 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c9e:	e00a      	b.n	8002cb6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ca0:	f7fe fe3e 	bl	8001920 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d901      	bls.n	8002cb6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	e0b5      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cb6:	4b3e      	ldr	r3, [pc, #248]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002cb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d1ee      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002cc2:	7dfb      	ldrb	r3, [r7, #23]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d105      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cc8:	4b39      	ldr	r3, [pc, #228]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ccc:	4a38      	ldr	r2, [pc, #224]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002cce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002cd2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	f000 80a1 	beq.w	8002e20 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cde:	4b34      	ldr	r3, [pc, #208]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 030c 	and.w	r3, r3, #12
 8002ce6:	2b08      	cmp	r3, #8
 8002ce8:	d05c      	beq.n	8002da4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d141      	bne.n	8002d76 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cf2:	4b31      	ldr	r3, [pc, #196]	@ (8002db8 <HAL_RCC_OscConfig+0x478>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf8:	f7fe fe12 	bl	8001920 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d00:	f7fe fe0e 	bl	8001920 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e087      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d12:	4b27      	ldr	r3, [pc, #156]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d1f0      	bne.n	8002d00 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	69da      	ldr	r2, [r3, #28]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a1b      	ldr	r3, [r3, #32]
 8002d26:	431a      	orrs	r2, r3
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2c:	019b      	lsls	r3, r3, #6
 8002d2e:	431a      	orrs	r2, r3
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d34:	085b      	lsrs	r3, r3, #1
 8002d36:	3b01      	subs	r3, #1
 8002d38:	041b      	lsls	r3, r3, #16
 8002d3a:	431a      	orrs	r2, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d40:	061b      	lsls	r3, r3, #24
 8002d42:	491b      	ldr	r1, [pc, #108]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d48:	4b1b      	ldr	r3, [pc, #108]	@ (8002db8 <HAL_RCC_OscConfig+0x478>)
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4e:	f7fe fde7 	bl	8001920 <HAL_GetTick>
 8002d52:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d54:	e008      	b.n	8002d68 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d56:	f7fe fde3 	bl	8001920 <HAL_GetTick>
 8002d5a:	4602      	mov	r2, r0
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	1ad3      	subs	r3, r2, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d901      	bls.n	8002d68 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d64:	2303      	movs	r3, #3
 8002d66:	e05c      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d68:	4b11      	ldr	r3, [pc, #68]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d0f0      	beq.n	8002d56 <HAL_RCC_OscConfig+0x416>
 8002d74:	e054      	b.n	8002e20 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d76:	4b10      	ldr	r3, [pc, #64]	@ (8002db8 <HAL_RCC_OscConfig+0x478>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d7c:	f7fe fdd0 	bl	8001920 <HAL_GetTick>
 8002d80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d82:	e008      	b.n	8002d96 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d84:	f7fe fdcc 	bl	8001920 <HAL_GetTick>
 8002d88:	4602      	mov	r2, r0
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	1ad3      	subs	r3, r2, r3
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d901      	bls.n	8002d96 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002d92:	2303      	movs	r3, #3
 8002d94:	e045      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d96:	4b06      	ldr	r3, [pc, #24]	@ (8002db0 <HAL_RCC_OscConfig+0x470>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d1f0      	bne.n	8002d84 <HAL_RCC_OscConfig+0x444>
 8002da2:	e03d      	b.n	8002e20 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	2b01      	cmp	r3, #1
 8002daa:	d107      	bne.n	8002dbc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e038      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
 8002db0:	40023800 	.word	0x40023800
 8002db4:	40007000 	.word	0x40007000
 8002db8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002dbc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e2c <HAL_RCC_OscConfig+0x4ec>)
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d028      	beq.n	8002e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d121      	bne.n	8002e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d11a      	bne.n	8002e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002de6:	68fa      	ldr	r2, [r7, #12]
 8002de8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002dec:	4013      	ands	r3, r2
 8002dee:	687a      	ldr	r2, [r7, #4]
 8002df0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002df2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d111      	bne.n	8002e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e02:	085b      	lsrs	r3, r3, #1
 8002e04:	3b01      	subs	r3, #1
 8002e06:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e08:	429a      	cmp	r2, r3
 8002e0a:	d107      	bne.n	8002e1c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e16:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d001      	beq.n	8002e20 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e000      	b.n	8002e22 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3718      	adds	r7, #24
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	40023800 	.word	0x40023800

08002e30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e0cc      	b.n	8002fde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e44:	4b68      	ldr	r3, [pc, #416]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f003 0307 	and.w	r3, r3, #7
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	429a      	cmp	r2, r3
 8002e50:	d90c      	bls.n	8002e6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e52:	4b65      	ldr	r3, [pc, #404]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e54:	683a      	ldr	r2, [r7, #0]
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e5a:	4b63      	ldr	r3, [pc, #396]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f003 0307 	and.w	r3, r3, #7
 8002e62:	683a      	ldr	r2, [r7, #0]
 8002e64:	429a      	cmp	r2, r3
 8002e66:	d001      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e68:	2301      	movs	r3, #1
 8002e6a:	e0b8      	b.n	8002fde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d020      	beq.n	8002eba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 0304 	and.w	r3, r3, #4
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d005      	beq.n	8002e90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e84:	4b59      	ldr	r3, [pc, #356]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002e86:	689b      	ldr	r3, [r3, #8]
 8002e88:	4a58      	ldr	r2, [pc, #352]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002e8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002e8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0308 	and.w	r3, r3, #8
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d005      	beq.n	8002ea8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e9c:	4b53      	ldr	r3, [pc, #332]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	4a52      	ldr	r2, [pc, #328]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002ea2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002ea6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ea8:	4b50      	ldr	r3, [pc, #320]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	494d      	ldr	r1, [pc, #308]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0301 	and.w	r3, r3, #1
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d044      	beq.n	8002f50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d107      	bne.n	8002ede <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ece:	4b47      	ldr	r3, [pc, #284]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d119      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e07f      	b.n	8002fde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	2b02      	cmp	r3, #2
 8002ee4:	d003      	beq.n	8002eee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eea:	2b03      	cmp	r3, #3
 8002eec:	d107      	bne.n	8002efe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002eee:	4b3f      	ldr	r3, [pc, #252]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d109      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e06f      	b.n	8002fde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002efe:	4b3b      	ldr	r3, [pc, #236]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0302 	and.w	r3, r3, #2
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e067      	b.n	8002fde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f0e:	4b37      	ldr	r3, [pc, #220]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002f10:	689b      	ldr	r3, [r3, #8]
 8002f12:	f023 0203 	bic.w	r2, r3, #3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4934      	ldr	r1, [pc, #208]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f20:	f7fe fcfe 	bl	8001920 <HAL_GetTick>
 8002f24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f26:	e00a      	b.n	8002f3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f28:	f7fe fcfa 	bl	8001920 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	1ad3      	subs	r3, r2, r3
 8002f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e04f      	b.n	8002fde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f3e:	4b2b      	ldr	r3, [pc, #172]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002f40:	689b      	ldr	r3, [r3, #8]
 8002f42:	f003 020c 	and.w	r2, r3, #12
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	429a      	cmp	r2, r3
 8002f4e:	d1eb      	bne.n	8002f28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002f50:	4b25      	ldr	r3, [pc, #148]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d20c      	bcs.n	8002f78 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5e:	4b22      	ldr	r3, [pc, #136]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f60:	683a      	ldr	r2, [r7, #0]
 8002f62:	b2d2      	uxtb	r2, r2
 8002f64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f66:	4b20      	ldr	r3, [pc, #128]	@ (8002fe8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	683a      	ldr	r2, [r7, #0]
 8002f70:	429a      	cmp	r2, r3
 8002f72:	d001      	beq.n	8002f78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f74:	2301      	movs	r3, #1
 8002f76:	e032      	b.n	8002fde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0304 	and.w	r3, r3, #4
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d008      	beq.n	8002f96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f84:	4b19      	ldr	r3, [pc, #100]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	4916      	ldr	r1, [pc, #88]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002f92:	4313      	orrs	r3, r2
 8002f94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0308 	and.w	r3, r3, #8
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d009      	beq.n	8002fb6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fa2:	4b12      	ldr	r3, [pc, #72]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	00db      	lsls	r3, r3, #3
 8002fb0:	490e      	ldr	r1, [pc, #56]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002fb6:	f000 f821 	bl	8002ffc <HAL_RCC_GetSysClockFreq>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	4b0b      	ldr	r3, [pc, #44]	@ (8002fec <HAL_RCC_ClockConfig+0x1bc>)
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	091b      	lsrs	r3, r3, #4
 8002fc2:	f003 030f 	and.w	r3, r3, #15
 8002fc6:	490a      	ldr	r1, [pc, #40]	@ (8002ff0 <HAL_RCC_ClockConfig+0x1c0>)
 8002fc8:	5ccb      	ldrb	r3, [r1, r3]
 8002fca:	fa22 f303 	lsr.w	r3, r2, r3
 8002fce:	4a09      	ldr	r2, [pc, #36]	@ (8002ff4 <HAL_RCC_ClockConfig+0x1c4>)
 8002fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002fd2:	4b09      	ldr	r3, [pc, #36]	@ (8002ff8 <HAL_RCC_ClockConfig+0x1c8>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7fe fc5e 	bl	8001898 <HAL_InitTick>

  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	40023c00 	.word	0x40023c00
 8002fec:	40023800 	.word	0x40023800
 8002ff0:	08006900 	.word	0x08006900
 8002ff4:	20000034 	.word	0x20000034
 8002ff8:	20000038 	.word	0x20000038

08002ffc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ffc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003000:	b094      	sub	sp, #80	@ 0x50
 8003002:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003004:	2300      	movs	r3, #0
 8003006:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003008:	2300      	movs	r3, #0
 800300a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800300c:	2300      	movs	r3, #0
 800300e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003010:	2300      	movs	r3, #0
 8003012:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003014:	4b79      	ldr	r3, [pc, #484]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x200>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f003 030c 	and.w	r3, r3, #12
 800301c:	2b08      	cmp	r3, #8
 800301e:	d00d      	beq.n	800303c <HAL_RCC_GetSysClockFreq+0x40>
 8003020:	2b08      	cmp	r3, #8
 8003022:	f200 80e1 	bhi.w	80031e8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003026:	2b00      	cmp	r3, #0
 8003028:	d002      	beq.n	8003030 <HAL_RCC_GetSysClockFreq+0x34>
 800302a:	2b04      	cmp	r3, #4
 800302c:	d003      	beq.n	8003036 <HAL_RCC_GetSysClockFreq+0x3a>
 800302e:	e0db      	b.n	80031e8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003030:	4b73      	ldr	r3, [pc, #460]	@ (8003200 <HAL_RCC_GetSysClockFreq+0x204>)
 8003032:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003034:	e0db      	b.n	80031ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003036:	4b73      	ldr	r3, [pc, #460]	@ (8003204 <HAL_RCC_GetSysClockFreq+0x208>)
 8003038:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800303a:	e0d8      	b.n	80031ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800303c:	4b6f      	ldr	r3, [pc, #444]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x200>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003044:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003046:	4b6d      	ldr	r3, [pc, #436]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x200>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800304e:	2b00      	cmp	r3, #0
 8003050:	d063      	beq.n	800311a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003052:	4b6a      	ldr	r3, [pc, #424]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x200>)
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	099b      	lsrs	r3, r3, #6
 8003058:	2200      	movs	r2, #0
 800305a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800305c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800305e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003064:	633b      	str	r3, [r7, #48]	@ 0x30
 8003066:	2300      	movs	r3, #0
 8003068:	637b      	str	r3, [r7, #52]	@ 0x34
 800306a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800306e:	4622      	mov	r2, r4
 8003070:	462b      	mov	r3, r5
 8003072:	f04f 0000 	mov.w	r0, #0
 8003076:	f04f 0100 	mov.w	r1, #0
 800307a:	0159      	lsls	r1, r3, #5
 800307c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003080:	0150      	lsls	r0, r2, #5
 8003082:	4602      	mov	r2, r0
 8003084:	460b      	mov	r3, r1
 8003086:	4621      	mov	r1, r4
 8003088:	1a51      	subs	r1, r2, r1
 800308a:	6139      	str	r1, [r7, #16]
 800308c:	4629      	mov	r1, r5
 800308e:	eb63 0301 	sbc.w	r3, r3, r1
 8003092:	617b      	str	r3, [r7, #20]
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	f04f 0300 	mov.w	r3, #0
 800309c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030a0:	4659      	mov	r1, fp
 80030a2:	018b      	lsls	r3, r1, #6
 80030a4:	4651      	mov	r1, sl
 80030a6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030aa:	4651      	mov	r1, sl
 80030ac:	018a      	lsls	r2, r1, #6
 80030ae:	4651      	mov	r1, sl
 80030b0:	ebb2 0801 	subs.w	r8, r2, r1
 80030b4:	4659      	mov	r1, fp
 80030b6:	eb63 0901 	sbc.w	r9, r3, r1
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	f04f 0300 	mov.w	r3, #0
 80030c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030ce:	4690      	mov	r8, r2
 80030d0:	4699      	mov	r9, r3
 80030d2:	4623      	mov	r3, r4
 80030d4:	eb18 0303 	adds.w	r3, r8, r3
 80030d8:	60bb      	str	r3, [r7, #8]
 80030da:	462b      	mov	r3, r5
 80030dc:	eb49 0303 	adc.w	r3, r9, r3
 80030e0:	60fb      	str	r3, [r7, #12]
 80030e2:	f04f 0200 	mov.w	r2, #0
 80030e6:	f04f 0300 	mov.w	r3, #0
 80030ea:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80030ee:	4629      	mov	r1, r5
 80030f0:	024b      	lsls	r3, r1, #9
 80030f2:	4621      	mov	r1, r4
 80030f4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030f8:	4621      	mov	r1, r4
 80030fa:	024a      	lsls	r2, r1, #9
 80030fc:	4610      	mov	r0, r2
 80030fe:	4619      	mov	r1, r3
 8003100:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003102:	2200      	movs	r2, #0
 8003104:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003106:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003108:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800310c:	f7fd f8d0 	bl	80002b0 <__aeabi_uldivmod>
 8003110:	4602      	mov	r2, r0
 8003112:	460b      	mov	r3, r1
 8003114:	4613      	mov	r3, r2
 8003116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003118:	e058      	b.n	80031cc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800311a:	4b38      	ldr	r3, [pc, #224]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x200>)
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	099b      	lsrs	r3, r3, #6
 8003120:	2200      	movs	r2, #0
 8003122:	4618      	mov	r0, r3
 8003124:	4611      	mov	r1, r2
 8003126:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800312a:	623b      	str	r3, [r7, #32]
 800312c:	2300      	movs	r3, #0
 800312e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003130:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003134:	4642      	mov	r2, r8
 8003136:	464b      	mov	r3, r9
 8003138:	f04f 0000 	mov.w	r0, #0
 800313c:	f04f 0100 	mov.w	r1, #0
 8003140:	0159      	lsls	r1, r3, #5
 8003142:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003146:	0150      	lsls	r0, r2, #5
 8003148:	4602      	mov	r2, r0
 800314a:	460b      	mov	r3, r1
 800314c:	4641      	mov	r1, r8
 800314e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003152:	4649      	mov	r1, r9
 8003154:	eb63 0b01 	sbc.w	fp, r3, r1
 8003158:	f04f 0200 	mov.w	r2, #0
 800315c:	f04f 0300 	mov.w	r3, #0
 8003160:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003164:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003168:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800316c:	ebb2 040a 	subs.w	r4, r2, sl
 8003170:	eb63 050b 	sbc.w	r5, r3, fp
 8003174:	f04f 0200 	mov.w	r2, #0
 8003178:	f04f 0300 	mov.w	r3, #0
 800317c:	00eb      	lsls	r3, r5, #3
 800317e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003182:	00e2      	lsls	r2, r4, #3
 8003184:	4614      	mov	r4, r2
 8003186:	461d      	mov	r5, r3
 8003188:	4643      	mov	r3, r8
 800318a:	18e3      	adds	r3, r4, r3
 800318c:	603b      	str	r3, [r7, #0]
 800318e:	464b      	mov	r3, r9
 8003190:	eb45 0303 	adc.w	r3, r5, r3
 8003194:	607b      	str	r3, [r7, #4]
 8003196:	f04f 0200 	mov.w	r2, #0
 800319a:	f04f 0300 	mov.w	r3, #0
 800319e:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031a2:	4629      	mov	r1, r5
 80031a4:	028b      	lsls	r3, r1, #10
 80031a6:	4621      	mov	r1, r4
 80031a8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80031ac:	4621      	mov	r1, r4
 80031ae:	028a      	lsls	r2, r1, #10
 80031b0:	4610      	mov	r0, r2
 80031b2:	4619      	mov	r1, r3
 80031b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80031b6:	2200      	movs	r2, #0
 80031b8:	61bb      	str	r3, [r7, #24]
 80031ba:	61fa      	str	r2, [r7, #28]
 80031bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031c0:	f7fd f876 	bl	80002b0 <__aeabi_uldivmod>
 80031c4:	4602      	mov	r2, r0
 80031c6:	460b      	mov	r3, r1
 80031c8:	4613      	mov	r3, r2
 80031ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80031cc:	4b0b      	ldr	r3, [pc, #44]	@ (80031fc <HAL_RCC_GetSysClockFreq+0x200>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	0c1b      	lsrs	r3, r3, #16
 80031d2:	f003 0303 	and.w	r3, r3, #3
 80031d6:	3301      	adds	r3, #1
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80031dc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80031de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80031e4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031e6:	e002      	b.n	80031ee <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80031e8:	4b05      	ldr	r3, [pc, #20]	@ (8003200 <HAL_RCC_GetSysClockFreq+0x204>)
 80031ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80031ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80031f0:	4618      	mov	r0, r3
 80031f2:	3750      	adds	r7, #80	@ 0x50
 80031f4:	46bd      	mov	sp, r7
 80031f6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031fa:	bf00      	nop
 80031fc:	40023800 	.word	0x40023800
 8003200:	00f42400 	.word	0x00f42400
 8003204:	007a1200 	.word	0x007a1200

08003208 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003208:	b480      	push	{r7}
 800320a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800320c:	4b03      	ldr	r3, [pc, #12]	@ (800321c <HAL_RCC_GetHCLKFreq+0x14>)
 800320e:	681b      	ldr	r3, [r3, #0]
}
 8003210:	4618      	mov	r0, r3
 8003212:	46bd      	mov	sp, r7
 8003214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003218:	4770      	bx	lr
 800321a:	bf00      	nop
 800321c:	20000034 	.word	0x20000034

08003220 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003224:	f7ff fff0 	bl	8003208 <HAL_RCC_GetHCLKFreq>
 8003228:	4602      	mov	r2, r0
 800322a:	4b05      	ldr	r3, [pc, #20]	@ (8003240 <HAL_RCC_GetPCLK1Freq+0x20>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	0a9b      	lsrs	r3, r3, #10
 8003230:	f003 0307 	and.w	r3, r3, #7
 8003234:	4903      	ldr	r1, [pc, #12]	@ (8003244 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003236:	5ccb      	ldrb	r3, [r1, r3]
 8003238:	fa22 f303 	lsr.w	r3, r2, r3
}
 800323c:	4618      	mov	r0, r3
 800323e:	bd80      	pop	{r7, pc}
 8003240:	40023800 	.word	0x40023800
 8003244:	08006910 	.word	0x08006910

08003248 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800324c:	f7ff ffdc 	bl	8003208 <HAL_RCC_GetHCLKFreq>
 8003250:	4602      	mov	r2, r0
 8003252:	4b05      	ldr	r3, [pc, #20]	@ (8003268 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003254:	689b      	ldr	r3, [r3, #8]
 8003256:	0b5b      	lsrs	r3, r3, #13
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	4903      	ldr	r1, [pc, #12]	@ (800326c <HAL_RCC_GetPCLK2Freq+0x24>)
 800325e:	5ccb      	ldrb	r3, [r1, r3]
 8003260:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003264:	4618      	mov	r0, r3
 8003266:	bd80      	pop	{r7, pc}
 8003268:	40023800 	.word	0x40023800
 800326c:	08006910 	.word	0x08006910

08003270 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b086      	sub	sp, #24
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003278:	2300      	movs	r3, #0
 800327a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800327c:	2300      	movs	r3, #0
 800327e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0301 	and.w	r3, r3, #1
 8003288:	2b00      	cmp	r3, #0
 800328a:	d105      	bne.n	8003298 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003294:	2b00      	cmp	r3, #0
 8003296:	d038      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003298:	4b68      	ldr	r3, [pc, #416]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800329a:	2200      	movs	r2, #0
 800329c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800329e:	f7fe fb3f 	bl	8001920 <HAL_GetTick>
 80032a2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032a4:	e008      	b.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80032a6:	f7fe fb3b 	bl	8001920 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e0bd      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80032b8:	4b61      	ldr	r3, [pc, #388]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d1f0      	bne.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685a      	ldr	r2, [r3, #4]
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	019b      	lsls	r3, r3, #6
 80032ce:	431a      	orrs	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	071b      	lsls	r3, r3, #28
 80032d6:	495a      	ldr	r1, [pc, #360]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80032de:	4b57      	ldr	r3, [pc, #348]	@ (800343c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80032e4:	f7fe fb1c 	bl	8001920 <HAL_GetTick>
 80032e8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80032ea:	e008      	b.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80032ec:	f7fe fb18 	bl	8001920 <HAL_GetTick>
 80032f0:	4602      	mov	r2, r0
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	1ad3      	subs	r3, r2, r3
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d901      	bls.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e09a      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80032fe:	4b50      	ldr	r3, [pc, #320]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003306:	2b00      	cmp	r3, #0
 8003308:	d0f0      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0302 	and.w	r3, r3, #2
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 8083 	beq.w	800341e <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003318:	2300      	movs	r3, #0
 800331a:	60fb      	str	r3, [r7, #12]
 800331c:	4b48      	ldr	r3, [pc, #288]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800331e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003320:	4a47      	ldr	r2, [pc, #284]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003322:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003326:	6413      	str	r3, [r2, #64]	@ 0x40
 8003328:	4b45      	ldr	r3, [pc, #276]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800332a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003330:	60fb      	str	r3, [r7, #12]
 8003332:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003334:	4b43      	ldr	r3, [pc, #268]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	4a42      	ldr	r2, [pc, #264]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800333a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800333e:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003340:	f7fe faee 	bl	8001920 <HAL_GetTick>
 8003344:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8003346:	e008      	b.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003348:	f7fe faea 	bl	8001920 <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e06c      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800335a:	4b3a      	ldr	r3, [pc, #232]	@ (8003444 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0f0      	beq.n	8003348 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003366:	4b36      	ldr	r3, [pc, #216]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003368:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800336a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800336e:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d02f      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	691b      	ldr	r3, [r3, #16]
 800337a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	429a      	cmp	r2, r3
 8003382:	d028      	beq.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003384:	4b2e      	ldr	r3, [pc, #184]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003386:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003388:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800338c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800338e:	4b2e      	ldr	r3, [pc, #184]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003390:	2201      	movs	r2, #1
 8003392:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003394:	4b2c      	ldr	r3, [pc, #176]	@ (8003448 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003396:	2200      	movs	r2, #0
 8003398:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800339a:	4a29      	ldr	r2, [pc, #164]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80033a0:	4b27      	ldr	r3, [pc, #156]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033a4:	f003 0301 	and.w	r3, r3, #1
 80033a8:	2b01      	cmp	r3, #1
 80033aa:	d114      	bne.n	80033d6 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80033ac:	f7fe fab8 	bl	8001920 <HAL_GetTick>
 80033b0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033b2:	e00a      	b.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033b4:	f7fe fab4 	bl	8001920 <HAL_GetTick>
 80033b8:	4602      	mov	r2, r0
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	1ad3      	subs	r3, r2, r3
 80033be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d901      	bls.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e034      	b.n	8003434 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033ce:	f003 0302 	and.w	r3, r3, #2
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d0ee      	beq.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	691b      	ldr	r3, [r3, #16]
 80033da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80033e2:	d10d      	bne.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x190>
 80033e4:	4b16      	ldr	r3, [pc, #88]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033e6:	689b      	ldr	r3, [r3, #8]
 80033e8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80033f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80033f8:	4911      	ldr	r1, [pc, #68]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	608b      	str	r3, [r1, #8]
 80033fe:	e005      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8003400:	4b0f      	ldr	r3, [pc, #60]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	4a0e      	ldr	r2, [pc, #56]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003406:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800340a:	6093      	str	r3, [r2, #8]
 800340c:	4b0c      	ldr	r3, [pc, #48]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800340e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	691b      	ldr	r3, [r3, #16]
 8003414:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003418:	4909      	ldr	r1, [pc, #36]	@ (8003440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800341a:	4313      	orrs	r3, r2
 800341c:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0308 	and.w	r3, r3, #8
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	7d1a      	ldrb	r2, [r3, #20]
 800342e:	4b07      	ldr	r3, [pc, #28]	@ (800344c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8003430:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8003432:	2300      	movs	r3, #0
}
 8003434:	4618      	mov	r0, r3
 8003436:	3718      	adds	r7, #24
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	42470068 	.word	0x42470068
 8003440:	40023800 	.word	0x40023800
 8003444:	40007000 	.word	0x40007000
 8003448:	42470e40 	.word	0x42470e40
 800344c:	424711e0 	.word	0x424711e0

08003450 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e073      	b.n	800354a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	7f5b      	ldrb	r3, [r3, #29]
 8003466:	b2db      	uxtb	r3, r3
 8003468:	2b00      	cmp	r3, #0
 800346a:	d105      	bne.n	8003478 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2200      	movs	r2, #0
 8003470:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8003472:	6878      	ldr	r0, [r7, #4]
 8003474:	f7fd fef0 	bl	8001258 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	f003 0310 	and.w	r3, r3, #16
 8003488:	2b10      	cmp	r3, #16
 800348a:	d055      	beq.n	8003538 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	22ca      	movs	r2, #202	@ 0xca
 8003492:	625a      	str	r2, [r3, #36]	@ 0x24
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2253      	movs	r2, #83	@ 0x53
 800349a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	f000 f9c5 	bl	800382c <RTC_EnterInitMode>
 80034a2:	4603      	mov	r3, r0
 80034a4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80034a6:	7bfb      	ldrb	r3, [r7, #15]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d12c      	bne.n	8003506 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6812      	ldr	r2, [r2, #0]
 80034b6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80034ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80034be:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	6899      	ldr	r1, [r3, #8]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	685a      	ldr	r2, [r3, #4]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	691b      	ldr	r3, [r3, #16]
 80034ce:	431a      	orrs	r2, r3
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	695b      	ldr	r3, [r3, #20]
 80034d4:	431a      	orrs	r2, r3
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	430a      	orrs	r2, r1
 80034dc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	68d2      	ldr	r2, [r2, #12]
 80034e6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6919      	ldr	r1, [r3, #16]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	041a      	lsls	r2, r3, #16
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	430a      	orrs	r2, r1
 80034fa:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	f000 f9cc 	bl	800389a <RTC_ExitInitMode>
 8003502:	4603      	mov	r3, r0
 8003504:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003506:	7bfb      	ldrb	r3, [r7, #15]
 8003508:	2b00      	cmp	r3, #0
 800350a:	d110      	bne.n	800352e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800351a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	699a      	ldr	r2, [r3, #24]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	22ff      	movs	r2, #255	@ 0xff
 8003534:	625a      	str	r2, [r3, #36]	@ 0x24
 8003536:	e001      	b.n	800353c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8003538:	2300      	movs	r3, #0
 800353a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800353c:	7bfb      	ldrb	r3, [r7, #15]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d102      	bne.n	8003548 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	2201      	movs	r2, #1
 8003546:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8003548:	7bfb      	ldrb	r3, [r7, #15]
}
 800354a:	4618      	mov	r0, r3
 800354c:	3710      	adds	r7, #16
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003552:	b590      	push	{r4, r7, lr}
 8003554:	b087      	sub	sp, #28
 8003556:	af00      	add	r7, sp, #0
 8003558:	60f8      	str	r0, [r7, #12]
 800355a:	60b9      	str	r1, [r7, #8]
 800355c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800355e:	2300      	movs	r3, #0
 8003560:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	7f1b      	ldrb	r3, [r3, #28]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d101      	bne.n	800356e <HAL_RTC_SetTime+0x1c>
 800356a:	2302      	movs	r3, #2
 800356c:	e087      	b.n	800367e <HAL_RTC_SetTime+0x12c>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	2201      	movs	r2, #1
 8003572:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2202      	movs	r2, #2
 8003578:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d126      	bne.n	80035ce <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800358a:	2b00      	cmp	r3, #0
 800358c:	d102      	bne.n	8003594 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800358e:	68bb      	ldr	r3, [r7, #8]
 8003590:	2200      	movs	r2, #0
 8003592:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8003594:	68bb      	ldr	r3, [r7, #8]
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	4618      	mov	r0, r3
 800359a:	f000 f9a3 	bl	80038e4 <RTC_ByteToBcd2>
 800359e:	4603      	mov	r3, r0
 80035a0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80035a2:	68bb      	ldr	r3, [r7, #8]
 80035a4:	785b      	ldrb	r3, [r3, #1]
 80035a6:	4618      	mov	r0, r3
 80035a8:	f000 f99c 	bl	80038e4 <RTC_ByteToBcd2>
 80035ac:	4603      	mov	r3, r0
 80035ae:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80035b0:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80035b2:	68bb      	ldr	r3, [r7, #8]
 80035b4:	789b      	ldrb	r3, [r3, #2]
 80035b6:	4618      	mov	r0, r3
 80035b8:	f000 f994 	bl	80038e4 <RTC_ByteToBcd2>
 80035bc:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80035be:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80035c2:	68bb      	ldr	r3, [r7, #8]
 80035c4:	78db      	ldrb	r3, [r3, #3]
 80035c6:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80035c8:	4313      	orrs	r3, r2
 80035ca:	617b      	str	r3, [r7, #20]
 80035cc:	e018      	b.n	8003600 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d102      	bne.n	80035e2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2200      	movs	r2, #0
 80035e0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	785b      	ldrb	r3, [r3, #1]
 80035ec:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035ee:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80035f0:	68ba      	ldr	r2, [r7, #8]
 80035f2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80035f4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	78db      	ldrb	r3, [r3, #3]
 80035fa:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80035fc:	4313      	orrs	r3, r2
 80035fe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	22ca      	movs	r2, #202	@ 0xca
 8003606:	625a      	str	r2, [r3, #36]	@ 0x24
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	2253      	movs	r2, #83	@ 0x53
 800360e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f000 f90b 	bl	800382c <RTC_EnterInitMode>
 8003616:	4603      	mov	r3, r0
 8003618:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800361a:	7cfb      	ldrb	r3, [r7, #19]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d120      	bne.n	8003662 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	697b      	ldr	r3, [r7, #20]
 8003626:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800362a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800362e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	689a      	ldr	r2, [r3, #8]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800363e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	6899      	ldr	r1, [r3, #8]
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	68da      	ldr	r2, [r3, #12]
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	691b      	ldr	r3, [r3, #16]
 800364e:	431a      	orrs	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	430a      	orrs	r2, r1
 8003656:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f000 f91e 	bl	800389a <RTC_ExitInitMode>
 800365e:	4603      	mov	r3, r0
 8003660:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003662:	7cfb      	ldrb	r3, [r7, #19]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d102      	bne.n	800366e <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2201      	movs	r2, #1
 800366c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	22ff      	movs	r2, #255	@ 0xff
 8003674:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2200      	movs	r2, #0
 800367a:	771a      	strb	r2, [r3, #28]

  return status;
 800367c:	7cfb      	ldrb	r3, [r7, #19]
}
 800367e:	4618      	mov	r0, r3
 8003680:	371c      	adds	r7, #28
 8003682:	46bd      	mov	sp, r7
 8003684:	bd90      	pop	{r4, r7, pc}

08003686 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003686:	b580      	push	{r7, lr}
 8003688:	b086      	sub	sp, #24
 800368a:	af00      	add	r7, sp, #0
 800368c:	60f8      	str	r0, [r7, #12]
 800368e:	60b9      	str	r1, [r7, #8]
 8003690:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	691b      	ldr	r3, [r3, #16]
 80036a6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80036b8:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80036bc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	0c1b      	lsrs	r3, r3, #16
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036c8:	b2da      	uxtb	r2, r3
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	0a1b      	lsrs	r3, r3, #8
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80036de:	697b      	ldr	r3, [r7, #20]
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	0d9b      	lsrs	r3, r3, #22
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	f003 0301 	and.w	r3, r3, #1
 80036f6:	b2da      	uxtb	r2, r3
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d11a      	bne.n	8003738 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f000 f90a 	bl	8003920 <RTC_Bcd2ToByte>
 800370c:	4603      	mov	r3, r0
 800370e:	461a      	mov	r2, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	785b      	ldrb	r3, [r3, #1]
 8003718:	4618      	mov	r0, r3
 800371a:	f000 f901 	bl	8003920 <RTC_Bcd2ToByte>
 800371e:	4603      	mov	r3, r0
 8003720:	461a      	mov	r2, r3
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	789b      	ldrb	r3, [r3, #2]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 f8f8 	bl	8003920 <RTC_Bcd2ToByte>
 8003730:	4603      	mov	r3, r0
 8003732:	461a      	mov	r2, r3
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3718      	adds	r7, #24
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}

08003742 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8003742:	b580      	push	{r7, lr}
 8003744:	b086      	sub	sp, #24
 8003746:	af00      	add	r7, sp, #0
 8003748:	60f8      	str	r0, [r7, #12]
 800374a:	60b9      	str	r1, [r7, #8]
 800374c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800374e:	2300      	movs	r3, #0
 8003750:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800375c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8003760:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	0c1b      	lsrs	r3, r3, #16
 8003766:	b2da      	uxtb	r2, r3
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	0a1b      	lsrs	r3, r3, #8
 8003770:	b2db      	uxtb	r3, r3
 8003772:	f003 031f 	and.w	r3, r3, #31
 8003776:	b2da      	uxtb	r2, r3
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	b2db      	uxtb	r3, r3
 8003780:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003784:	b2da      	uxtb	r2, r3
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	0b5b      	lsrs	r3, r3, #13
 800378e:	b2db      	uxtb	r3, r3
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	b2da      	uxtb	r2, r3
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d11a      	bne.n	80037d6 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	78db      	ldrb	r3, [r3, #3]
 80037a4:	4618      	mov	r0, r3
 80037a6:	f000 f8bb 	bl	8003920 <RTC_Bcd2ToByte>
 80037aa:	4603      	mov	r3, r0
 80037ac:	461a      	mov	r2, r3
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	785b      	ldrb	r3, [r3, #1]
 80037b6:	4618      	mov	r0, r3
 80037b8:	f000 f8b2 	bl	8003920 <RTC_Bcd2ToByte>
 80037bc:	4603      	mov	r3, r0
 80037be:	461a      	mov	r2, r3
 80037c0:	68bb      	ldr	r3, [r7, #8]
 80037c2:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	789b      	ldrb	r3, [r3, #2]
 80037c8:	4618      	mov	r0, r3
 80037ca:	f000 f8a9 	bl	8003920 <RTC_Bcd2ToByte>
 80037ce:	4603      	mov	r3, r0
 80037d0:	461a      	mov	r2, r3
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	3718      	adds	r7, #24
 80037dc:	46bd      	mov	sp, r7
 80037de:	bd80      	pop	{r7, pc}

080037e0 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037e8:	2300      	movs	r3, #0
 80037ea:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4a0d      	ldr	r2, [pc, #52]	@ (8003828 <HAL_RTC_WaitForSynchro+0x48>)
 80037f2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037f4:	f7fe f894 	bl	8001920 <HAL_GetTick>
 80037f8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80037fa:	e009      	b.n	8003810 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80037fc:	f7fe f890 	bl	8001920 <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800380a:	d901      	bls.n	8003810 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800380c:	2303      	movs	r3, #3
 800380e:	e007      	b.n	8003820 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f003 0320 	and.w	r3, r3, #32
 800381a:	2b00      	cmp	r3, #0
 800381c:	d0ee      	beq.n	80037fc <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3710      	adds	r7, #16
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	00013f5f 	.word	0x00013f5f

0800382c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b084      	sub	sp, #16
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003834:	2300      	movs	r3, #0
 8003836:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003838:	2300      	movs	r3, #0
 800383a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003846:	2b00      	cmp	r3, #0
 8003848:	d122      	bne.n	8003890 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68da      	ldr	r2, [r3, #12]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003858:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800385a:	f7fe f861 	bl	8001920 <HAL_GetTick>
 800385e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003860:	e00c      	b.n	800387c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8003862:	f7fe f85d 	bl	8001920 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003870:	d904      	bls.n	800387c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2204      	movs	r2, #4
 8003876:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003886:	2b00      	cmp	r3, #0
 8003888:	d102      	bne.n	8003890 <RTC_EnterInitMode+0x64>
 800388a:	7bfb      	ldrb	r3, [r7, #15]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d1e8      	bne.n	8003862 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003890:	7bfb      	ldrb	r3, [r7, #15]
}
 8003892:	4618      	mov	r0, r3
 8003894:	3710      	adds	r7, #16
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b084      	sub	sp, #16
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038a2:	2300      	movs	r3, #0
 80038a4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68da      	ldr	r2, [r3, #12]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038b4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f003 0320 	and.w	r3, r3, #32
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d10a      	bne.n	80038da <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80038c4:	6878      	ldr	r0, [r7, #4]
 80038c6:	f7ff ff8b 	bl	80037e0 <HAL_RTC_WaitForSynchro>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d004      	beq.n	80038da <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2204      	movs	r2, #4
 80038d4:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80038da:	7bfb      	ldrb	r3, [r7, #15]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b085      	sub	sp, #20
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	4603      	mov	r3, r0
 80038ec:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80038ee:	2300      	movs	r3, #0
 80038f0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80038f2:	e005      	b.n	8003900 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	3301      	adds	r3, #1
 80038f8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80038fa:	79fb      	ldrb	r3, [r7, #7]
 80038fc:	3b0a      	subs	r3, #10
 80038fe:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8003900:	79fb      	ldrb	r3, [r7, #7]
 8003902:	2b09      	cmp	r3, #9
 8003904:	d8f6      	bhi.n	80038f4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	b2db      	uxtb	r3, r3
 800390a:	011b      	lsls	r3, r3, #4
 800390c:	b2da      	uxtb	r2, r3
 800390e:	79fb      	ldrb	r3, [r7, #7]
 8003910:	4313      	orrs	r3, r2
 8003912:	b2db      	uxtb	r3, r3
}
 8003914:	4618      	mov	r0, r3
 8003916:	3714      	adds	r7, #20
 8003918:	46bd      	mov	sp, r7
 800391a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391e:	4770      	bx	lr

08003920 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8003920:	b480      	push	{r7}
 8003922:	b085      	sub	sp, #20
 8003924:	af00      	add	r7, sp, #0
 8003926:	4603      	mov	r3, r0
 8003928:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800392e:	79fb      	ldrb	r3, [r7, #7]
 8003930:	091b      	lsrs	r3, r3, #4
 8003932:	b2db      	uxtb	r3, r3
 8003934:	461a      	mov	r2, r3
 8003936:	4613      	mov	r3, r2
 8003938:	009b      	lsls	r3, r3, #2
 800393a:	4413      	add	r3, r2
 800393c:	005b      	lsls	r3, r3, #1
 800393e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	b2da      	uxtb	r2, r3
 8003944:	79fb      	ldrb	r3, [r7, #7]
 8003946:	f003 030f 	and.w	r3, r3, #15
 800394a:	b2db      	uxtb	r3, r3
 800394c:	4413      	add	r3, r2
 800394e:	b2db      	uxtb	r3, r3
}
 8003950:	4618      	mov	r0, r3
 8003952:	3714      	adds	r7, #20
 8003954:	46bd      	mov	sp, r7
 8003956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395a:	4770      	bx	lr

0800395c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b082      	sub	sp, #8
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2b00      	cmp	r3, #0
 8003968:	d101      	bne.n	800396e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e041      	b.n	80039f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003974:	b2db      	uxtb	r3, r3
 8003976:	2b00      	cmp	r3, #0
 8003978:	d106      	bne.n	8003988 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003982:	6878      	ldr	r0, [r7, #4]
 8003984:	f7fd fe34 	bl	80015f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2202      	movs	r2, #2
 800398c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	3304      	adds	r3, #4
 8003998:	4619      	mov	r1, r3
 800399a:	4610      	mov	r0, r2
 800399c:	f000 fa70 	bl	8003e80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2201      	movs	r2, #1
 80039a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	2201      	movs	r2, #1
 80039cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2201      	movs	r2, #1
 80039ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	3708      	adds	r7, #8
 80039f6:	46bd      	mov	sp, r7
 80039f8:	bd80      	pop	{r7, pc}
	...

080039fc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a0a:	b2db      	uxtb	r3, r3
 8003a0c:	2b01      	cmp	r3, #1
 8003a0e:	d001      	beq.n	8003a14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e044      	b.n	8003a9e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2202      	movs	r2, #2
 8003a18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	68da      	ldr	r2, [r3, #12]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f042 0201 	orr.w	r2, r2, #1
 8003a2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a1e      	ldr	r2, [pc, #120]	@ (8003aac <HAL_TIM_Base_Start_IT+0xb0>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d018      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a3e:	d013      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a1a      	ldr	r2, [pc, #104]	@ (8003ab0 <HAL_TIM_Base_Start_IT+0xb4>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d00e      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a19      	ldr	r2, [pc, #100]	@ (8003ab4 <HAL_TIM_Base_Start_IT+0xb8>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d009      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a17      	ldr	r2, [pc, #92]	@ (8003ab8 <HAL_TIM_Base_Start_IT+0xbc>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d004      	beq.n	8003a68 <HAL_TIM_Base_Start_IT+0x6c>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a16      	ldr	r2, [pc, #88]	@ (8003abc <HAL_TIM_Base_Start_IT+0xc0>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d111      	bne.n	8003a8c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2b06      	cmp	r3, #6
 8003a78:	d010      	beq.n	8003a9c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f042 0201 	orr.w	r2, r2, #1
 8003a88:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a8a:	e007      	b.n	8003a9c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f042 0201 	orr.w	r2, r2, #1
 8003a9a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a9c:	2300      	movs	r3, #0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3714      	adds	r7, #20
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa8:	4770      	bx	lr
 8003aaa:	bf00      	nop
 8003aac:	40010000 	.word	0x40010000
 8003ab0:	40000400 	.word	0x40000400
 8003ab4:	40000800 	.word	0x40000800
 8003ab8:	40000c00 	.word	0x40000c00
 8003abc:	40014000 	.word	0x40014000

08003ac0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b084      	sub	sp, #16
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003ad8:	68bb      	ldr	r3, [r7, #8]
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d020      	beq.n	8003b24 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f003 0302 	and.w	r3, r3, #2
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d01b      	beq.n	8003b24 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f06f 0202 	mvn.w	r2, #2
 8003af4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2201      	movs	r2, #1
 8003afa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	f003 0303 	and.w	r3, r3, #3
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d003      	beq.n	8003b12 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b0a:	6878      	ldr	r0, [r7, #4]
 8003b0c:	f000 f999 	bl	8003e42 <HAL_TIM_IC_CaptureCallback>
 8003b10:	e005      	b.n	8003b1e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f98b 	bl	8003e2e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f000 f99c 	bl	8003e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	f003 0304 	and.w	r3, r3, #4
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d020      	beq.n	8003b70 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f003 0304 	and.w	r3, r3, #4
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d01b      	beq.n	8003b70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f06f 0204 	mvn.w	r2, #4
 8003b40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	2202      	movs	r2, #2
 8003b46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	699b      	ldr	r3, [r3, #24]
 8003b4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d003      	beq.n	8003b5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	f000 f973 	bl	8003e42 <HAL_TIM_IC_CaptureCallback>
 8003b5c:	e005      	b.n	8003b6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b5e:	6878      	ldr	r0, [r7, #4]
 8003b60:	f000 f965 	bl	8003e2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 f976 	bl	8003e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	f003 0308 	and.w	r3, r3, #8
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d020      	beq.n	8003bbc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f003 0308 	and.w	r3, r3, #8
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d01b      	beq.n	8003bbc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f06f 0208 	mvn.w	r2, #8
 8003b8c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2204      	movs	r2, #4
 8003b92:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	69db      	ldr	r3, [r3, #28]
 8003b9a:	f003 0303 	and.w	r3, r3, #3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d003      	beq.n	8003baa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f94d 	bl	8003e42 <HAL_TIM_IC_CaptureCallback>
 8003ba8:	e005      	b.n	8003bb6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003baa:	6878      	ldr	r0, [r7, #4]
 8003bac:	f000 f93f 	bl	8003e2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f000 f950 	bl	8003e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2200      	movs	r2, #0
 8003bba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003bbc:	68bb      	ldr	r3, [r7, #8]
 8003bbe:	f003 0310 	and.w	r3, r3, #16
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d020      	beq.n	8003c08 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	f003 0310 	and.w	r3, r3, #16
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d01b      	beq.n	8003c08 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f06f 0210 	mvn.w	r2, #16
 8003bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2208      	movs	r2, #8
 8003bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	69db      	ldr	r3, [r3, #28]
 8003be6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d003      	beq.n	8003bf6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f927 	bl	8003e42 <HAL_TIM_IC_CaptureCallback>
 8003bf4:	e005      	b.n	8003c02 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 f919 	bl	8003e2e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f000 f92a 	bl	8003e56 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	f003 0301 	and.w	r3, r3, #1
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00c      	beq.n	8003c2c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d007      	beq.n	8003c2c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f06f 0201 	mvn.w	r2, #1
 8003c24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7fd f93e 	bl	8000ea8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d00c      	beq.n	8003c50 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d007      	beq.n	8003c50 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003c48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 fab0 	bl	80041b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00c      	beq.n	8003c74 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d007      	beq.n	8003c74 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003c6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f000 f8fb 	bl	8003e6a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00c      	beq.n	8003c98 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	f003 0320 	and.w	r3, r3, #32
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d007      	beq.n	8003c98 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f06f 0220 	mvn.w	r2, #32
 8003c90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c92:	6878      	ldr	r0, [r7, #4]
 8003c94:	f000 fa82 	bl	800419c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c98:	bf00      	nop
 8003c9a:	3710      	adds	r7, #16
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bd80      	pop	{r7, pc}

08003ca0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003caa:	2300      	movs	r3, #0
 8003cac:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	d101      	bne.n	8003cbc <HAL_TIM_ConfigClockSource+0x1c>
 8003cb8:	2302      	movs	r3, #2
 8003cba:	e0b4      	b.n	8003e26 <HAL_TIM_ConfigClockSource+0x186>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2202      	movs	r2, #2
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	689b      	ldr	r3, [r3, #8]
 8003cd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003cda:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003ce2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cec:	683b      	ldr	r3, [r7, #0]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cf4:	d03e      	beq.n	8003d74 <HAL_TIM_ConfigClockSource+0xd4>
 8003cf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cfa:	f200 8087 	bhi.w	8003e0c <HAL_TIM_ConfigClockSource+0x16c>
 8003cfe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d02:	f000 8086 	beq.w	8003e12 <HAL_TIM_ConfigClockSource+0x172>
 8003d06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d0a:	d87f      	bhi.n	8003e0c <HAL_TIM_ConfigClockSource+0x16c>
 8003d0c:	2b70      	cmp	r3, #112	@ 0x70
 8003d0e:	d01a      	beq.n	8003d46 <HAL_TIM_ConfigClockSource+0xa6>
 8003d10:	2b70      	cmp	r3, #112	@ 0x70
 8003d12:	d87b      	bhi.n	8003e0c <HAL_TIM_ConfigClockSource+0x16c>
 8003d14:	2b60      	cmp	r3, #96	@ 0x60
 8003d16:	d050      	beq.n	8003dba <HAL_TIM_ConfigClockSource+0x11a>
 8003d18:	2b60      	cmp	r3, #96	@ 0x60
 8003d1a:	d877      	bhi.n	8003e0c <HAL_TIM_ConfigClockSource+0x16c>
 8003d1c:	2b50      	cmp	r3, #80	@ 0x50
 8003d1e:	d03c      	beq.n	8003d9a <HAL_TIM_ConfigClockSource+0xfa>
 8003d20:	2b50      	cmp	r3, #80	@ 0x50
 8003d22:	d873      	bhi.n	8003e0c <HAL_TIM_ConfigClockSource+0x16c>
 8003d24:	2b40      	cmp	r3, #64	@ 0x40
 8003d26:	d058      	beq.n	8003dda <HAL_TIM_ConfigClockSource+0x13a>
 8003d28:	2b40      	cmp	r3, #64	@ 0x40
 8003d2a:	d86f      	bhi.n	8003e0c <HAL_TIM_ConfigClockSource+0x16c>
 8003d2c:	2b30      	cmp	r3, #48	@ 0x30
 8003d2e:	d064      	beq.n	8003dfa <HAL_TIM_ConfigClockSource+0x15a>
 8003d30:	2b30      	cmp	r3, #48	@ 0x30
 8003d32:	d86b      	bhi.n	8003e0c <HAL_TIM_ConfigClockSource+0x16c>
 8003d34:	2b20      	cmp	r3, #32
 8003d36:	d060      	beq.n	8003dfa <HAL_TIM_ConfigClockSource+0x15a>
 8003d38:	2b20      	cmp	r3, #32
 8003d3a:	d867      	bhi.n	8003e0c <HAL_TIM_ConfigClockSource+0x16c>
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d05c      	beq.n	8003dfa <HAL_TIM_ConfigClockSource+0x15a>
 8003d40:	2b10      	cmp	r3, #16
 8003d42:	d05a      	beq.n	8003dfa <HAL_TIM_ConfigClockSource+0x15a>
 8003d44:	e062      	b.n	8003e0c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d52:	683b      	ldr	r3, [r7, #0]
 8003d54:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d56:	f000 f993 	bl	8004080 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d62:	68bb      	ldr	r3, [r7, #8]
 8003d64:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d68:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68ba      	ldr	r2, [r7, #8]
 8003d70:	609a      	str	r2, [r3, #8]
      break;
 8003d72:	e04f      	b.n	8003e14 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d84:	f000 f97c 	bl	8004080 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689a      	ldr	r2, [r3, #8]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d96:	609a      	str	r2, [r3, #8]
      break;
 8003d98:	e03c      	b.n	8003e14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003da6:	461a      	mov	r2, r3
 8003da8:	f000 f8f0 	bl	8003f8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2150      	movs	r1, #80	@ 0x50
 8003db2:	4618      	mov	r0, r3
 8003db4:	f000 f949 	bl	800404a <TIM_ITRx_SetConfig>
      break;
 8003db8:	e02c      	b.n	8003e14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	f000 f90f 	bl	8003fea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	2160      	movs	r1, #96	@ 0x60
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 f939 	bl	800404a <TIM_ITRx_SetConfig>
      break;
 8003dd8:	e01c      	b.n	8003e14 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003de6:	461a      	mov	r2, r3
 8003de8:	f000 f8d0 	bl	8003f8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	2140      	movs	r1, #64	@ 0x40
 8003df2:	4618      	mov	r0, r3
 8003df4:	f000 f929 	bl	800404a <TIM_ITRx_SetConfig>
      break;
 8003df8:	e00c      	b.n	8003e14 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681a      	ldr	r2, [r3, #0]
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4619      	mov	r1, r3
 8003e04:	4610      	mov	r0, r2
 8003e06:	f000 f920 	bl	800404a <TIM_ITRx_SetConfig>
      break;
 8003e0a:	e003      	b.n	8003e14 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	73fb      	strb	r3, [r7, #15]
      break;
 8003e10:	e000      	b.n	8003e14 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003e12:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e2e:	b480      	push	{r7}
 8003e30:	b083      	sub	sp, #12
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b083      	sub	sp, #12
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003e4a:	bf00      	nop
 8003e4c:	370c      	adds	r7, #12
 8003e4e:	46bd      	mov	sp, r7
 8003e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e54:	4770      	bx	lr

08003e56 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003e56:	b480      	push	{r7}
 8003e58:	b083      	sub	sp, #12
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003e5e:	bf00      	nop
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr

08003e6a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003e6a:	b480      	push	{r7}
 8003e6c:	b083      	sub	sp, #12
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003e72:	bf00      	nop
 8003e74:	370c      	adds	r7, #12
 8003e76:	46bd      	mov	sp, r7
 8003e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7c:	4770      	bx	lr
	...

08003e80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b085      	sub	sp, #20
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	4a37      	ldr	r2, [pc, #220]	@ (8003f70 <TIM_Base_SetConfig+0xf0>)
 8003e94:	4293      	cmp	r3, r2
 8003e96:	d00f      	beq.n	8003eb8 <TIM_Base_SetConfig+0x38>
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e9e:	d00b      	beq.n	8003eb8 <TIM_Base_SetConfig+0x38>
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a34      	ldr	r2, [pc, #208]	@ (8003f74 <TIM_Base_SetConfig+0xf4>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d007      	beq.n	8003eb8 <TIM_Base_SetConfig+0x38>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	4a33      	ldr	r2, [pc, #204]	@ (8003f78 <TIM_Base_SetConfig+0xf8>)
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d003      	beq.n	8003eb8 <TIM_Base_SetConfig+0x38>
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a32      	ldr	r2, [pc, #200]	@ (8003f7c <TIM_Base_SetConfig+0xfc>)
 8003eb4:	4293      	cmp	r3, r2
 8003eb6:	d108      	bne.n	8003eca <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ebe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	68fa      	ldr	r2, [r7, #12]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a28      	ldr	r2, [pc, #160]	@ (8003f70 <TIM_Base_SetConfig+0xf0>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d01b      	beq.n	8003f0a <TIM_Base_SetConfig+0x8a>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ed8:	d017      	beq.n	8003f0a <TIM_Base_SetConfig+0x8a>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a25      	ldr	r2, [pc, #148]	@ (8003f74 <TIM_Base_SetConfig+0xf4>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d013      	beq.n	8003f0a <TIM_Base_SetConfig+0x8a>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a24      	ldr	r2, [pc, #144]	@ (8003f78 <TIM_Base_SetConfig+0xf8>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d00f      	beq.n	8003f0a <TIM_Base_SetConfig+0x8a>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	4a23      	ldr	r2, [pc, #140]	@ (8003f7c <TIM_Base_SetConfig+0xfc>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d00b      	beq.n	8003f0a <TIM_Base_SetConfig+0x8a>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	4a22      	ldr	r2, [pc, #136]	@ (8003f80 <TIM_Base_SetConfig+0x100>)
 8003ef6:	4293      	cmp	r3, r2
 8003ef8:	d007      	beq.n	8003f0a <TIM_Base_SetConfig+0x8a>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	4a21      	ldr	r2, [pc, #132]	@ (8003f84 <TIM_Base_SetConfig+0x104>)
 8003efe:	4293      	cmp	r3, r2
 8003f00:	d003      	beq.n	8003f0a <TIM_Base_SetConfig+0x8a>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	4a20      	ldr	r2, [pc, #128]	@ (8003f88 <TIM_Base_SetConfig+0x108>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d108      	bne.n	8003f1c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	4313      	orrs	r3, r2
 8003f1a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	689a      	ldr	r2, [r3, #8]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a0c      	ldr	r2, [pc, #48]	@ (8003f70 <TIM_Base_SetConfig+0xf0>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d103      	bne.n	8003f4a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	691a      	ldr	r2, [r3, #16]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f043 0204 	orr.w	r2, r3, #4
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	68fa      	ldr	r2, [r7, #12]
 8003f60:	601a      	str	r2, [r3, #0]
}
 8003f62:	bf00      	nop
 8003f64:	3714      	adds	r7, #20
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
 8003f6e:	bf00      	nop
 8003f70:	40010000 	.word	0x40010000
 8003f74:	40000400 	.word	0x40000400
 8003f78:	40000800 	.word	0x40000800
 8003f7c:	40000c00 	.word	0x40000c00
 8003f80:	40014000 	.word	0x40014000
 8003f84:	40014400 	.word	0x40014400
 8003f88:	40014800 	.word	0x40014800

08003f8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b087      	sub	sp, #28
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	6a1b      	ldr	r3, [r3, #32]
 8003fa2:	f023 0201 	bic.w	r2, r3, #1
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	699b      	ldr	r3, [r3, #24]
 8003fae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003fb0:	693b      	ldr	r3, [r7, #16]
 8003fb2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003fb6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f023 030a 	bic.w	r3, r3, #10
 8003fc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003fca:	697a      	ldr	r2, [r7, #20]
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	4313      	orrs	r3, r2
 8003fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	693a      	ldr	r2, [r7, #16]
 8003fd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	621a      	str	r2, [r3, #32]
}
 8003fde:	bf00      	nop
 8003fe0:	371c      	adds	r7, #28
 8003fe2:	46bd      	mov	sp, r7
 8003fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe8:	4770      	bx	lr

08003fea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003fea:	b480      	push	{r7}
 8003fec:	b087      	sub	sp, #28
 8003fee:	af00      	add	r7, sp, #0
 8003ff0:	60f8      	str	r0, [r7, #12]
 8003ff2:	60b9      	str	r1, [r7, #8]
 8003ff4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6a1b      	ldr	r3, [r3, #32]
 8004000:	f023 0210 	bic.w	r2, r3, #16
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	699b      	ldr	r3, [r3, #24]
 800400c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004014:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	031b      	lsls	r3, r3, #12
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	4313      	orrs	r3, r2
 800401e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004026:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	011b      	lsls	r3, r3, #4
 800402c:	697a      	ldr	r2, [r7, #20]
 800402e:	4313      	orrs	r3, r2
 8004030:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	693a      	ldr	r2, [r7, #16]
 8004036:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	697a      	ldr	r2, [r7, #20]
 800403c:	621a      	str	r2, [r3, #32]
}
 800403e:	bf00      	nop
 8004040:	371c      	adds	r7, #28
 8004042:	46bd      	mov	sp, r7
 8004044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004048:	4770      	bx	lr

0800404a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800404a:	b480      	push	{r7}
 800404c:	b085      	sub	sp, #20
 800404e:	af00      	add	r7, sp, #0
 8004050:	6078      	str	r0, [r7, #4]
 8004052:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689b      	ldr	r3, [r3, #8]
 8004058:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004060:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004062:	683a      	ldr	r2, [r7, #0]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	4313      	orrs	r3, r2
 8004068:	f043 0307 	orr.w	r3, r3, #7
 800406c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	609a      	str	r2, [r3, #8]
}
 8004074:	bf00      	nop
 8004076:	3714      	adds	r7, #20
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr

08004080 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004080:	b480      	push	{r7}
 8004082:	b087      	sub	sp, #28
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
 800408c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800409a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	021a      	lsls	r2, r3, #8
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	431a      	orrs	r2, r3
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	4313      	orrs	r3, r2
 80040ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	697a      	ldr	r2, [r7, #20]
 80040b2:	609a      	str	r2, [r3, #8]
}
 80040b4:	bf00      	nop
 80040b6:	371c      	adds	r7, #28
 80040b8:	46bd      	mov	sp, r7
 80040ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040be:	4770      	bx	lr

080040c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80040c0:	b480      	push	{r7}
 80040c2:	b085      	sub	sp, #20
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
 80040c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040d0:	2b01      	cmp	r3, #1
 80040d2:	d101      	bne.n	80040d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040d4:	2302      	movs	r3, #2
 80040d6:	e050      	b.n	800417a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2201      	movs	r2, #1
 80040dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2202      	movs	r2, #2
 80040e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	68fa      	ldr	r2, [r7, #12]
 8004106:	4313      	orrs	r3, r2
 8004108:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	4a1c      	ldr	r2, [pc, #112]	@ (8004188 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d018      	beq.n	800414e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004124:	d013      	beq.n	800414e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a18      	ldr	r2, [pc, #96]	@ (800418c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d00e      	beq.n	800414e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	4a16      	ldr	r2, [pc, #88]	@ (8004190 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004136:	4293      	cmp	r3, r2
 8004138:	d009      	beq.n	800414e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	4a15      	ldr	r2, [pc, #84]	@ (8004194 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d004      	beq.n	800414e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4a13      	ldr	r2, [pc, #76]	@ (8004198 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d10c      	bne.n	8004168 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800414e:	68bb      	ldr	r3, [r7, #8]
 8004150:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004154:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004156:	683b      	ldr	r3, [r7, #0]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	68ba      	ldr	r2, [r7, #8]
 800415c:	4313      	orrs	r3, r2
 800415e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	68ba      	ldr	r2, [r7, #8]
 8004166:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2201      	movs	r2, #1
 800416c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004178:	2300      	movs	r3, #0
}
 800417a:	4618      	mov	r0, r3
 800417c:	3714      	adds	r7, #20
 800417e:	46bd      	mov	sp, r7
 8004180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004184:	4770      	bx	lr
 8004186:	bf00      	nop
 8004188:	40010000 	.word	0x40010000
 800418c:	40000400 	.word	0x40000400
 8004190:	40000800 	.word	0x40000800
 8004194:	40000c00 	.word	0x40000c00
 8004198:	40014000 	.word	0x40014000

0800419c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800419c:	b480      	push	{r7}
 800419e:	b083      	sub	sp, #12
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b082      	sub	sp, #8
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d101      	bne.n	80041d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e042      	b.n	800425c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d106      	bne.n	80041f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f7fd fa7c 	bl	80016e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2224      	movs	r2, #36	@ 0x24
 80041f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004206:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f000 fdd3 	bl	8004db4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	691a      	ldr	r2, [r3, #16]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800421c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	695a      	ldr	r2, [r3, #20]
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800422c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	68da      	ldr	r2, [r3, #12]
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800423c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2220      	movs	r2, #32
 8004248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2220      	movs	r2, #32
 8004250:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800425a:	2300      	movs	r3, #0
}
 800425c:	4618      	mov	r0, r3
 800425e:	3708      	adds	r7, #8
 8004260:	46bd      	mov	sp, r7
 8004262:	bd80      	pop	{r7, pc}

08004264 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b08a      	sub	sp, #40	@ 0x28
 8004268:	af02      	add	r7, sp, #8
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	603b      	str	r3, [r7, #0]
 8004270:	4613      	mov	r3, r2
 8004272:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004274:	2300      	movs	r3, #0
 8004276:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800427e:	b2db      	uxtb	r3, r3
 8004280:	2b20      	cmp	r3, #32
 8004282:	d175      	bne.n	8004370 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d002      	beq.n	8004290 <HAL_UART_Transmit+0x2c>
 800428a:	88fb      	ldrh	r3, [r7, #6]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d101      	bne.n	8004294 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004290:	2301      	movs	r3, #1
 8004292:	e06e      	b.n	8004372 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2200      	movs	r2, #0
 8004298:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	2221      	movs	r2, #33	@ 0x21
 800429e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042a2:	f7fd fb3d 	bl	8001920 <HAL_GetTick>
 80042a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	88fa      	ldrh	r2, [r7, #6]
 80042ac:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	88fa      	ldrh	r2, [r7, #6]
 80042b2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042bc:	d108      	bne.n	80042d0 <HAL_UART_Transmit+0x6c>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	691b      	ldr	r3, [r3, #16]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d104      	bne.n	80042d0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80042c6:	2300      	movs	r3, #0
 80042c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	61bb      	str	r3, [r7, #24]
 80042ce:	e003      	b.n	80042d8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80042d4:	2300      	movs	r3, #0
 80042d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80042d8:	e02e      	b.n	8004338 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	9300      	str	r3, [sp, #0]
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2200      	movs	r2, #0
 80042e2:	2180      	movs	r1, #128	@ 0x80
 80042e4:	68f8      	ldr	r0, [r7, #12]
 80042e6:	f000 fb37 	bl	8004958 <UART_WaitOnFlagUntilTimeout>
 80042ea:	4603      	mov	r3, r0
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d005      	beq.n	80042fc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2220      	movs	r2, #32
 80042f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e03a      	b.n	8004372 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d10b      	bne.n	800431a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	881b      	ldrh	r3, [r3, #0]
 8004306:	461a      	mov	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004310:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004312:	69bb      	ldr	r3, [r7, #24]
 8004314:	3302      	adds	r3, #2
 8004316:	61bb      	str	r3, [r7, #24]
 8004318:	e007      	b.n	800432a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800431a:	69fb      	ldr	r3, [r7, #28]
 800431c:	781a      	ldrb	r2, [r3, #0]
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004324:	69fb      	ldr	r3, [r7, #28]
 8004326:	3301      	adds	r3, #1
 8004328:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800432e:	b29b      	uxth	r3, r3
 8004330:	3b01      	subs	r3, #1
 8004332:	b29a      	uxth	r2, r3
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800433c:	b29b      	uxth	r3, r3
 800433e:	2b00      	cmp	r3, #0
 8004340:	d1cb      	bne.n	80042da <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	9300      	str	r3, [sp, #0]
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	2200      	movs	r2, #0
 800434a:	2140      	movs	r1, #64	@ 0x40
 800434c:	68f8      	ldr	r0, [r7, #12]
 800434e:	f000 fb03 	bl	8004958 <UART_WaitOnFlagUntilTimeout>
 8004352:	4603      	mov	r3, r0
 8004354:	2b00      	cmp	r3, #0
 8004356:	d005      	beq.n	8004364 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2220      	movs	r2, #32
 800435c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e006      	b.n	8004372 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800436c:	2300      	movs	r3, #0
 800436e:	e000      	b.n	8004372 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004370:	2302      	movs	r3, #2
  }
}
 8004372:	4618      	mov	r0, r3
 8004374:	3720      	adds	r7, #32
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800437a:	b580      	push	{r7, lr}
 800437c:	b084      	sub	sp, #16
 800437e:	af00      	add	r7, sp, #0
 8004380:	60f8      	str	r0, [r7, #12]
 8004382:	60b9      	str	r1, [r7, #8]
 8004384:	4613      	mov	r3, r2
 8004386:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2b20      	cmp	r3, #32
 8004392:	d112      	bne.n	80043ba <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d002      	beq.n	80043a0 <HAL_UART_Receive_IT+0x26>
 800439a:	88fb      	ldrh	r3, [r7, #6]
 800439c:	2b00      	cmp	r3, #0
 800439e:	d101      	bne.n	80043a4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	e00b      	b.n	80043bc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2200      	movs	r2, #0
 80043a8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80043aa:	88fb      	ldrh	r3, [r7, #6]
 80043ac:	461a      	mov	r2, r3
 80043ae:	68b9      	ldr	r1, [r7, #8]
 80043b0:	68f8      	ldr	r0, [r7, #12]
 80043b2:	f000 fb2a 	bl	8004a0a <UART_Start_Receive_IT>
 80043b6:	4603      	mov	r3, r0
 80043b8:	e000      	b.n	80043bc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80043ba:	2302      	movs	r3, #2
  }
}
 80043bc:	4618      	mov	r0, r3
 80043be:	3710      	adds	r7, #16
 80043c0:	46bd      	mov	sp, r7
 80043c2:	bd80      	pop	{r7, pc}

080043c4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b0ba      	sub	sp, #232	@ 0xe8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	695b      	ldr	r3, [r3, #20]
 80043e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80043ea:	2300      	movs	r3, #0
 80043ec:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80043f0:	2300      	movs	r3, #0
 80043f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80043fa:	f003 030f 	and.w	r3, r3, #15
 80043fe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004402:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004406:	2b00      	cmp	r3, #0
 8004408:	d10f      	bne.n	800442a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800440a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800440e:	f003 0320 	and.w	r3, r3, #32
 8004412:	2b00      	cmp	r3, #0
 8004414:	d009      	beq.n	800442a <HAL_UART_IRQHandler+0x66>
 8004416:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800441a:	f003 0320 	and.w	r3, r3, #32
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f000 fc07 	bl	8004c36 <UART_Receive_IT>
      return;
 8004428:	e273      	b.n	8004912 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800442a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800442e:	2b00      	cmp	r3, #0
 8004430:	f000 80de 	beq.w	80045f0 <HAL_UART_IRQHandler+0x22c>
 8004434:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004438:	f003 0301 	and.w	r3, r3, #1
 800443c:	2b00      	cmp	r3, #0
 800443e:	d106      	bne.n	800444e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004440:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004444:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004448:	2b00      	cmp	r3, #0
 800444a:	f000 80d1 	beq.w	80045f0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800444e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004452:	f003 0301 	and.w	r3, r3, #1
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00b      	beq.n	8004472 <HAL_UART_IRQHandler+0xae>
 800445a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800445e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004462:	2b00      	cmp	r3, #0
 8004464:	d005      	beq.n	8004472 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800446a:	f043 0201 	orr.w	r2, r3, #1
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004472:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004476:	f003 0304 	and.w	r3, r3, #4
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00b      	beq.n	8004496 <HAL_UART_IRQHandler+0xd2>
 800447e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b00      	cmp	r3, #0
 8004488:	d005      	beq.n	8004496 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800448e:	f043 0202 	orr.w	r2, r3, #2
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004496:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d00b      	beq.n	80044ba <HAL_UART_IRQHandler+0xf6>
 80044a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d005      	beq.n	80044ba <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b2:	f043 0204 	orr.w	r2, r3, #4
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80044ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044be:	f003 0308 	and.w	r3, r3, #8
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d011      	beq.n	80044ea <HAL_UART_IRQHandler+0x126>
 80044c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80044ca:	f003 0320 	and.w	r3, r3, #32
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d105      	bne.n	80044de <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80044d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d005      	beq.n	80044ea <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044e2:	f043 0208 	orr.w	r2, r3, #8
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	f000 820a 	beq.w	8004908 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044f8:	f003 0320 	and.w	r3, r3, #32
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d008      	beq.n	8004512 <HAL_UART_IRQHandler+0x14e>
 8004500:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004504:	f003 0320 	and.w	r3, r3, #32
 8004508:	2b00      	cmp	r3, #0
 800450a:	d002      	beq.n	8004512 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800450c:	6878      	ldr	r0, [r7, #4]
 800450e:	f000 fb92 	bl	8004c36 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	695b      	ldr	r3, [r3, #20]
 8004518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800451c:	2b40      	cmp	r3, #64	@ 0x40
 800451e:	bf0c      	ite	eq
 8004520:	2301      	moveq	r3, #1
 8004522:	2300      	movne	r3, #0
 8004524:	b2db      	uxtb	r3, r3
 8004526:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800452e:	f003 0308 	and.w	r3, r3, #8
 8004532:	2b00      	cmp	r3, #0
 8004534:	d103      	bne.n	800453e <HAL_UART_IRQHandler+0x17a>
 8004536:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800453a:	2b00      	cmp	r3, #0
 800453c:	d04f      	beq.n	80045de <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f000 fa9d 	bl	8004a7e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	695b      	ldr	r3, [r3, #20]
 800454a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800454e:	2b40      	cmp	r3, #64	@ 0x40
 8004550:	d141      	bne.n	80045d6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	3314      	adds	r3, #20
 8004558:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004560:	e853 3f00 	ldrex	r3, [r3]
 8004564:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004568:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800456c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004570:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	3314      	adds	r3, #20
 800457a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800457e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004582:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004586:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800458a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800458e:	e841 2300 	strex	r3, r2, [r1]
 8004592:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004596:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1d9      	bne.n	8004552 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d013      	beq.n	80045ce <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045aa:	4a8a      	ldr	r2, [pc, #552]	@ (80047d4 <HAL_UART_IRQHandler+0x410>)
 80045ac:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045b2:	4618      	mov	r0, r3
 80045b4:	f7fd fb65 	bl	8001c82 <HAL_DMA_Abort_IT>
 80045b8:	4603      	mov	r3, r0
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d016      	beq.n	80045ec <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80045c8:	4610      	mov	r0, r2
 80045ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045cc:	e00e      	b.n	80045ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f9ac 	bl	800492c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045d4:	e00a      	b.n	80045ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f9a8 	bl	800492c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045dc:	e006      	b.n	80045ec <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80045de:	6878      	ldr	r0, [r7, #4]
 80045e0:	f000 f9a4 	bl	800492c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80045ea:	e18d      	b.n	8004908 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80045ec:	bf00      	nop
    return;
 80045ee:	e18b      	b.n	8004908 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	f040 8167 	bne.w	80048c8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80045fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80045fe:	f003 0310 	and.w	r3, r3, #16
 8004602:	2b00      	cmp	r3, #0
 8004604:	f000 8160 	beq.w	80048c8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8004608:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800460c:	f003 0310 	and.w	r3, r3, #16
 8004610:	2b00      	cmp	r3, #0
 8004612:	f000 8159 	beq.w	80048c8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004616:	2300      	movs	r3, #0
 8004618:	60bb      	str	r3, [r7, #8]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	60bb      	str	r3, [r7, #8]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	60bb      	str	r3, [r7, #8]
 800462a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	695b      	ldr	r3, [r3, #20]
 8004632:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004636:	2b40      	cmp	r3, #64	@ 0x40
 8004638:	f040 80ce 	bne.w	80047d8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004648:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800464c:	2b00      	cmp	r3, #0
 800464e:	f000 80a9 	beq.w	80047a4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004656:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800465a:	429a      	cmp	r2, r3
 800465c:	f080 80a2 	bcs.w	80047a4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004666:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800466c:	69db      	ldr	r3, [r3, #28]
 800466e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004672:	f000 8088 	beq.w	8004786 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	330c      	adds	r3, #12
 800467c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004680:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004684:	e853 3f00 	ldrex	r3, [r3]
 8004688:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800468c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004690:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004694:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	330c      	adds	r3, #12
 800469e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80046a2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80046a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80046ae:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80046b2:	e841 2300 	strex	r3, r2, [r1]
 80046b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80046ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1d9      	bne.n	8004676 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	3314      	adds	r3, #20
 80046c8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80046cc:	e853 3f00 	ldrex	r3, [r3]
 80046d0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80046d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80046d4:	f023 0301 	bic.w	r3, r3, #1
 80046d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	3314      	adds	r3, #20
 80046e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80046e6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80046ea:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ec:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80046ee:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80046f2:	e841 2300 	strex	r3, r2, [r1]
 80046f6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80046f8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d1e1      	bne.n	80046c2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	3314      	adds	r3, #20
 8004704:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004706:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004708:	e853 3f00 	ldrex	r3, [r3]
 800470c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800470e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004710:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004714:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	3314      	adds	r3, #20
 800471e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004722:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004724:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004726:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004728:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800472a:	e841 2300 	strex	r3, r2, [r1]
 800472e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004730:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004732:	2b00      	cmp	r3, #0
 8004734:	d1e3      	bne.n	80046fe <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2220      	movs	r2, #32
 800473a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2200      	movs	r2, #0
 8004742:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	330c      	adds	r3, #12
 800474a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800474c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800474e:	e853 3f00 	ldrex	r3, [r3]
 8004752:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004754:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004756:	f023 0310 	bic.w	r3, r3, #16
 800475a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	330c      	adds	r3, #12
 8004764:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004768:	65ba      	str	r2, [r7, #88]	@ 0x58
 800476a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800476c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800476e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004770:	e841 2300 	strex	r3, r2, [r1]
 8004774:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004776:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004778:	2b00      	cmp	r3, #0
 800477a:	d1e3      	bne.n	8004744 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004780:	4618      	mov	r0, r3
 8004782:	f7fd fa0e 	bl	8001ba2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2202      	movs	r2, #2
 800478a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004794:	b29b      	uxth	r3, r3
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	b29b      	uxth	r3, r3
 800479a:	4619      	mov	r1, r3
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 f8cf 	bl	8004940 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80047a2:	e0b3      	b.n	800490c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047a8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80047ac:	429a      	cmp	r2, r3
 80047ae:	f040 80ad 	bne.w	800490c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80047b6:	69db      	ldr	r3, [r3, #28]
 80047b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047bc:	f040 80a6 	bne.w	800490c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80047ca:	4619      	mov	r1, r3
 80047cc:	6878      	ldr	r0, [r7, #4]
 80047ce:	f000 f8b7 	bl	8004940 <HAL_UARTEx_RxEventCallback>
      return;
 80047d2:	e09b      	b.n	800490c <HAL_UART_IRQHandler+0x548>
 80047d4:	08004b45 	.word	0x08004b45
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	1ad3      	subs	r3, r2, r3
 80047e4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80047ec:	b29b      	uxth	r3, r3
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	f000 808e 	beq.w	8004910 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80047f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	f000 8089 	beq.w	8004910 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	330c      	adds	r3, #12
 8004804:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004808:	e853 3f00 	ldrex	r3, [r3]
 800480c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800480e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004810:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004814:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	330c      	adds	r3, #12
 800481e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004822:	647a      	str	r2, [r7, #68]	@ 0x44
 8004824:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004826:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004828:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800482a:	e841 2300 	strex	r3, r2, [r1]
 800482e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004830:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1e3      	bne.n	80047fe <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	3314      	adds	r3, #20
 800483c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800483e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004840:	e853 3f00 	ldrex	r3, [r3]
 8004844:	623b      	str	r3, [r7, #32]
   return(result);
 8004846:	6a3b      	ldr	r3, [r7, #32]
 8004848:	f023 0301 	bic.w	r3, r3, #1
 800484c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	3314      	adds	r3, #20
 8004856:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800485a:	633a      	str	r2, [r7, #48]	@ 0x30
 800485c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800485e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004860:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004862:	e841 2300 	strex	r3, r2, [r1]
 8004866:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486a:	2b00      	cmp	r3, #0
 800486c:	d1e3      	bne.n	8004836 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2220      	movs	r2, #32
 8004872:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2200      	movs	r2, #0
 800487a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	330c      	adds	r3, #12
 8004882:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	e853 3f00 	ldrex	r3, [r3]
 800488a:	60fb      	str	r3, [r7, #12]
   return(result);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0310 	bic.w	r3, r3, #16
 8004892:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	330c      	adds	r3, #12
 800489c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80048a0:	61fa      	str	r2, [r7, #28]
 80048a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a4:	69b9      	ldr	r1, [r7, #24]
 80048a6:	69fa      	ldr	r2, [r7, #28]
 80048a8:	e841 2300 	strex	r3, r2, [r1]
 80048ac:	617b      	str	r3, [r7, #20]
   return(result);
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1e3      	bne.n	800487c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2202      	movs	r2, #2
 80048b8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80048ba:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80048be:	4619      	mov	r1, r3
 80048c0:	6878      	ldr	r0, [r7, #4]
 80048c2:	f000 f83d 	bl	8004940 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80048c6:	e023      	b.n	8004910 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80048c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d009      	beq.n	80048e8 <HAL_UART_IRQHandler+0x524>
 80048d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d003      	beq.n	80048e8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80048e0:	6878      	ldr	r0, [r7, #4]
 80048e2:	f000 f940 	bl	8004b66 <UART_Transmit_IT>
    return;
 80048e6:	e014      	b.n	8004912 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80048e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00e      	beq.n	8004912 <HAL_UART_IRQHandler+0x54e>
 80048f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004900:	6878      	ldr	r0, [r7, #4]
 8004902:	f000 f980 	bl	8004c06 <UART_EndTransmit_IT>
    return;
 8004906:	e004      	b.n	8004912 <HAL_UART_IRQHandler+0x54e>
    return;
 8004908:	bf00      	nop
 800490a:	e002      	b.n	8004912 <HAL_UART_IRQHandler+0x54e>
      return;
 800490c:	bf00      	nop
 800490e:	e000      	b.n	8004912 <HAL_UART_IRQHandler+0x54e>
      return;
 8004910:	bf00      	nop
  }
}
 8004912:	37e8      	adds	r7, #232	@ 0xe8
 8004914:	46bd      	mov	sp, r7
 8004916:	bd80      	pop	{r7, pc}

08004918 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004918:	b480      	push	{r7}
 800491a:	b083      	sub	sp, #12
 800491c:	af00      	add	r7, sp, #0
 800491e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004920:	bf00      	nop
 8004922:	370c      	adds	r7, #12
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004934:	bf00      	nop
 8004936:	370c      	adds	r7, #12
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr

08004940 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	6078      	str	r0, [r7, #4]
 8004948:	460b      	mov	r3, r1
 800494a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800494c:	bf00      	nop
 800494e:	370c      	adds	r7, #12
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b086      	sub	sp, #24
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	4613      	mov	r3, r2
 8004966:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004968:	e03b      	b.n	80049e2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800496a:	6a3b      	ldr	r3, [r7, #32]
 800496c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004970:	d037      	beq.n	80049e2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004972:	f7fc ffd5 	bl	8001920 <HAL_GetTick>
 8004976:	4602      	mov	r2, r0
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	1ad3      	subs	r3, r2, r3
 800497c:	6a3a      	ldr	r2, [r7, #32]
 800497e:	429a      	cmp	r2, r3
 8004980:	d302      	bcc.n	8004988 <UART_WaitOnFlagUntilTimeout+0x30>
 8004982:	6a3b      	ldr	r3, [r7, #32]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d101      	bne.n	800498c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e03a      	b.n	8004a02 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	f003 0304 	and.w	r3, r3, #4
 8004996:	2b00      	cmp	r3, #0
 8004998:	d023      	beq.n	80049e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	2b80      	cmp	r3, #128	@ 0x80
 800499e:	d020      	beq.n	80049e2 <UART_WaitOnFlagUntilTimeout+0x8a>
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	2b40      	cmp	r3, #64	@ 0x40
 80049a4:	d01d      	beq.n	80049e2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 0308 	and.w	r3, r3, #8
 80049b0:	2b08      	cmp	r3, #8
 80049b2:	d116      	bne.n	80049e2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80049b4:	2300      	movs	r3, #0
 80049b6:	617b      	str	r3, [r7, #20]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	617b      	str	r3, [r7, #20]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	617b      	str	r3, [r7, #20]
 80049c8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80049ca:	68f8      	ldr	r0, [r7, #12]
 80049cc:	f000 f857 	bl	8004a7e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2208      	movs	r2, #8
 80049d4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e00f      	b.n	8004a02 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	681a      	ldr	r2, [r3, #0]
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	4013      	ands	r3, r2
 80049ec:	68ba      	ldr	r2, [r7, #8]
 80049ee:	429a      	cmp	r2, r3
 80049f0:	bf0c      	ite	eq
 80049f2:	2301      	moveq	r3, #1
 80049f4:	2300      	movne	r3, #0
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	461a      	mov	r2, r3
 80049fa:	79fb      	ldrb	r3, [r7, #7]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d0b4      	beq.n	800496a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004a00:	2300      	movs	r3, #0
}
 8004a02:	4618      	mov	r0, r3
 8004a04:	3718      	adds	r7, #24
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}

08004a0a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b085      	sub	sp, #20
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	60f8      	str	r0, [r7, #12]
 8004a12:	60b9      	str	r1, [r7, #8]
 8004a14:	4613      	mov	r3, r2
 8004a16:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	68ba      	ldr	r2, [r7, #8]
 8004a1c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	88fa      	ldrh	r2, [r7, #6]
 8004a22:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	88fa      	ldrh	r2, [r7, #6]
 8004a28:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2222      	movs	r2, #34	@ 0x22
 8004a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	691b      	ldr	r3, [r3, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d007      	beq.n	8004a50 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	68da      	ldr	r2, [r3, #12]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a4e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	695a      	ldr	r2, [r3, #20]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f042 0201 	orr.w	r2, r2, #1
 8004a5e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	68da      	ldr	r2, [r3, #12]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f042 0220 	orr.w	r2, r2, #32
 8004a6e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3714      	adds	r7, #20
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr

08004a7e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004a7e:	b480      	push	{r7}
 8004a80:	b095      	sub	sp, #84	@ 0x54
 8004a82:	af00      	add	r7, sp, #0
 8004a84:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	330c      	adds	r3, #12
 8004a8c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a90:	e853 3f00 	ldrex	r3, [r3]
 8004a94:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	330c      	adds	r3, #12
 8004aa4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004aa6:	643a      	str	r2, [r7, #64]	@ 0x40
 8004aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aaa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004aac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004aae:	e841 2300 	strex	r3, r2, [r1]
 8004ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d1e5      	bne.n	8004a86 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	3314      	adds	r3, #20
 8004ac0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ac2:	6a3b      	ldr	r3, [r7, #32]
 8004ac4:	e853 3f00 	ldrex	r3, [r3]
 8004ac8:	61fb      	str	r3, [r7, #28]
   return(result);
 8004aca:	69fb      	ldr	r3, [r7, #28]
 8004acc:	f023 0301 	bic.w	r3, r3, #1
 8004ad0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	3314      	adds	r3, #20
 8004ad8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ada:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004adc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ade:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ae0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004ae2:	e841 2300 	strex	r3, r2, [r1]
 8004ae6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d1e5      	bne.n	8004aba <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d119      	bne.n	8004b2a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	330c      	adds	r3, #12
 8004afc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	e853 3f00 	ldrex	r3, [r3]
 8004b04:	60bb      	str	r3, [r7, #8]
   return(result);
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	f023 0310 	bic.w	r3, r3, #16
 8004b0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	330c      	adds	r3, #12
 8004b14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b16:	61ba      	str	r2, [r7, #24]
 8004b18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b1a:	6979      	ldr	r1, [r7, #20]
 8004b1c:	69ba      	ldr	r2, [r7, #24]
 8004b1e:	e841 2300 	strex	r3, r2, [r1]
 8004b22:	613b      	str	r3, [r7, #16]
   return(result);
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1e5      	bne.n	8004af6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2220      	movs	r2, #32
 8004b2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	2200      	movs	r2, #0
 8004b36:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004b38:	bf00      	nop
 8004b3a:	3754      	adds	r7, #84	@ 0x54
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b084      	sub	sp, #16
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b50:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	2200      	movs	r2, #0
 8004b56:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004b58:	68f8      	ldr	r0, [r7, #12]
 8004b5a:	f7ff fee7 	bl	800492c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004b5e:	bf00      	nop
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}

08004b66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b085      	sub	sp, #20
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b74:	b2db      	uxtb	r3, r3
 8004b76:	2b21      	cmp	r3, #33	@ 0x21
 8004b78:	d13e      	bne.n	8004bf8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b82:	d114      	bne.n	8004bae <UART_Transmit_IT+0x48>
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d110      	bne.n	8004bae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6a1b      	ldr	r3, [r3, #32]
 8004b90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	881b      	ldrh	r3, [r3, #0]
 8004b96:	461a      	mov	r2, r3
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ba0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	1c9a      	adds	r2, r3, #2
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	621a      	str	r2, [r3, #32]
 8004bac:	e008      	b.n	8004bc0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6a1b      	ldr	r3, [r3, #32]
 8004bb2:	1c59      	adds	r1, r3, #1
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	6211      	str	r1, [r2, #32]
 8004bb8:	781a      	ldrb	r2, [r3, #0]
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29b      	uxth	r3, r3
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	4619      	mov	r1, r3
 8004bce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10f      	bne.n	8004bf4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	68da      	ldr	r2, [r3, #12]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004be2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	68da      	ldr	r2, [r3, #12]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004bf2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
 8004bf6:	e000      	b.n	8004bfa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004bf8:	2302      	movs	r3, #2
  }
}
 8004bfa:	4618      	mov	r0, r3
 8004bfc:	3714      	adds	r7, #20
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr

08004c06 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004c06:	b580      	push	{r7, lr}
 8004c08:	b082      	sub	sp, #8
 8004c0a:	af00      	add	r7, sp, #0
 8004c0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	68da      	ldr	r2, [r3, #12]
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c1c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7ff fe76 	bl	8004918 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}

08004c36 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004c36:	b580      	push	{r7, lr}
 8004c38:	b08c      	sub	sp, #48	@ 0x30
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004c42:	2300      	movs	r3, #0
 8004c44:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	2b22      	cmp	r3, #34	@ 0x22
 8004c50:	f040 80aa 	bne.w	8004da8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c5c:	d115      	bne.n	8004c8a <UART_Receive_IT+0x54>
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d111      	bne.n	8004c8a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	685b      	ldr	r3, [r3, #4]
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c78:	b29a      	uxth	r2, r3
 8004c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c7c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c82:	1c9a      	adds	r2, r3, #2
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c88:	e024      	b.n	8004cd4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004c98:	d007      	beq.n	8004caa <UART_Receive_IT+0x74>
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d10a      	bne.n	8004cb8 <UART_Receive_IT+0x82>
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d106      	bne.n	8004cb8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	b2da      	uxtb	r2, r3
 8004cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb4:	701a      	strb	r2, [r3, #0]
 8004cb6:	e008      	b.n	8004cca <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004cc4:	b2da      	uxtb	r2, r3
 8004cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cc8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cce:	1c5a      	adds	r2, r3, #1
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d15d      	bne.n	8004da4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68da      	ldr	r2, [r3, #12]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0220 	bic.w	r2, r2, #32
 8004cf6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004d06:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	695a      	ldr	r2, [r3, #20]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f022 0201 	bic.w	r2, r2, #1
 8004d16:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2220      	movs	r2, #32
 8004d1c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d2a:	2b01      	cmp	r3, #1
 8004d2c:	d135      	bne.n	8004d9a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	330c      	adds	r3, #12
 8004d3a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	e853 3f00 	ldrex	r3, [r3]
 8004d42:	613b      	str	r3, [r7, #16]
   return(result);
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	f023 0310 	bic.w	r3, r3, #16
 8004d4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	330c      	adds	r3, #12
 8004d52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d54:	623a      	str	r2, [r7, #32]
 8004d56:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d58:	69f9      	ldr	r1, [r7, #28]
 8004d5a:	6a3a      	ldr	r2, [r7, #32]
 8004d5c:	e841 2300 	strex	r3, r2, [r1]
 8004d60:	61bb      	str	r3, [r7, #24]
   return(result);
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d1e5      	bne.n	8004d34 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0310 	and.w	r3, r3, #16
 8004d72:	2b10      	cmp	r3, #16
 8004d74:	d10a      	bne.n	8004d8c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004d76:	2300      	movs	r3, #0
 8004d78:	60fb      	str	r3, [r7, #12]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	60fb      	str	r3, [r7, #12]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	60fb      	str	r3, [r7, #12]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004d90:	4619      	mov	r1, r3
 8004d92:	6878      	ldr	r0, [r7, #4]
 8004d94:	f7ff fdd4 	bl	8004940 <HAL_UARTEx_RxEventCallback>
 8004d98:	e002      	b.n	8004da0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004d9a:	6878      	ldr	r0, [r7, #4]
 8004d9c:	f7fc f808 	bl	8000db0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004da0:	2300      	movs	r3, #0
 8004da2:	e002      	b.n	8004daa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004da4:	2300      	movs	r3, #0
 8004da6:	e000      	b.n	8004daa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004da8:	2302      	movs	r3, #2
  }
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3730      	adds	r7, #48	@ 0x30
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
	...

08004db4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004db4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004db8:	b0c0      	sub	sp, #256	@ 0x100
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	691b      	ldr	r3, [r3, #16]
 8004dc8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004dcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd0:	68d9      	ldr	r1, [r3, #12]
 8004dd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dd6:	681a      	ldr	r2, [r3, #0]
 8004dd8:	ea40 0301 	orr.w	r3, r0, r1
 8004ddc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de2:	689a      	ldr	r2, [r3, #8]
 8004de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	431a      	orrs	r2, r3
 8004dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	431a      	orrs	r2, r3
 8004df4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df8:	69db      	ldr	r3, [r3, #28]
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004e00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004e0c:	f021 010c 	bic.w	r1, r1, #12
 8004e10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e1a:	430b      	orrs	r3, r1
 8004e1c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	695b      	ldr	r3, [r3, #20]
 8004e26:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004e2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e2e:	6999      	ldr	r1, [r3, #24]
 8004e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	ea40 0301 	orr.w	r3, r0, r1
 8004e3a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e40:	681a      	ldr	r2, [r3, #0]
 8004e42:	4b8f      	ldr	r3, [pc, #572]	@ (8005080 <UART_SetConfig+0x2cc>)
 8004e44:	429a      	cmp	r2, r3
 8004e46:	d005      	beq.n	8004e54 <UART_SetConfig+0xa0>
 8004e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	4b8d      	ldr	r3, [pc, #564]	@ (8005084 <UART_SetConfig+0x2d0>)
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d104      	bne.n	8004e5e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e54:	f7fe f9f8 	bl	8003248 <HAL_RCC_GetPCLK2Freq>
 8004e58:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e5c:	e003      	b.n	8004e66 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e5e:	f7fe f9df 	bl	8003220 <HAL_RCC_GetPCLK1Freq>
 8004e62:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e6a:	69db      	ldr	r3, [r3, #28]
 8004e6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e70:	f040 810c 	bne.w	800508c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e7e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e82:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e86:	4622      	mov	r2, r4
 8004e88:	462b      	mov	r3, r5
 8004e8a:	1891      	adds	r1, r2, r2
 8004e8c:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e8e:	415b      	adcs	r3, r3
 8004e90:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e92:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e96:	4621      	mov	r1, r4
 8004e98:	eb12 0801 	adds.w	r8, r2, r1
 8004e9c:	4629      	mov	r1, r5
 8004e9e:	eb43 0901 	adc.w	r9, r3, r1
 8004ea2:	f04f 0200 	mov.w	r2, #0
 8004ea6:	f04f 0300 	mov.w	r3, #0
 8004eaa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004eae:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004eb2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004eb6:	4690      	mov	r8, r2
 8004eb8:	4699      	mov	r9, r3
 8004eba:	4623      	mov	r3, r4
 8004ebc:	eb18 0303 	adds.w	r3, r8, r3
 8004ec0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ec4:	462b      	mov	r3, r5
 8004ec6:	eb49 0303 	adc.w	r3, r9, r3
 8004eca:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ece:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ed2:	685b      	ldr	r3, [r3, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004eda:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ede:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004ee2:	460b      	mov	r3, r1
 8004ee4:	18db      	adds	r3, r3, r3
 8004ee6:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ee8:	4613      	mov	r3, r2
 8004eea:	eb42 0303 	adc.w	r3, r2, r3
 8004eee:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ef0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004ef4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ef8:	f7fb f9da 	bl	80002b0 <__aeabi_uldivmod>
 8004efc:	4602      	mov	r2, r0
 8004efe:	460b      	mov	r3, r1
 8004f00:	4b61      	ldr	r3, [pc, #388]	@ (8005088 <UART_SetConfig+0x2d4>)
 8004f02:	fba3 2302 	umull	r2, r3, r3, r2
 8004f06:	095b      	lsrs	r3, r3, #5
 8004f08:	011c      	lsls	r4, r3, #4
 8004f0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f0e:	2200      	movs	r2, #0
 8004f10:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f14:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004f18:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004f1c:	4642      	mov	r2, r8
 8004f1e:	464b      	mov	r3, r9
 8004f20:	1891      	adds	r1, r2, r2
 8004f22:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004f24:	415b      	adcs	r3, r3
 8004f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f28:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f2c:	4641      	mov	r1, r8
 8004f2e:	eb12 0a01 	adds.w	sl, r2, r1
 8004f32:	4649      	mov	r1, r9
 8004f34:	eb43 0b01 	adc.w	fp, r3, r1
 8004f38:	f04f 0200 	mov.w	r2, #0
 8004f3c:	f04f 0300 	mov.w	r3, #0
 8004f40:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f44:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f48:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f4c:	4692      	mov	sl, r2
 8004f4e:	469b      	mov	fp, r3
 8004f50:	4643      	mov	r3, r8
 8004f52:	eb1a 0303 	adds.w	r3, sl, r3
 8004f56:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f5a:	464b      	mov	r3, r9
 8004f5c:	eb4b 0303 	adc.w	r3, fp, r3
 8004f60:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f70:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004f74:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f78:	460b      	mov	r3, r1
 8004f7a:	18db      	adds	r3, r3, r3
 8004f7c:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f7e:	4613      	mov	r3, r2
 8004f80:	eb42 0303 	adc.w	r3, r2, r3
 8004f84:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f86:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f8a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f8e:	f7fb f98f 	bl	80002b0 <__aeabi_uldivmod>
 8004f92:	4602      	mov	r2, r0
 8004f94:	460b      	mov	r3, r1
 8004f96:	4611      	mov	r1, r2
 8004f98:	4b3b      	ldr	r3, [pc, #236]	@ (8005088 <UART_SetConfig+0x2d4>)
 8004f9a:	fba3 2301 	umull	r2, r3, r3, r1
 8004f9e:	095b      	lsrs	r3, r3, #5
 8004fa0:	2264      	movs	r2, #100	@ 0x64
 8004fa2:	fb02 f303 	mul.w	r3, r2, r3
 8004fa6:	1acb      	subs	r3, r1, r3
 8004fa8:	00db      	lsls	r3, r3, #3
 8004faa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004fae:	4b36      	ldr	r3, [pc, #216]	@ (8005088 <UART_SetConfig+0x2d4>)
 8004fb0:	fba3 2302 	umull	r2, r3, r3, r2
 8004fb4:	095b      	lsrs	r3, r3, #5
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004fbc:	441c      	add	r4, r3
 8004fbe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004fc8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004fcc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004fd0:	4642      	mov	r2, r8
 8004fd2:	464b      	mov	r3, r9
 8004fd4:	1891      	adds	r1, r2, r2
 8004fd6:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004fd8:	415b      	adcs	r3, r3
 8004fda:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fdc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004fe0:	4641      	mov	r1, r8
 8004fe2:	1851      	adds	r1, r2, r1
 8004fe4:	6339      	str	r1, [r7, #48]	@ 0x30
 8004fe6:	4649      	mov	r1, r9
 8004fe8:	414b      	adcs	r3, r1
 8004fea:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fec:	f04f 0200 	mov.w	r2, #0
 8004ff0:	f04f 0300 	mov.w	r3, #0
 8004ff4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ff8:	4659      	mov	r1, fp
 8004ffa:	00cb      	lsls	r3, r1, #3
 8004ffc:	4651      	mov	r1, sl
 8004ffe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005002:	4651      	mov	r1, sl
 8005004:	00ca      	lsls	r2, r1, #3
 8005006:	4610      	mov	r0, r2
 8005008:	4619      	mov	r1, r3
 800500a:	4603      	mov	r3, r0
 800500c:	4642      	mov	r2, r8
 800500e:	189b      	adds	r3, r3, r2
 8005010:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005014:	464b      	mov	r3, r9
 8005016:	460a      	mov	r2, r1
 8005018:	eb42 0303 	adc.w	r3, r2, r3
 800501c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800502c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005030:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005034:	460b      	mov	r3, r1
 8005036:	18db      	adds	r3, r3, r3
 8005038:	62bb      	str	r3, [r7, #40]	@ 0x28
 800503a:	4613      	mov	r3, r2
 800503c:	eb42 0303 	adc.w	r3, r2, r3
 8005040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005042:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005046:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800504a:	f7fb f931 	bl	80002b0 <__aeabi_uldivmod>
 800504e:	4602      	mov	r2, r0
 8005050:	460b      	mov	r3, r1
 8005052:	4b0d      	ldr	r3, [pc, #52]	@ (8005088 <UART_SetConfig+0x2d4>)
 8005054:	fba3 1302 	umull	r1, r3, r3, r2
 8005058:	095b      	lsrs	r3, r3, #5
 800505a:	2164      	movs	r1, #100	@ 0x64
 800505c:	fb01 f303 	mul.w	r3, r1, r3
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	00db      	lsls	r3, r3, #3
 8005064:	3332      	adds	r3, #50	@ 0x32
 8005066:	4a08      	ldr	r2, [pc, #32]	@ (8005088 <UART_SetConfig+0x2d4>)
 8005068:	fba2 2303 	umull	r2, r3, r2, r3
 800506c:	095b      	lsrs	r3, r3, #5
 800506e:	f003 0207 	and.w	r2, r3, #7
 8005072:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4422      	add	r2, r4
 800507a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800507c:	e106      	b.n	800528c <UART_SetConfig+0x4d8>
 800507e:	bf00      	nop
 8005080:	40011000 	.word	0x40011000
 8005084:	40011400 	.word	0x40011400
 8005088:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800508c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005090:	2200      	movs	r2, #0
 8005092:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005096:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800509a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800509e:	4642      	mov	r2, r8
 80050a0:	464b      	mov	r3, r9
 80050a2:	1891      	adds	r1, r2, r2
 80050a4:	6239      	str	r1, [r7, #32]
 80050a6:	415b      	adcs	r3, r3
 80050a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80050aa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050ae:	4641      	mov	r1, r8
 80050b0:	1854      	adds	r4, r2, r1
 80050b2:	4649      	mov	r1, r9
 80050b4:	eb43 0501 	adc.w	r5, r3, r1
 80050b8:	f04f 0200 	mov.w	r2, #0
 80050bc:	f04f 0300 	mov.w	r3, #0
 80050c0:	00eb      	lsls	r3, r5, #3
 80050c2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050c6:	00e2      	lsls	r2, r4, #3
 80050c8:	4614      	mov	r4, r2
 80050ca:	461d      	mov	r5, r3
 80050cc:	4643      	mov	r3, r8
 80050ce:	18e3      	adds	r3, r4, r3
 80050d0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050d4:	464b      	mov	r3, r9
 80050d6:	eb45 0303 	adc.w	r3, r5, r3
 80050da:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80050de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050ea:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050ee:	f04f 0200 	mov.w	r2, #0
 80050f2:	f04f 0300 	mov.w	r3, #0
 80050f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80050fa:	4629      	mov	r1, r5
 80050fc:	008b      	lsls	r3, r1, #2
 80050fe:	4621      	mov	r1, r4
 8005100:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005104:	4621      	mov	r1, r4
 8005106:	008a      	lsls	r2, r1, #2
 8005108:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800510c:	f7fb f8d0 	bl	80002b0 <__aeabi_uldivmod>
 8005110:	4602      	mov	r2, r0
 8005112:	460b      	mov	r3, r1
 8005114:	4b60      	ldr	r3, [pc, #384]	@ (8005298 <UART_SetConfig+0x4e4>)
 8005116:	fba3 2302 	umull	r2, r3, r3, r2
 800511a:	095b      	lsrs	r3, r3, #5
 800511c:	011c      	lsls	r4, r3, #4
 800511e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005122:	2200      	movs	r2, #0
 8005124:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005128:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800512c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005130:	4642      	mov	r2, r8
 8005132:	464b      	mov	r3, r9
 8005134:	1891      	adds	r1, r2, r2
 8005136:	61b9      	str	r1, [r7, #24]
 8005138:	415b      	adcs	r3, r3
 800513a:	61fb      	str	r3, [r7, #28]
 800513c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005140:	4641      	mov	r1, r8
 8005142:	1851      	adds	r1, r2, r1
 8005144:	6139      	str	r1, [r7, #16]
 8005146:	4649      	mov	r1, r9
 8005148:	414b      	adcs	r3, r1
 800514a:	617b      	str	r3, [r7, #20]
 800514c:	f04f 0200 	mov.w	r2, #0
 8005150:	f04f 0300 	mov.w	r3, #0
 8005154:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005158:	4659      	mov	r1, fp
 800515a:	00cb      	lsls	r3, r1, #3
 800515c:	4651      	mov	r1, sl
 800515e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005162:	4651      	mov	r1, sl
 8005164:	00ca      	lsls	r2, r1, #3
 8005166:	4610      	mov	r0, r2
 8005168:	4619      	mov	r1, r3
 800516a:	4603      	mov	r3, r0
 800516c:	4642      	mov	r2, r8
 800516e:	189b      	adds	r3, r3, r2
 8005170:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005174:	464b      	mov	r3, r9
 8005176:	460a      	mov	r2, r1
 8005178:	eb42 0303 	adc.w	r3, r2, r3
 800517c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005180:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	2200      	movs	r2, #0
 8005188:	67bb      	str	r3, [r7, #120]	@ 0x78
 800518a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800518c:	f04f 0200 	mov.w	r2, #0
 8005190:	f04f 0300 	mov.w	r3, #0
 8005194:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005198:	4649      	mov	r1, r9
 800519a:	008b      	lsls	r3, r1, #2
 800519c:	4641      	mov	r1, r8
 800519e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80051a2:	4641      	mov	r1, r8
 80051a4:	008a      	lsls	r2, r1, #2
 80051a6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80051aa:	f7fb f881 	bl	80002b0 <__aeabi_uldivmod>
 80051ae:	4602      	mov	r2, r0
 80051b0:	460b      	mov	r3, r1
 80051b2:	4611      	mov	r1, r2
 80051b4:	4b38      	ldr	r3, [pc, #224]	@ (8005298 <UART_SetConfig+0x4e4>)
 80051b6:	fba3 2301 	umull	r2, r3, r3, r1
 80051ba:	095b      	lsrs	r3, r3, #5
 80051bc:	2264      	movs	r2, #100	@ 0x64
 80051be:	fb02 f303 	mul.w	r3, r2, r3
 80051c2:	1acb      	subs	r3, r1, r3
 80051c4:	011b      	lsls	r3, r3, #4
 80051c6:	3332      	adds	r3, #50	@ 0x32
 80051c8:	4a33      	ldr	r2, [pc, #204]	@ (8005298 <UART_SetConfig+0x4e4>)
 80051ca:	fba2 2303 	umull	r2, r3, r2, r3
 80051ce:	095b      	lsrs	r3, r3, #5
 80051d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051d4:	441c      	add	r4, r3
 80051d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051da:	2200      	movs	r2, #0
 80051dc:	673b      	str	r3, [r7, #112]	@ 0x70
 80051de:	677a      	str	r2, [r7, #116]	@ 0x74
 80051e0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80051e4:	4642      	mov	r2, r8
 80051e6:	464b      	mov	r3, r9
 80051e8:	1891      	adds	r1, r2, r2
 80051ea:	60b9      	str	r1, [r7, #8]
 80051ec:	415b      	adcs	r3, r3
 80051ee:	60fb      	str	r3, [r7, #12]
 80051f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051f4:	4641      	mov	r1, r8
 80051f6:	1851      	adds	r1, r2, r1
 80051f8:	6039      	str	r1, [r7, #0]
 80051fa:	4649      	mov	r1, r9
 80051fc:	414b      	adcs	r3, r1
 80051fe:	607b      	str	r3, [r7, #4]
 8005200:	f04f 0200 	mov.w	r2, #0
 8005204:	f04f 0300 	mov.w	r3, #0
 8005208:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800520c:	4659      	mov	r1, fp
 800520e:	00cb      	lsls	r3, r1, #3
 8005210:	4651      	mov	r1, sl
 8005212:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005216:	4651      	mov	r1, sl
 8005218:	00ca      	lsls	r2, r1, #3
 800521a:	4610      	mov	r0, r2
 800521c:	4619      	mov	r1, r3
 800521e:	4603      	mov	r3, r0
 8005220:	4642      	mov	r2, r8
 8005222:	189b      	adds	r3, r3, r2
 8005224:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005226:	464b      	mov	r3, r9
 8005228:	460a      	mov	r2, r1
 800522a:	eb42 0303 	adc.w	r3, r2, r3
 800522e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	2200      	movs	r2, #0
 8005238:	663b      	str	r3, [r7, #96]	@ 0x60
 800523a:	667a      	str	r2, [r7, #100]	@ 0x64
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005248:	4649      	mov	r1, r9
 800524a:	008b      	lsls	r3, r1, #2
 800524c:	4641      	mov	r1, r8
 800524e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005252:	4641      	mov	r1, r8
 8005254:	008a      	lsls	r2, r1, #2
 8005256:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800525a:	f7fb f829 	bl	80002b0 <__aeabi_uldivmod>
 800525e:	4602      	mov	r2, r0
 8005260:	460b      	mov	r3, r1
 8005262:	4b0d      	ldr	r3, [pc, #52]	@ (8005298 <UART_SetConfig+0x4e4>)
 8005264:	fba3 1302 	umull	r1, r3, r3, r2
 8005268:	095b      	lsrs	r3, r3, #5
 800526a:	2164      	movs	r1, #100	@ 0x64
 800526c:	fb01 f303 	mul.w	r3, r1, r3
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	011b      	lsls	r3, r3, #4
 8005274:	3332      	adds	r3, #50	@ 0x32
 8005276:	4a08      	ldr	r2, [pc, #32]	@ (8005298 <UART_SetConfig+0x4e4>)
 8005278:	fba2 2303 	umull	r2, r3, r2, r3
 800527c:	095b      	lsrs	r3, r3, #5
 800527e:	f003 020f 	and.w	r2, r3, #15
 8005282:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4422      	add	r2, r4
 800528a:	609a      	str	r2, [r3, #8]
}
 800528c:	bf00      	nop
 800528e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005292:	46bd      	mov	sp, r7
 8005294:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005298:	51eb851f 	.word	0x51eb851f

0800529c <atoi>:
 800529c:	220a      	movs	r2, #10
 800529e:	2100      	movs	r1, #0
 80052a0:	f000 b87a 	b.w	8005398 <strtol>

080052a4 <_strtol_l.isra.0>:
 80052a4:	2b24      	cmp	r3, #36	@ 0x24
 80052a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052aa:	4686      	mov	lr, r0
 80052ac:	4690      	mov	r8, r2
 80052ae:	d801      	bhi.n	80052b4 <_strtol_l.isra.0+0x10>
 80052b0:	2b01      	cmp	r3, #1
 80052b2:	d106      	bne.n	80052c2 <_strtol_l.isra.0+0x1e>
 80052b4:	f000 fb50 	bl	8005958 <__errno>
 80052b8:	2316      	movs	r3, #22
 80052ba:	6003      	str	r3, [r0, #0]
 80052bc:	2000      	movs	r0, #0
 80052be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052c2:	4834      	ldr	r0, [pc, #208]	@ (8005394 <_strtol_l.isra.0+0xf0>)
 80052c4:	460d      	mov	r5, r1
 80052c6:	462a      	mov	r2, r5
 80052c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80052cc:	5d06      	ldrb	r6, [r0, r4]
 80052ce:	f016 0608 	ands.w	r6, r6, #8
 80052d2:	d1f8      	bne.n	80052c6 <_strtol_l.isra.0+0x22>
 80052d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80052d6:	d110      	bne.n	80052fa <_strtol_l.isra.0+0x56>
 80052d8:	782c      	ldrb	r4, [r5, #0]
 80052da:	2601      	movs	r6, #1
 80052dc:	1c95      	adds	r5, r2, #2
 80052de:	f033 0210 	bics.w	r2, r3, #16
 80052e2:	d115      	bne.n	8005310 <_strtol_l.isra.0+0x6c>
 80052e4:	2c30      	cmp	r4, #48	@ 0x30
 80052e6:	d10d      	bne.n	8005304 <_strtol_l.isra.0+0x60>
 80052e8:	782a      	ldrb	r2, [r5, #0]
 80052ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80052ee:	2a58      	cmp	r2, #88	@ 0x58
 80052f0:	d108      	bne.n	8005304 <_strtol_l.isra.0+0x60>
 80052f2:	786c      	ldrb	r4, [r5, #1]
 80052f4:	3502      	adds	r5, #2
 80052f6:	2310      	movs	r3, #16
 80052f8:	e00a      	b.n	8005310 <_strtol_l.isra.0+0x6c>
 80052fa:	2c2b      	cmp	r4, #43	@ 0x2b
 80052fc:	bf04      	itt	eq
 80052fe:	782c      	ldrbeq	r4, [r5, #0]
 8005300:	1c95      	addeq	r5, r2, #2
 8005302:	e7ec      	b.n	80052de <_strtol_l.isra.0+0x3a>
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1f6      	bne.n	80052f6 <_strtol_l.isra.0+0x52>
 8005308:	2c30      	cmp	r4, #48	@ 0x30
 800530a:	bf14      	ite	ne
 800530c:	230a      	movne	r3, #10
 800530e:	2308      	moveq	r3, #8
 8005310:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005314:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005318:	2200      	movs	r2, #0
 800531a:	fbbc f9f3 	udiv	r9, ip, r3
 800531e:	4610      	mov	r0, r2
 8005320:	fb03 ca19 	mls	sl, r3, r9, ip
 8005324:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005328:	2f09      	cmp	r7, #9
 800532a:	d80f      	bhi.n	800534c <_strtol_l.isra.0+0xa8>
 800532c:	463c      	mov	r4, r7
 800532e:	42a3      	cmp	r3, r4
 8005330:	dd1b      	ble.n	800536a <_strtol_l.isra.0+0xc6>
 8005332:	1c57      	adds	r7, r2, #1
 8005334:	d007      	beq.n	8005346 <_strtol_l.isra.0+0xa2>
 8005336:	4581      	cmp	r9, r0
 8005338:	d314      	bcc.n	8005364 <_strtol_l.isra.0+0xc0>
 800533a:	d101      	bne.n	8005340 <_strtol_l.isra.0+0x9c>
 800533c:	45a2      	cmp	sl, r4
 800533e:	db11      	blt.n	8005364 <_strtol_l.isra.0+0xc0>
 8005340:	fb00 4003 	mla	r0, r0, r3, r4
 8005344:	2201      	movs	r2, #1
 8005346:	f815 4b01 	ldrb.w	r4, [r5], #1
 800534a:	e7eb      	b.n	8005324 <_strtol_l.isra.0+0x80>
 800534c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005350:	2f19      	cmp	r7, #25
 8005352:	d801      	bhi.n	8005358 <_strtol_l.isra.0+0xb4>
 8005354:	3c37      	subs	r4, #55	@ 0x37
 8005356:	e7ea      	b.n	800532e <_strtol_l.isra.0+0x8a>
 8005358:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800535c:	2f19      	cmp	r7, #25
 800535e:	d804      	bhi.n	800536a <_strtol_l.isra.0+0xc6>
 8005360:	3c57      	subs	r4, #87	@ 0x57
 8005362:	e7e4      	b.n	800532e <_strtol_l.isra.0+0x8a>
 8005364:	f04f 32ff 	mov.w	r2, #4294967295
 8005368:	e7ed      	b.n	8005346 <_strtol_l.isra.0+0xa2>
 800536a:	1c53      	adds	r3, r2, #1
 800536c:	d108      	bne.n	8005380 <_strtol_l.isra.0+0xdc>
 800536e:	2322      	movs	r3, #34	@ 0x22
 8005370:	f8ce 3000 	str.w	r3, [lr]
 8005374:	4660      	mov	r0, ip
 8005376:	f1b8 0f00 	cmp.w	r8, #0
 800537a:	d0a0      	beq.n	80052be <_strtol_l.isra.0+0x1a>
 800537c:	1e69      	subs	r1, r5, #1
 800537e:	e006      	b.n	800538e <_strtol_l.isra.0+0xea>
 8005380:	b106      	cbz	r6, 8005384 <_strtol_l.isra.0+0xe0>
 8005382:	4240      	negs	r0, r0
 8005384:	f1b8 0f00 	cmp.w	r8, #0
 8005388:	d099      	beq.n	80052be <_strtol_l.isra.0+0x1a>
 800538a:	2a00      	cmp	r2, #0
 800538c:	d1f6      	bne.n	800537c <_strtol_l.isra.0+0xd8>
 800538e:	f8c8 1000 	str.w	r1, [r8]
 8005392:	e794      	b.n	80052be <_strtol_l.isra.0+0x1a>
 8005394:	08006919 	.word	0x08006919

08005398 <strtol>:
 8005398:	4613      	mov	r3, r2
 800539a:	460a      	mov	r2, r1
 800539c:	4601      	mov	r1, r0
 800539e:	4802      	ldr	r0, [pc, #8]	@ (80053a8 <strtol+0x10>)
 80053a0:	6800      	ldr	r0, [r0, #0]
 80053a2:	f7ff bf7f 	b.w	80052a4 <_strtol_l.isra.0>
 80053a6:	bf00      	nop
 80053a8:	2000004c 	.word	0x2000004c

080053ac <std>:
 80053ac:	2300      	movs	r3, #0
 80053ae:	b510      	push	{r4, lr}
 80053b0:	4604      	mov	r4, r0
 80053b2:	e9c0 3300 	strd	r3, r3, [r0]
 80053b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053ba:	6083      	str	r3, [r0, #8]
 80053bc:	8181      	strh	r1, [r0, #12]
 80053be:	6643      	str	r3, [r0, #100]	@ 0x64
 80053c0:	81c2      	strh	r2, [r0, #14]
 80053c2:	6183      	str	r3, [r0, #24]
 80053c4:	4619      	mov	r1, r3
 80053c6:	2208      	movs	r2, #8
 80053c8:	305c      	adds	r0, #92	@ 0x5c
 80053ca:	f000 fa1b 	bl	8005804 <memset>
 80053ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005404 <std+0x58>)
 80053d0:	6263      	str	r3, [r4, #36]	@ 0x24
 80053d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005408 <std+0x5c>)
 80053d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053d6:	4b0d      	ldr	r3, [pc, #52]	@ (800540c <std+0x60>)
 80053d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053da:	4b0d      	ldr	r3, [pc, #52]	@ (8005410 <std+0x64>)
 80053dc:	6323      	str	r3, [r4, #48]	@ 0x30
 80053de:	4b0d      	ldr	r3, [pc, #52]	@ (8005414 <std+0x68>)
 80053e0:	6224      	str	r4, [r4, #32]
 80053e2:	429c      	cmp	r4, r3
 80053e4:	d006      	beq.n	80053f4 <std+0x48>
 80053e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80053ea:	4294      	cmp	r4, r2
 80053ec:	d002      	beq.n	80053f4 <std+0x48>
 80053ee:	33d0      	adds	r3, #208	@ 0xd0
 80053f0:	429c      	cmp	r4, r3
 80053f2:	d105      	bne.n	8005400 <std+0x54>
 80053f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80053f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053fc:	f000 bad6 	b.w	80059ac <__retarget_lock_init_recursive>
 8005400:	bd10      	pop	{r4, pc}
 8005402:	bf00      	nop
 8005404:	08005655 	.word	0x08005655
 8005408:	08005677 	.word	0x08005677
 800540c:	080056af 	.word	0x080056af
 8005410:	080056d3 	.word	0x080056d3
 8005414:	2000029c 	.word	0x2000029c

08005418 <stdio_exit_handler>:
 8005418:	4a02      	ldr	r2, [pc, #8]	@ (8005424 <stdio_exit_handler+0xc>)
 800541a:	4903      	ldr	r1, [pc, #12]	@ (8005428 <stdio_exit_handler+0x10>)
 800541c:	4803      	ldr	r0, [pc, #12]	@ (800542c <stdio_exit_handler+0x14>)
 800541e:	f000 b869 	b.w	80054f4 <_fwalk_sglue>
 8005422:	bf00      	nop
 8005424:	20000040 	.word	0x20000040
 8005428:	08006555 	.word	0x08006555
 800542c:	20000050 	.word	0x20000050

08005430 <cleanup_stdio>:
 8005430:	6841      	ldr	r1, [r0, #4]
 8005432:	4b0c      	ldr	r3, [pc, #48]	@ (8005464 <cleanup_stdio+0x34>)
 8005434:	4299      	cmp	r1, r3
 8005436:	b510      	push	{r4, lr}
 8005438:	4604      	mov	r4, r0
 800543a:	d001      	beq.n	8005440 <cleanup_stdio+0x10>
 800543c:	f001 f88a 	bl	8006554 <_fflush_r>
 8005440:	68a1      	ldr	r1, [r4, #8]
 8005442:	4b09      	ldr	r3, [pc, #36]	@ (8005468 <cleanup_stdio+0x38>)
 8005444:	4299      	cmp	r1, r3
 8005446:	d002      	beq.n	800544e <cleanup_stdio+0x1e>
 8005448:	4620      	mov	r0, r4
 800544a:	f001 f883 	bl	8006554 <_fflush_r>
 800544e:	68e1      	ldr	r1, [r4, #12]
 8005450:	4b06      	ldr	r3, [pc, #24]	@ (800546c <cleanup_stdio+0x3c>)
 8005452:	4299      	cmp	r1, r3
 8005454:	d004      	beq.n	8005460 <cleanup_stdio+0x30>
 8005456:	4620      	mov	r0, r4
 8005458:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800545c:	f001 b87a 	b.w	8006554 <_fflush_r>
 8005460:	bd10      	pop	{r4, pc}
 8005462:	bf00      	nop
 8005464:	2000029c 	.word	0x2000029c
 8005468:	20000304 	.word	0x20000304
 800546c:	2000036c 	.word	0x2000036c

08005470 <global_stdio_init.part.0>:
 8005470:	b510      	push	{r4, lr}
 8005472:	4b0b      	ldr	r3, [pc, #44]	@ (80054a0 <global_stdio_init.part.0+0x30>)
 8005474:	4c0b      	ldr	r4, [pc, #44]	@ (80054a4 <global_stdio_init.part.0+0x34>)
 8005476:	4a0c      	ldr	r2, [pc, #48]	@ (80054a8 <global_stdio_init.part.0+0x38>)
 8005478:	601a      	str	r2, [r3, #0]
 800547a:	4620      	mov	r0, r4
 800547c:	2200      	movs	r2, #0
 800547e:	2104      	movs	r1, #4
 8005480:	f7ff ff94 	bl	80053ac <std>
 8005484:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005488:	2201      	movs	r2, #1
 800548a:	2109      	movs	r1, #9
 800548c:	f7ff ff8e 	bl	80053ac <std>
 8005490:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005494:	2202      	movs	r2, #2
 8005496:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800549a:	2112      	movs	r1, #18
 800549c:	f7ff bf86 	b.w	80053ac <std>
 80054a0:	200003d4 	.word	0x200003d4
 80054a4:	2000029c 	.word	0x2000029c
 80054a8:	08005419 	.word	0x08005419

080054ac <__sfp_lock_acquire>:
 80054ac:	4801      	ldr	r0, [pc, #4]	@ (80054b4 <__sfp_lock_acquire+0x8>)
 80054ae:	f000 ba7e 	b.w	80059ae <__retarget_lock_acquire_recursive>
 80054b2:	bf00      	nop
 80054b4:	200003dd 	.word	0x200003dd

080054b8 <__sfp_lock_release>:
 80054b8:	4801      	ldr	r0, [pc, #4]	@ (80054c0 <__sfp_lock_release+0x8>)
 80054ba:	f000 ba79 	b.w	80059b0 <__retarget_lock_release_recursive>
 80054be:	bf00      	nop
 80054c0:	200003dd 	.word	0x200003dd

080054c4 <__sinit>:
 80054c4:	b510      	push	{r4, lr}
 80054c6:	4604      	mov	r4, r0
 80054c8:	f7ff fff0 	bl	80054ac <__sfp_lock_acquire>
 80054cc:	6a23      	ldr	r3, [r4, #32]
 80054ce:	b11b      	cbz	r3, 80054d8 <__sinit+0x14>
 80054d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054d4:	f7ff bff0 	b.w	80054b8 <__sfp_lock_release>
 80054d8:	4b04      	ldr	r3, [pc, #16]	@ (80054ec <__sinit+0x28>)
 80054da:	6223      	str	r3, [r4, #32]
 80054dc:	4b04      	ldr	r3, [pc, #16]	@ (80054f0 <__sinit+0x2c>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1f5      	bne.n	80054d0 <__sinit+0xc>
 80054e4:	f7ff ffc4 	bl	8005470 <global_stdio_init.part.0>
 80054e8:	e7f2      	b.n	80054d0 <__sinit+0xc>
 80054ea:	bf00      	nop
 80054ec:	08005431 	.word	0x08005431
 80054f0:	200003d4 	.word	0x200003d4

080054f4 <_fwalk_sglue>:
 80054f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054f8:	4607      	mov	r7, r0
 80054fa:	4688      	mov	r8, r1
 80054fc:	4614      	mov	r4, r2
 80054fe:	2600      	movs	r6, #0
 8005500:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005504:	f1b9 0901 	subs.w	r9, r9, #1
 8005508:	d505      	bpl.n	8005516 <_fwalk_sglue+0x22>
 800550a:	6824      	ldr	r4, [r4, #0]
 800550c:	2c00      	cmp	r4, #0
 800550e:	d1f7      	bne.n	8005500 <_fwalk_sglue+0xc>
 8005510:	4630      	mov	r0, r6
 8005512:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005516:	89ab      	ldrh	r3, [r5, #12]
 8005518:	2b01      	cmp	r3, #1
 800551a:	d907      	bls.n	800552c <_fwalk_sglue+0x38>
 800551c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005520:	3301      	adds	r3, #1
 8005522:	d003      	beq.n	800552c <_fwalk_sglue+0x38>
 8005524:	4629      	mov	r1, r5
 8005526:	4638      	mov	r0, r7
 8005528:	47c0      	blx	r8
 800552a:	4306      	orrs	r6, r0
 800552c:	3568      	adds	r5, #104	@ 0x68
 800552e:	e7e9      	b.n	8005504 <_fwalk_sglue+0x10>

08005530 <iprintf>:
 8005530:	b40f      	push	{r0, r1, r2, r3}
 8005532:	b507      	push	{r0, r1, r2, lr}
 8005534:	4906      	ldr	r1, [pc, #24]	@ (8005550 <iprintf+0x20>)
 8005536:	ab04      	add	r3, sp, #16
 8005538:	6808      	ldr	r0, [r1, #0]
 800553a:	f853 2b04 	ldr.w	r2, [r3], #4
 800553e:	6881      	ldr	r1, [r0, #8]
 8005540:	9301      	str	r3, [sp, #4]
 8005542:	f000 fcdf 	bl	8005f04 <_vfiprintf_r>
 8005546:	b003      	add	sp, #12
 8005548:	f85d eb04 	ldr.w	lr, [sp], #4
 800554c:	b004      	add	sp, #16
 800554e:	4770      	bx	lr
 8005550:	2000004c 	.word	0x2000004c

08005554 <_puts_r>:
 8005554:	6a03      	ldr	r3, [r0, #32]
 8005556:	b570      	push	{r4, r5, r6, lr}
 8005558:	6884      	ldr	r4, [r0, #8]
 800555a:	4605      	mov	r5, r0
 800555c:	460e      	mov	r6, r1
 800555e:	b90b      	cbnz	r3, 8005564 <_puts_r+0x10>
 8005560:	f7ff ffb0 	bl	80054c4 <__sinit>
 8005564:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005566:	07db      	lsls	r3, r3, #31
 8005568:	d405      	bmi.n	8005576 <_puts_r+0x22>
 800556a:	89a3      	ldrh	r3, [r4, #12]
 800556c:	0598      	lsls	r0, r3, #22
 800556e:	d402      	bmi.n	8005576 <_puts_r+0x22>
 8005570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005572:	f000 fa1c 	bl	80059ae <__retarget_lock_acquire_recursive>
 8005576:	89a3      	ldrh	r3, [r4, #12]
 8005578:	0719      	lsls	r1, r3, #28
 800557a:	d502      	bpl.n	8005582 <_puts_r+0x2e>
 800557c:	6923      	ldr	r3, [r4, #16]
 800557e:	2b00      	cmp	r3, #0
 8005580:	d135      	bne.n	80055ee <_puts_r+0x9a>
 8005582:	4621      	mov	r1, r4
 8005584:	4628      	mov	r0, r5
 8005586:	f000 f8e7 	bl	8005758 <__swsetup_r>
 800558a:	b380      	cbz	r0, 80055ee <_puts_r+0x9a>
 800558c:	f04f 35ff 	mov.w	r5, #4294967295
 8005590:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005592:	07da      	lsls	r2, r3, #31
 8005594:	d405      	bmi.n	80055a2 <_puts_r+0x4e>
 8005596:	89a3      	ldrh	r3, [r4, #12]
 8005598:	059b      	lsls	r3, r3, #22
 800559a:	d402      	bmi.n	80055a2 <_puts_r+0x4e>
 800559c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800559e:	f000 fa07 	bl	80059b0 <__retarget_lock_release_recursive>
 80055a2:	4628      	mov	r0, r5
 80055a4:	bd70      	pop	{r4, r5, r6, pc}
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	da04      	bge.n	80055b4 <_puts_r+0x60>
 80055aa:	69a2      	ldr	r2, [r4, #24]
 80055ac:	429a      	cmp	r2, r3
 80055ae:	dc17      	bgt.n	80055e0 <_puts_r+0x8c>
 80055b0:	290a      	cmp	r1, #10
 80055b2:	d015      	beq.n	80055e0 <_puts_r+0x8c>
 80055b4:	6823      	ldr	r3, [r4, #0]
 80055b6:	1c5a      	adds	r2, r3, #1
 80055b8:	6022      	str	r2, [r4, #0]
 80055ba:	7019      	strb	r1, [r3, #0]
 80055bc:	68a3      	ldr	r3, [r4, #8]
 80055be:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055c2:	3b01      	subs	r3, #1
 80055c4:	60a3      	str	r3, [r4, #8]
 80055c6:	2900      	cmp	r1, #0
 80055c8:	d1ed      	bne.n	80055a6 <_puts_r+0x52>
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	da11      	bge.n	80055f2 <_puts_r+0x9e>
 80055ce:	4622      	mov	r2, r4
 80055d0:	210a      	movs	r1, #10
 80055d2:	4628      	mov	r0, r5
 80055d4:	f000 f881 	bl	80056da <__swbuf_r>
 80055d8:	3001      	adds	r0, #1
 80055da:	d0d7      	beq.n	800558c <_puts_r+0x38>
 80055dc:	250a      	movs	r5, #10
 80055de:	e7d7      	b.n	8005590 <_puts_r+0x3c>
 80055e0:	4622      	mov	r2, r4
 80055e2:	4628      	mov	r0, r5
 80055e4:	f000 f879 	bl	80056da <__swbuf_r>
 80055e8:	3001      	adds	r0, #1
 80055ea:	d1e7      	bne.n	80055bc <_puts_r+0x68>
 80055ec:	e7ce      	b.n	800558c <_puts_r+0x38>
 80055ee:	3e01      	subs	r6, #1
 80055f0:	e7e4      	b.n	80055bc <_puts_r+0x68>
 80055f2:	6823      	ldr	r3, [r4, #0]
 80055f4:	1c5a      	adds	r2, r3, #1
 80055f6:	6022      	str	r2, [r4, #0]
 80055f8:	220a      	movs	r2, #10
 80055fa:	701a      	strb	r2, [r3, #0]
 80055fc:	e7ee      	b.n	80055dc <_puts_r+0x88>
	...

08005600 <puts>:
 8005600:	4b02      	ldr	r3, [pc, #8]	@ (800560c <puts+0xc>)
 8005602:	4601      	mov	r1, r0
 8005604:	6818      	ldr	r0, [r3, #0]
 8005606:	f7ff bfa5 	b.w	8005554 <_puts_r>
 800560a:	bf00      	nop
 800560c:	2000004c 	.word	0x2000004c

08005610 <siprintf>:
 8005610:	b40e      	push	{r1, r2, r3}
 8005612:	b510      	push	{r4, lr}
 8005614:	b09d      	sub	sp, #116	@ 0x74
 8005616:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005618:	9002      	str	r0, [sp, #8]
 800561a:	9006      	str	r0, [sp, #24]
 800561c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005620:	480a      	ldr	r0, [pc, #40]	@ (800564c <siprintf+0x3c>)
 8005622:	9107      	str	r1, [sp, #28]
 8005624:	9104      	str	r1, [sp, #16]
 8005626:	490a      	ldr	r1, [pc, #40]	@ (8005650 <siprintf+0x40>)
 8005628:	f853 2b04 	ldr.w	r2, [r3], #4
 800562c:	9105      	str	r1, [sp, #20]
 800562e:	2400      	movs	r4, #0
 8005630:	a902      	add	r1, sp, #8
 8005632:	6800      	ldr	r0, [r0, #0]
 8005634:	9301      	str	r3, [sp, #4]
 8005636:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005638:	f000 fb3e 	bl	8005cb8 <_svfiprintf_r>
 800563c:	9b02      	ldr	r3, [sp, #8]
 800563e:	701c      	strb	r4, [r3, #0]
 8005640:	b01d      	add	sp, #116	@ 0x74
 8005642:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005646:	b003      	add	sp, #12
 8005648:	4770      	bx	lr
 800564a:	bf00      	nop
 800564c:	2000004c 	.word	0x2000004c
 8005650:	ffff0208 	.word	0xffff0208

08005654 <__sread>:
 8005654:	b510      	push	{r4, lr}
 8005656:	460c      	mov	r4, r1
 8005658:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800565c:	f000 f958 	bl	8005910 <_read_r>
 8005660:	2800      	cmp	r0, #0
 8005662:	bfab      	itete	ge
 8005664:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005666:	89a3      	ldrhlt	r3, [r4, #12]
 8005668:	181b      	addge	r3, r3, r0
 800566a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800566e:	bfac      	ite	ge
 8005670:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005672:	81a3      	strhlt	r3, [r4, #12]
 8005674:	bd10      	pop	{r4, pc}

08005676 <__swrite>:
 8005676:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800567a:	461f      	mov	r7, r3
 800567c:	898b      	ldrh	r3, [r1, #12]
 800567e:	05db      	lsls	r3, r3, #23
 8005680:	4605      	mov	r5, r0
 8005682:	460c      	mov	r4, r1
 8005684:	4616      	mov	r6, r2
 8005686:	d505      	bpl.n	8005694 <__swrite+0x1e>
 8005688:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800568c:	2302      	movs	r3, #2
 800568e:	2200      	movs	r2, #0
 8005690:	f000 f92c 	bl	80058ec <_lseek_r>
 8005694:	89a3      	ldrh	r3, [r4, #12]
 8005696:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800569a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800569e:	81a3      	strh	r3, [r4, #12]
 80056a0:	4632      	mov	r2, r6
 80056a2:	463b      	mov	r3, r7
 80056a4:	4628      	mov	r0, r5
 80056a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80056aa:	f000 b943 	b.w	8005934 <_write_r>

080056ae <__sseek>:
 80056ae:	b510      	push	{r4, lr}
 80056b0:	460c      	mov	r4, r1
 80056b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056b6:	f000 f919 	bl	80058ec <_lseek_r>
 80056ba:	1c43      	adds	r3, r0, #1
 80056bc:	89a3      	ldrh	r3, [r4, #12]
 80056be:	bf15      	itete	ne
 80056c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80056c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80056c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80056ca:	81a3      	strheq	r3, [r4, #12]
 80056cc:	bf18      	it	ne
 80056ce:	81a3      	strhne	r3, [r4, #12]
 80056d0:	bd10      	pop	{r4, pc}

080056d2 <__sclose>:
 80056d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056d6:	f000 b8f9 	b.w	80058cc <_close_r>

080056da <__swbuf_r>:
 80056da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056dc:	460e      	mov	r6, r1
 80056de:	4614      	mov	r4, r2
 80056e0:	4605      	mov	r5, r0
 80056e2:	b118      	cbz	r0, 80056ec <__swbuf_r+0x12>
 80056e4:	6a03      	ldr	r3, [r0, #32]
 80056e6:	b90b      	cbnz	r3, 80056ec <__swbuf_r+0x12>
 80056e8:	f7ff feec 	bl	80054c4 <__sinit>
 80056ec:	69a3      	ldr	r3, [r4, #24]
 80056ee:	60a3      	str	r3, [r4, #8]
 80056f0:	89a3      	ldrh	r3, [r4, #12]
 80056f2:	071a      	lsls	r2, r3, #28
 80056f4:	d501      	bpl.n	80056fa <__swbuf_r+0x20>
 80056f6:	6923      	ldr	r3, [r4, #16]
 80056f8:	b943      	cbnz	r3, 800570c <__swbuf_r+0x32>
 80056fa:	4621      	mov	r1, r4
 80056fc:	4628      	mov	r0, r5
 80056fe:	f000 f82b 	bl	8005758 <__swsetup_r>
 8005702:	b118      	cbz	r0, 800570c <__swbuf_r+0x32>
 8005704:	f04f 37ff 	mov.w	r7, #4294967295
 8005708:	4638      	mov	r0, r7
 800570a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800570c:	6823      	ldr	r3, [r4, #0]
 800570e:	6922      	ldr	r2, [r4, #16]
 8005710:	1a98      	subs	r0, r3, r2
 8005712:	6963      	ldr	r3, [r4, #20]
 8005714:	b2f6      	uxtb	r6, r6
 8005716:	4283      	cmp	r3, r0
 8005718:	4637      	mov	r7, r6
 800571a:	dc05      	bgt.n	8005728 <__swbuf_r+0x4e>
 800571c:	4621      	mov	r1, r4
 800571e:	4628      	mov	r0, r5
 8005720:	f000 ff18 	bl	8006554 <_fflush_r>
 8005724:	2800      	cmp	r0, #0
 8005726:	d1ed      	bne.n	8005704 <__swbuf_r+0x2a>
 8005728:	68a3      	ldr	r3, [r4, #8]
 800572a:	3b01      	subs	r3, #1
 800572c:	60a3      	str	r3, [r4, #8]
 800572e:	6823      	ldr	r3, [r4, #0]
 8005730:	1c5a      	adds	r2, r3, #1
 8005732:	6022      	str	r2, [r4, #0]
 8005734:	701e      	strb	r6, [r3, #0]
 8005736:	6962      	ldr	r2, [r4, #20]
 8005738:	1c43      	adds	r3, r0, #1
 800573a:	429a      	cmp	r2, r3
 800573c:	d004      	beq.n	8005748 <__swbuf_r+0x6e>
 800573e:	89a3      	ldrh	r3, [r4, #12]
 8005740:	07db      	lsls	r3, r3, #31
 8005742:	d5e1      	bpl.n	8005708 <__swbuf_r+0x2e>
 8005744:	2e0a      	cmp	r6, #10
 8005746:	d1df      	bne.n	8005708 <__swbuf_r+0x2e>
 8005748:	4621      	mov	r1, r4
 800574a:	4628      	mov	r0, r5
 800574c:	f000 ff02 	bl	8006554 <_fflush_r>
 8005750:	2800      	cmp	r0, #0
 8005752:	d0d9      	beq.n	8005708 <__swbuf_r+0x2e>
 8005754:	e7d6      	b.n	8005704 <__swbuf_r+0x2a>
	...

08005758 <__swsetup_r>:
 8005758:	b538      	push	{r3, r4, r5, lr}
 800575a:	4b29      	ldr	r3, [pc, #164]	@ (8005800 <__swsetup_r+0xa8>)
 800575c:	4605      	mov	r5, r0
 800575e:	6818      	ldr	r0, [r3, #0]
 8005760:	460c      	mov	r4, r1
 8005762:	b118      	cbz	r0, 800576c <__swsetup_r+0x14>
 8005764:	6a03      	ldr	r3, [r0, #32]
 8005766:	b90b      	cbnz	r3, 800576c <__swsetup_r+0x14>
 8005768:	f7ff feac 	bl	80054c4 <__sinit>
 800576c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005770:	0719      	lsls	r1, r3, #28
 8005772:	d422      	bmi.n	80057ba <__swsetup_r+0x62>
 8005774:	06da      	lsls	r2, r3, #27
 8005776:	d407      	bmi.n	8005788 <__swsetup_r+0x30>
 8005778:	2209      	movs	r2, #9
 800577a:	602a      	str	r2, [r5, #0]
 800577c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005780:	81a3      	strh	r3, [r4, #12]
 8005782:	f04f 30ff 	mov.w	r0, #4294967295
 8005786:	e033      	b.n	80057f0 <__swsetup_r+0x98>
 8005788:	0758      	lsls	r0, r3, #29
 800578a:	d512      	bpl.n	80057b2 <__swsetup_r+0x5a>
 800578c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800578e:	b141      	cbz	r1, 80057a2 <__swsetup_r+0x4a>
 8005790:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005794:	4299      	cmp	r1, r3
 8005796:	d002      	beq.n	800579e <__swsetup_r+0x46>
 8005798:	4628      	mov	r0, r5
 800579a:	f000 f931 	bl	8005a00 <_free_r>
 800579e:	2300      	movs	r3, #0
 80057a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80057a2:	89a3      	ldrh	r3, [r4, #12]
 80057a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80057a8:	81a3      	strh	r3, [r4, #12]
 80057aa:	2300      	movs	r3, #0
 80057ac:	6063      	str	r3, [r4, #4]
 80057ae:	6923      	ldr	r3, [r4, #16]
 80057b0:	6023      	str	r3, [r4, #0]
 80057b2:	89a3      	ldrh	r3, [r4, #12]
 80057b4:	f043 0308 	orr.w	r3, r3, #8
 80057b8:	81a3      	strh	r3, [r4, #12]
 80057ba:	6923      	ldr	r3, [r4, #16]
 80057bc:	b94b      	cbnz	r3, 80057d2 <__swsetup_r+0x7a>
 80057be:	89a3      	ldrh	r3, [r4, #12]
 80057c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057c8:	d003      	beq.n	80057d2 <__swsetup_r+0x7a>
 80057ca:	4621      	mov	r1, r4
 80057cc:	4628      	mov	r0, r5
 80057ce:	f000 ff21 	bl	8006614 <__smakebuf_r>
 80057d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057d6:	f013 0201 	ands.w	r2, r3, #1
 80057da:	d00a      	beq.n	80057f2 <__swsetup_r+0x9a>
 80057dc:	2200      	movs	r2, #0
 80057de:	60a2      	str	r2, [r4, #8]
 80057e0:	6962      	ldr	r2, [r4, #20]
 80057e2:	4252      	negs	r2, r2
 80057e4:	61a2      	str	r2, [r4, #24]
 80057e6:	6922      	ldr	r2, [r4, #16]
 80057e8:	b942      	cbnz	r2, 80057fc <__swsetup_r+0xa4>
 80057ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057ee:	d1c5      	bne.n	800577c <__swsetup_r+0x24>
 80057f0:	bd38      	pop	{r3, r4, r5, pc}
 80057f2:	0799      	lsls	r1, r3, #30
 80057f4:	bf58      	it	pl
 80057f6:	6962      	ldrpl	r2, [r4, #20]
 80057f8:	60a2      	str	r2, [r4, #8]
 80057fa:	e7f4      	b.n	80057e6 <__swsetup_r+0x8e>
 80057fc:	2000      	movs	r0, #0
 80057fe:	e7f7      	b.n	80057f0 <__swsetup_r+0x98>
 8005800:	2000004c 	.word	0x2000004c

08005804 <memset>:
 8005804:	4402      	add	r2, r0
 8005806:	4603      	mov	r3, r0
 8005808:	4293      	cmp	r3, r2
 800580a:	d100      	bne.n	800580e <memset+0xa>
 800580c:	4770      	bx	lr
 800580e:	f803 1b01 	strb.w	r1, [r3], #1
 8005812:	e7f9      	b.n	8005808 <memset+0x4>

08005814 <strtok>:
 8005814:	4b16      	ldr	r3, [pc, #88]	@ (8005870 <strtok+0x5c>)
 8005816:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800581a:	681f      	ldr	r7, [r3, #0]
 800581c:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800581e:	4605      	mov	r5, r0
 8005820:	460e      	mov	r6, r1
 8005822:	b9ec      	cbnz	r4, 8005860 <strtok+0x4c>
 8005824:	2050      	movs	r0, #80	@ 0x50
 8005826:	f000 f935 	bl	8005a94 <malloc>
 800582a:	4602      	mov	r2, r0
 800582c:	6478      	str	r0, [r7, #68]	@ 0x44
 800582e:	b920      	cbnz	r0, 800583a <strtok+0x26>
 8005830:	4b10      	ldr	r3, [pc, #64]	@ (8005874 <strtok+0x60>)
 8005832:	4811      	ldr	r0, [pc, #68]	@ (8005878 <strtok+0x64>)
 8005834:	215b      	movs	r1, #91	@ 0x5b
 8005836:	f000 f8c5 	bl	80059c4 <__assert_func>
 800583a:	e9c0 4400 	strd	r4, r4, [r0]
 800583e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8005842:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8005846:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800584a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800584e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8005852:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8005856:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800585a:	6184      	str	r4, [r0, #24]
 800585c:	7704      	strb	r4, [r0, #28]
 800585e:	6244      	str	r4, [r0, #36]	@ 0x24
 8005860:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005862:	4631      	mov	r1, r6
 8005864:	4628      	mov	r0, r5
 8005866:	2301      	movs	r3, #1
 8005868:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800586c:	f000 b806 	b.w	800587c <__strtok_r>
 8005870:	2000004c 	.word	0x2000004c
 8005874:	08006a19 	.word	0x08006a19
 8005878:	08006a30 	.word	0x08006a30

0800587c <__strtok_r>:
 800587c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800587e:	4604      	mov	r4, r0
 8005880:	b908      	cbnz	r0, 8005886 <__strtok_r+0xa>
 8005882:	6814      	ldr	r4, [r2, #0]
 8005884:	b144      	cbz	r4, 8005898 <__strtok_r+0x1c>
 8005886:	4620      	mov	r0, r4
 8005888:	f814 5b01 	ldrb.w	r5, [r4], #1
 800588c:	460f      	mov	r7, r1
 800588e:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005892:	b91e      	cbnz	r6, 800589c <__strtok_r+0x20>
 8005894:	b965      	cbnz	r5, 80058b0 <__strtok_r+0x34>
 8005896:	6015      	str	r5, [r2, #0]
 8005898:	2000      	movs	r0, #0
 800589a:	e005      	b.n	80058a8 <__strtok_r+0x2c>
 800589c:	42b5      	cmp	r5, r6
 800589e:	d1f6      	bne.n	800588e <__strtok_r+0x12>
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1f0      	bne.n	8005886 <__strtok_r+0xa>
 80058a4:	6014      	str	r4, [r2, #0]
 80058a6:	7003      	strb	r3, [r0, #0]
 80058a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80058aa:	461c      	mov	r4, r3
 80058ac:	e00c      	b.n	80058c8 <__strtok_r+0x4c>
 80058ae:	b91d      	cbnz	r5, 80058b8 <__strtok_r+0x3c>
 80058b0:	4627      	mov	r7, r4
 80058b2:	f814 3b01 	ldrb.w	r3, [r4], #1
 80058b6:	460e      	mov	r6, r1
 80058b8:	f816 5b01 	ldrb.w	r5, [r6], #1
 80058bc:	42ab      	cmp	r3, r5
 80058be:	d1f6      	bne.n	80058ae <__strtok_r+0x32>
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d0f2      	beq.n	80058aa <__strtok_r+0x2e>
 80058c4:	2300      	movs	r3, #0
 80058c6:	703b      	strb	r3, [r7, #0]
 80058c8:	6014      	str	r4, [r2, #0]
 80058ca:	e7ed      	b.n	80058a8 <__strtok_r+0x2c>

080058cc <_close_r>:
 80058cc:	b538      	push	{r3, r4, r5, lr}
 80058ce:	4d06      	ldr	r5, [pc, #24]	@ (80058e8 <_close_r+0x1c>)
 80058d0:	2300      	movs	r3, #0
 80058d2:	4604      	mov	r4, r0
 80058d4:	4608      	mov	r0, r1
 80058d6:	602b      	str	r3, [r5, #0]
 80058d8:	f7fb fdbc 	bl	8001454 <_close>
 80058dc:	1c43      	adds	r3, r0, #1
 80058de:	d102      	bne.n	80058e6 <_close_r+0x1a>
 80058e0:	682b      	ldr	r3, [r5, #0]
 80058e2:	b103      	cbz	r3, 80058e6 <_close_r+0x1a>
 80058e4:	6023      	str	r3, [r4, #0]
 80058e6:	bd38      	pop	{r3, r4, r5, pc}
 80058e8:	200003d8 	.word	0x200003d8

080058ec <_lseek_r>:
 80058ec:	b538      	push	{r3, r4, r5, lr}
 80058ee:	4d07      	ldr	r5, [pc, #28]	@ (800590c <_lseek_r+0x20>)
 80058f0:	4604      	mov	r4, r0
 80058f2:	4608      	mov	r0, r1
 80058f4:	4611      	mov	r1, r2
 80058f6:	2200      	movs	r2, #0
 80058f8:	602a      	str	r2, [r5, #0]
 80058fa:	461a      	mov	r2, r3
 80058fc:	f7fb fdd1 	bl	80014a2 <_lseek>
 8005900:	1c43      	adds	r3, r0, #1
 8005902:	d102      	bne.n	800590a <_lseek_r+0x1e>
 8005904:	682b      	ldr	r3, [r5, #0]
 8005906:	b103      	cbz	r3, 800590a <_lseek_r+0x1e>
 8005908:	6023      	str	r3, [r4, #0]
 800590a:	bd38      	pop	{r3, r4, r5, pc}
 800590c:	200003d8 	.word	0x200003d8

08005910 <_read_r>:
 8005910:	b538      	push	{r3, r4, r5, lr}
 8005912:	4d07      	ldr	r5, [pc, #28]	@ (8005930 <_read_r+0x20>)
 8005914:	4604      	mov	r4, r0
 8005916:	4608      	mov	r0, r1
 8005918:	4611      	mov	r1, r2
 800591a:	2200      	movs	r2, #0
 800591c:	602a      	str	r2, [r5, #0]
 800591e:	461a      	mov	r2, r3
 8005920:	f7fb fd5f 	bl	80013e2 <_read>
 8005924:	1c43      	adds	r3, r0, #1
 8005926:	d102      	bne.n	800592e <_read_r+0x1e>
 8005928:	682b      	ldr	r3, [r5, #0]
 800592a:	b103      	cbz	r3, 800592e <_read_r+0x1e>
 800592c:	6023      	str	r3, [r4, #0]
 800592e:	bd38      	pop	{r3, r4, r5, pc}
 8005930:	200003d8 	.word	0x200003d8

08005934 <_write_r>:
 8005934:	b538      	push	{r3, r4, r5, lr}
 8005936:	4d07      	ldr	r5, [pc, #28]	@ (8005954 <_write_r+0x20>)
 8005938:	4604      	mov	r4, r0
 800593a:	4608      	mov	r0, r1
 800593c:	4611      	mov	r1, r2
 800593e:	2200      	movs	r2, #0
 8005940:	602a      	str	r2, [r5, #0]
 8005942:	461a      	mov	r2, r3
 8005944:	f7fb fd6a 	bl	800141c <_write>
 8005948:	1c43      	adds	r3, r0, #1
 800594a:	d102      	bne.n	8005952 <_write_r+0x1e>
 800594c:	682b      	ldr	r3, [r5, #0]
 800594e:	b103      	cbz	r3, 8005952 <_write_r+0x1e>
 8005950:	6023      	str	r3, [r4, #0]
 8005952:	bd38      	pop	{r3, r4, r5, pc}
 8005954:	200003d8 	.word	0x200003d8

08005958 <__errno>:
 8005958:	4b01      	ldr	r3, [pc, #4]	@ (8005960 <__errno+0x8>)
 800595a:	6818      	ldr	r0, [r3, #0]
 800595c:	4770      	bx	lr
 800595e:	bf00      	nop
 8005960:	2000004c 	.word	0x2000004c

08005964 <__libc_init_array>:
 8005964:	b570      	push	{r4, r5, r6, lr}
 8005966:	4d0d      	ldr	r5, [pc, #52]	@ (800599c <__libc_init_array+0x38>)
 8005968:	4c0d      	ldr	r4, [pc, #52]	@ (80059a0 <__libc_init_array+0x3c>)
 800596a:	1b64      	subs	r4, r4, r5
 800596c:	10a4      	asrs	r4, r4, #2
 800596e:	2600      	movs	r6, #0
 8005970:	42a6      	cmp	r6, r4
 8005972:	d109      	bne.n	8005988 <__libc_init_array+0x24>
 8005974:	4d0b      	ldr	r5, [pc, #44]	@ (80059a4 <__libc_init_array+0x40>)
 8005976:	4c0c      	ldr	r4, [pc, #48]	@ (80059a8 <__libc_init_array+0x44>)
 8005978:	f000 ff64 	bl	8006844 <_init>
 800597c:	1b64      	subs	r4, r4, r5
 800597e:	10a4      	asrs	r4, r4, #2
 8005980:	2600      	movs	r6, #0
 8005982:	42a6      	cmp	r6, r4
 8005984:	d105      	bne.n	8005992 <__libc_init_array+0x2e>
 8005986:	bd70      	pop	{r4, r5, r6, pc}
 8005988:	f855 3b04 	ldr.w	r3, [r5], #4
 800598c:	4798      	blx	r3
 800598e:	3601      	adds	r6, #1
 8005990:	e7ee      	b.n	8005970 <__libc_init_array+0xc>
 8005992:	f855 3b04 	ldr.w	r3, [r5], #4
 8005996:	4798      	blx	r3
 8005998:	3601      	adds	r6, #1
 800599a:	e7f2      	b.n	8005982 <__libc_init_array+0x1e>
 800599c:	08006b04 	.word	0x08006b04
 80059a0:	08006b04 	.word	0x08006b04
 80059a4:	08006b04 	.word	0x08006b04
 80059a8:	08006b08 	.word	0x08006b08

080059ac <__retarget_lock_init_recursive>:
 80059ac:	4770      	bx	lr

080059ae <__retarget_lock_acquire_recursive>:
 80059ae:	4770      	bx	lr

080059b0 <__retarget_lock_release_recursive>:
 80059b0:	4770      	bx	lr

080059b2 <strcpy>:
 80059b2:	4603      	mov	r3, r0
 80059b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80059b8:	f803 2b01 	strb.w	r2, [r3], #1
 80059bc:	2a00      	cmp	r2, #0
 80059be:	d1f9      	bne.n	80059b4 <strcpy+0x2>
 80059c0:	4770      	bx	lr
	...

080059c4 <__assert_func>:
 80059c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80059c6:	4614      	mov	r4, r2
 80059c8:	461a      	mov	r2, r3
 80059ca:	4b09      	ldr	r3, [pc, #36]	@ (80059f0 <__assert_func+0x2c>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4605      	mov	r5, r0
 80059d0:	68d8      	ldr	r0, [r3, #12]
 80059d2:	b14c      	cbz	r4, 80059e8 <__assert_func+0x24>
 80059d4:	4b07      	ldr	r3, [pc, #28]	@ (80059f4 <__assert_func+0x30>)
 80059d6:	9100      	str	r1, [sp, #0]
 80059d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80059dc:	4906      	ldr	r1, [pc, #24]	@ (80059f8 <__assert_func+0x34>)
 80059de:	462b      	mov	r3, r5
 80059e0:	f000 fde0 	bl	80065a4 <fiprintf>
 80059e4:	f000 feac 	bl	8006740 <abort>
 80059e8:	4b04      	ldr	r3, [pc, #16]	@ (80059fc <__assert_func+0x38>)
 80059ea:	461c      	mov	r4, r3
 80059ec:	e7f3      	b.n	80059d6 <__assert_func+0x12>
 80059ee:	bf00      	nop
 80059f0:	2000004c 	.word	0x2000004c
 80059f4:	08006a8a 	.word	0x08006a8a
 80059f8:	08006a97 	.word	0x08006a97
 80059fc:	08006ac5 	.word	0x08006ac5

08005a00 <_free_r>:
 8005a00:	b538      	push	{r3, r4, r5, lr}
 8005a02:	4605      	mov	r5, r0
 8005a04:	2900      	cmp	r1, #0
 8005a06:	d041      	beq.n	8005a8c <_free_r+0x8c>
 8005a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a0c:	1f0c      	subs	r4, r1, #4
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	bfb8      	it	lt
 8005a12:	18e4      	addlt	r4, r4, r3
 8005a14:	f000 f8e8 	bl	8005be8 <__malloc_lock>
 8005a18:	4a1d      	ldr	r2, [pc, #116]	@ (8005a90 <_free_r+0x90>)
 8005a1a:	6813      	ldr	r3, [r2, #0]
 8005a1c:	b933      	cbnz	r3, 8005a2c <_free_r+0x2c>
 8005a1e:	6063      	str	r3, [r4, #4]
 8005a20:	6014      	str	r4, [r2, #0]
 8005a22:	4628      	mov	r0, r5
 8005a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a28:	f000 b8e4 	b.w	8005bf4 <__malloc_unlock>
 8005a2c:	42a3      	cmp	r3, r4
 8005a2e:	d908      	bls.n	8005a42 <_free_r+0x42>
 8005a30:	6820      	ldr	r0, [r4, #0]
 8005a32:	1821      	adds	r1, r4, r0
 8005a34:	428b      	cmp	r3, r1
 8005a36:	bf01      	itttt	eq
 8005a38:	6819      	ldreq	r1, [r3, #0]
 8005a3a:	685b      	ldreq	r3, [r3, #4]
 8005a3c:	1809      	addeq	r1, r1, r0
 8005a3e:	6021      	streq	r1, [r4, #0]
 8005a40:	e7ed      	b.n	8005a1e <_free_r+0x1e>
 8005a42:	461a      	mov	r2, r3
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	b10b      	cbz	r3, 8005a4c <_free_r+0x4c>
 8005a48:	42a3      	cmp	r3, r4
 8005a4a:	d9fa      	bls.n	8005a42 <_free_r+0x42>
 8005a4c:	6811      	ldr	r1, [r2, #0]
 8005a4e:	1850      	adds	r0, r2, r1
 8005a50:	42a0      	cmp	r0, r4
 8005a52:	d10b      	bne.n	8005a6c <_free_r+0x6c>
 8005a54:	6820      	ldr	r0, [r4, #0]
 8005a56:	4401      	add	r1, r0
 8005a58:	1850      	adds	r0, r2, r1
 8005a5a:	4283      	cmp	r3, r0
 8005a5c:	6011      	str	r1, [r2, #0]
 8005a5e:	d1e0      	bne.n	8005a22 <_free_r+0x22>
 8005a60:	6818      	ldr	r0, [r3, #0]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	6053      	str	r3, [r2, #4]
 8005a66:	4408      	add	r0, r1
 8005a68:	6010      	str	r0, [r2, #0]
 8005a6a:	e7da      	b.n	8005a22 <_free_r+0x22>
 8005a6c:	d902      	bls.n	8005a74 <_free_r+0x74>
 8005a6e:	230c      	movs	r3, #12
 8005a70:	602b      	str	r3, [r5, #0]
 8005a72:	e7d6      	b.n	8005a22 <_free_r+0x22>
 8005a74:	6820      	ldr	r0, [r4, #0]
 8005a76:	1821      	adds	r1, r4, r0
 8005a78:	428b      	cmp	r3, r1
 8005a7a:	bf04      	itt	eq
 8005a7c:	6819      	ldreq	r1, [r3, #0]
 8005a7e:	685b      	ldreq	r3, [r3, #4]
 8005a80:	6063      	str	r3, [r4, #4]
 8005a82:	bf04      	itt	eq
 8005a84:	1809      	addeq	r1, r1, r0
 8005a86:	6021      	streq	r1, [r4, #0]
 8005a88:	6054      	str	r4, [r2, #4]
 8005a8a:	e7ca      	b.n	8005a22 <_free_r+0x22>
 8005a8c:	bd38      	pop	{r3, r4, r5, pc}
 8005a8e:	bf00      	nop
 8005a90:	200003e4 	.word	0x200003e4

08005a94 <malloc>:
 8005a94:	4b02      	ldr	r3, [pc, #8]	@ (8005aa0 <malloc+0xc>)
 8005a96:	4601      	mov	r1, r0
 8005a98:	6818      	ldr	r0, [r3, #0]
 8005a9a:	f000 b825 	b.w	8005ae8 <_malloc_r>
 8005a9e:	bf00      	nop
 8005aa0:	2000004c 	.word	0x2000004c

08005aa4 <sbrk_aligned>:
 8005aa4:	b570      	push	{r4, r5, r6, lr}
 8005aa6:	4e0f      	ldr	r6, [pc, #60]	@ (8005ae4 <sbrk_aligned+0x40>)
 8005aa8:	460c      	mov	r4, r1
 8005aaa:	6831      	ldr	r1, [r6, #0]
 8005aac:	4605      	mov	r5, r0
 8005aae:	b911      	cbnz	r1, 8005ab6 <sbrk_aligned+0x12>
 8005ab0:	f000 fe28 	bl	8006704 <_sbrk_r>
 8005ab4:	6030      	str	r0, [r6, #0]
 8005ab6:	4621      	mov	r1, r4
 8005ab8:	4628      	mov	r0, r5
 8005aba:	f000 fe23 	bl	8006704 <_sbrk_r>
 8005abe:	1c43      	adds	r3, r0, #1
 8005ac0:	d103      	bne.n	8005aca <sbrk_aligned+0x26>
 8005ac2:	f04f 34ff 	mov.w	r4, #4294967295
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	bd70      	pop	{r4, r5, r6, pc}
 8005aca:	1cc4      	adds	r4, r0, #3
 8005acc:	f024 0403 	bic.w	r4, r4, #3
 8005ad0:	42a0      	cmp	r0, r4
 8005ad2:	d0f8      	beq.n	8005ac6 <sbrk_aligned+0x22>
 8005ad4:	1a21      	subs	r1, r4, r0
 8005ad6:	4628      	mov	r0, r5
 8005ad8:	f000 fe14 	bl	8006704 <_sbrk_r>
 8005adc:	3001      	adds	r0, #1
 8005ade:	d1f2      	bne.n	8005ac6 <sbrk_aligned+0x22>
 8005ae0:	e7ef      	b.n	8005ac2 <sbrk_aligned+0x1e>
 8005ae2:	bf00      	nop
 8005ae4:	200003e0 	.word	0x200003e0

08005ae8 <_malloc_r>:
 8005ae8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005aec:	1ccd      	adds	r5, r1, #3
 8005aee:	f025 0503 	bic.w	r5, r5, #3
 8005af2:	3508      	adds	r5, #8
 8005af4:	2d0c      	cmp	r5, #12
 8005af6:	bf38      	it	cc
 8005af8:	250c      	movcc	r5, #12
 8005afa:	2d00      	cmp	r5, #0
 8005afc:	4606      	mov	r6, r0
 8005afe:	db01      	blt.n	8005b04 <_malloc_r+0x1c>
 8005b00:	42a9      	cmp	r1, r5
 8005b02:	d904      	bls.n	8005b0e <_malloc_r+0x26>
 8005b04:	230c      	movs	r3, #12
 8005b06:	6033      	str	r3, [r6, #0]
 8005b08:	2000      	movs	r0, #0
 8005b0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b0e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005be4 <_malloc_r+0xfc>
 8005b12:	f000 f869 	bl	8005be8 <__malloc_lock>
 8005b16:	f8d8 3000 	ldr.w	r3, [r8]
 8005b1a:	461c      	mov	r4, r3
 8005b1c:	bb44      	cbnz	r4, 8005b70 <_malloc_r+0x88>
 8005b1e:	4629      	mov	r1, r5
 8005b20:	4630      	mov	r0, r6
 8005b22:	f7ff ffbf 	bl	8005aa4 <sbrk_aligned>
 8005b26:	1c43      	adds	r3, r0, #1
 8005b28:	4604      	mov	r4, r0
 8005b2a:	d158      	bne.n	8005bde <_malloc_r+0xf6>
 8005b2c:	f8d8 4000 	ldr.w	r4, [r8]
 8005b30:	4627      	mov	r7, r4
 8005b32:	2f00      	cmp	r7, #0
 8005b34:	d143      	bne.n	8005bbe <_malloc_r+0xd6>
 8005b36:	2c00      	cmp	r4, #0
 8005b38:	d04b      	beq.n	8005bd2 <_malloc_r+0xea>
 8005b3a:	6823      	ldr	r3, [r4, #0]
 8005b3c:	4639      	mov	r1, r7
 8005b3e:	4630      	mov	r0, r6
 8005b40:	eb04 0903 	add.w	r9, r4, r3
 8005b44:	f000 fdde 	bl	8006704 <_sbrk_r>
 8005b48:	4581      	cmp	r9, r0
 8005b4a:	d142      	bne.n	8005bd2 <_malloc_r+0xea>
 8005b4c:	6821      	ldr	r1, [r4, #0]
 8005b4e:	1a6d      	subs	r5, r5, r1
 8005b50:	4629      	mov	r1, r5
 8005b52:	4630      	mov	r0, r6
 8005b54:	f7ff ffa6 	bl	8005aa4 <sbrk_aligned>
 8005b58:	3001      	adds	r0, #1
 8005b5a:	d03a      	beq.n	8005bd2 <_malloc_r+0xea>
 8005b5c:	6823      	ldr	r3, [r4, #0]
 8005b5e:	442b      	add	r3, r5
 8005b60:	6023      	str	r3, [r4, #0]
 8005b62:	f8d8 3000 	ldr.w	r3, [r8]
 8005b66:	685a      	ldr	r2, [r3, #4]
 8005b68:	bb62      	cbnz	r2, 8005bc4 <_malloc_r+0xdc>
 8005b6a:	f8c8 7000 	str.w	r7, [r8]
 8005b6e:	e00f      	b.n	8005b90 <_malloc_r+0xa8>
 8005b70:	6822      	ldr	r2, [r4, #0]
 8005b72:	1b52      	subs	r2, r2, r5
 8005b74:	d420      	bmi.n	8005bb8 <_malloc_r+0xd0>
 8005b76:	2a0b      	cmp	r2, #11
 8005b78:	d917      	bls.n	8005baa <_malloc_r+0xc2>
 8005b7a:	1961      	adds	r1, r4, r5
 8005b7c:	42a3      	cmp	r3, r4
 8005b7e:	6025      	str	r5, [r4, #0]
 8005b80:	bf18      	it	ne
 8005b82:	6059      	strne	r1, [r3, #4]
 8005b84:	6863      	ldr	r3, [r4, #4]
 8005b86:	bf08      	it	eq
 8005b88:	f8c8 1000 	streq.w	r1, [r8]
 8005b8c:	5162      	str	r2, [r4, r5]
 8005b8e:	604b      	str	r3, [r1, #4]
 8005b90:	4630      	mov	r0, r6
 8005b92:	f000 f82f 	bl	8005bf4 <__malloc_unlock>
 8005b96:	f104 000b 	add.w	r0, r4, #11
 8005b9a:	1d23      	adds	r3, r4, #4
 8005b9c:	f020 0007 	bic.w	r0, r0, #7
 8005ba0:	1ac2      	subs	r2, r0, r3
 8005ba2:	bf1c      	itt	ne
 8005ba4:	1a1b      	subne	r3, r3, r0
 8005ba6:	50a3      	strne	r3, [r4, r2]
 8005ba8:	e7af      	b.n	8005b0a <_malloc_r+0x22>
 8005baa:	6862      	ldr	r2, [r4, #4]
 8005bac:	42a3      	cmp	r3, r4
 8005bae:	bf0c      	ite	eq
 8005bb0:	f8c8 2000 	streq.w	r2, [r8]
 8005bb4:	605a      	strne	r2, [r3, #4]
 8005bb6:	e7eb      	b.n	8005b90 <_malloc_r+0xa8>
 8005bb8:	4623      	mov	r3, r4
 8005bba:	6864      	ldr	r4, [r4, #4]
 8005bbc:	e7ae      	b.n	8005b1c <_malloc_r+0x34>
 8005bbe:	463c      	mov	r4, r7
 8005bc0:	687f      	ldr	r7, [r7, #4]
 8005bc2:	e7b6      	b.n	8005b32 <_malloc_r+0x4a>
 8005bc4:	461a      	mov	r2, r3
 8005bc6:	685b      	ldr	r3, [r3, #4]
 8005bc8:	42a3      	cmp	r3, r4
 8005bca:	d1fb      	bne.n	8005bc4 <_malloc_r+0xdc>
 8005bcc:	2300      	movs	r3, #0
 8005bce:	6053      	str	r3, [r2, #4]
 8005bd0:	e7de      	b.n	8005b90 <_malloc_r+0xa8>
 8005bd2:	230c      	movs	r3, #12
 8005bd4:	6033      	str	r3, [r6, #0]
 8005bd6:	4630      	mov	r0, r6
 8005bd8:	f000 f80c 	bl	8005bf4 <__malloc_unlock>
 8005bdc:	e794      	b.n	8005b08 <_malloc_r+0x20>
 8005bde:	6005      	str	r5, [r0, #0]
 8005be0:	e7d6      	b.n	8005b90 <_malloc_r+0xa8>
 8005be2:	bf00      	nop
 8005be4:	200003e4 	.word	0x200003e4

08005be8 <__malloc_lock>:
 8005be8:	4801      	ldr	r0, [pc, #4]	@ (8005bf0 <__malloc_lock+0x8>)
 8005bea:	f7ff bee0 	b.w	80059ae <__retarget_lock_acquire_recursive>
 8005bee:	bf00      	nop
 8005bf0:	200003dc 	.word	0x200003dc

08005bf4 <__malloc_unlock>:
 8005bf4:	4801      	ldr	r0, [pc, #4]	@ (8005bfc <__malloc_unlock+0x8>)
 8005bf6:	f7ff bedb 	b.w	80059b0 <__retarget_lock_release_recursive>
 8005bfa:	bf00      	nop
 8005bfc:	200003dc 	.word	0x200003dc

08005c00 <__ssputs_r>:
 8005c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c04:	688e      	ldr	r6, [r1, #8]
 8005c06:	461f      	mov	r7, r3
 8005c08:	42be      	cmp	r6, r7
 8005c0a:	680b      	ldr	r3, [r1, #0]
 8005c0c:	4682      	mov	sl, r0
 8005c0e:	460c      	mov	r4, r1
 8005c10:	4690      	mov	r8, r2
 8005c12:	d82d      	bhi.n	8005c70 <__ssputs_r+0x70>
 8005c14:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c18:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005c1c:	d026      	beq.n	8005c6c <__ssputs_r+0x6c>
 8005c1e:	6965      	ldr	r5, [r4, #20]
 8005c20:	6909      	ldr	r1, [r1, #16]
 8005c22:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c26:	eba3 0901 	sub.w	r9, r3, r1
 8005c2a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c2e:	1c7b      	adds	r3, r7, #1
 8005c30:	444b      	add	r3, r9
 8005c32:	106d      	asrs	r5, r5, #1
 8005c34:	429d      	cmp	r5, r3
 8005c36:	bf38      	it	cc
 8005c38:	461d      	movcc	r5, r3
 8005c3a:	0553      	lsls	r3, r2, #21
 8005c3c:	d527      	bpl.n	8005c8e <__ssputs_r+0x8e>
 8005c3e:	4629      	mov	r1, r5
 8005c40:	f7ff ff52 	bl	8005ae8 <_malloc_r>
 8005c44:	4606      	mov	r6, r0
 8005c46:	b360      	cbz	r0, 8005ca2 <__ssputs_r+0xa2>
 8005c48:	6921      	ldr	r1, [r4, #16]
 8005c4a:	464a      	mov	r2, r9
 8005c4c:	f000 fd6a 	bl	8006724 <memcpy>
 8005c50:	89a3      	ldrh	r3, [r4, #12]
 8005c52:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005c56:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005c5a:	81a3      	strh	r3, [r4, #12]
 8005c5c:	6126      	str	r6, [r4, #16]
 8005c5e:	6165      	str	r5, [r4, #20]
 8005c60:	444e      	add	r6, r9
 8005c62:	eba5 0509 	sub.w	r5, r5, r9
 8005c66:	6026      	str	r6, [r4, #0]
 8005c68:	60a5      	str	r5, [r4, #8]
 8005c6a:	463e      	mov	r6, r7
 8005c6c:	42be      	cmp	r6, r7
 8005c6e:	d900      	bls.n	8005c72 <__ssputs_r+0x72>
 8005c70:	463e      	mov	r6, r7
 8005c72:	6820      	ldr	r0, [r4, #0]
 8005c74:	4632      	mov	r2, r6
 8005c76:	4641      	mov	r1, r8
 8005c78:	f000 fd08 	bl	800668c <memmove>
 8005c7c:	68a3      	ldr	r3, [r4, #8]
 8005c7e:	1b9b      	subs	r3, r3, r6
 8005c80:	60a3      	str	r3, [r4, #8]
 8005c82:	6823      	ldr	r3, [r4, #0]
 8005c84:	4433      	add	r3, r6
 8005c86:	6023      	str	r3, [r4, #0]
 8005c88:	2000      	movs	r0, #0
 8005c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c8e:	462a      	mov	r2, r5
 8005c90:	f000 fd5d 	bl	800674e <_realloc_r>
 8005c94:	4606      	mov	r6, r0
 8005c96:	2800      	cmp	r0, #0
 8005c98:	d1e0      	bne.n	8005c5c <__ssputs_r+0x5c>
 8005c9a:	6921      	ldr	r1, [r4, #16]
 8005c9c:	4650      	mov	r0, sl
 8005c9e:	f7ff feaf 	bl	8005a00 <_free_r>
 8005ca2:	230c      	movs	r3, #12
 8005ca4:	f8ca 3000 	str.w	r3, [sl]
 8005ca8:	89a3      	ldrh	r3, [r4, #12]
 8005caa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cae:	81a3      	strh	r3, [r4, #12]
 8005cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8005cb4:	e7e9      	b.n	8005c8a <__ssputs_r+0x8a>
	...

08005cb8 <_svfiprintf_r>:
 8005cb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cbc:	4698      	mov	r8, r3
 8005cbe:	898b      	ldrh	r3, [r1, #12]
 8005cc0:	061b      	lsls	r3, r3, #24
 8005cc2:	b09d      	sub	sp, #116	@ 0x74
 8005cc4:	4607      	mov	r7, r0
 8005cc6:	460d      	mov	r5, r1
 8005cc8:	4614      	mov	r4, r2
 8005cca:	d510      	bpl.n	8005cee <_svfiprintf_r+0x36>
 8005ccc:	690b      	ldr	r3, [r1, #16]
 8005cce:	b973      	cbnz	r3, 8005cee <_svfiprintf_r+0x36>
 8005cd0:	2140      	movs	r1, #64	@ 0x40
 8005cd2:	f7ff ff09 	bl	8005ae8 <_malloc_r>
 8005cd6:	6028      	str	r0, [r5, #0]
 8005cd8:	6128      	str	r0, [r5, #16]
 8005cda:	b930      	cbnz	r0, 8005cea <_svfiprintf_r+0x32>
 8005cdc:	230c      	movs	r3, #12
 8005cde:	603b      	str	r3, [r7, #0]
 8005ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce4:	b01d      	add	sp, #116	@ 0x74
 8005ce6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cea:	2340      	movs	r3, #64	@ 0x40
 8005cec:	616b      	str	r3, [r5, #20]
 8005cee:	2300      	movs	r3, #0
 8005cf0:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cf2:	2320      	movs	r3, #32
 8005cf4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005cf8:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cfc:	2330      	movs	r3, #48	@ 0x30
 8005cfe:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005e9c <_svfiprintf_r+0x1e4>
 8005d02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d06:	f04f 0901 	mov.w	r9, #1
 8005d0a:	4623      	mov	r3, r4
 8005d0c:	469a      	mov	sl, r3
 8005d0e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d12:	b10a      	cbz	r2, 8005d18 <_svfiprintf_r+0x60>
 8005d14:	2a25      	cmp	r2, #37	@ 0x25
 8005d16:	d1f9      	bne.n	8005d0c <_svfiprintf_r+0x54>
 8005d18:	ebba 0b04 	subs.w	fp, sl, r4
 8005d1c:	d00b      	beq.n	8005d36 <_svfiprintf_r+0x7e>
 8005d1e:	465b      	mov	r3, fp
 8005d20:	4622      	mov	r2, r4
 8005d22:	4629      	mov	r1, r5
 8005d24:	4638      	mov	r0, r7
 8005d26:	f7ff ff6b 	bl	8005c00 <__ssputs_r>
 8005d2a:	3001      	adds	r0, #1
 8005d2c:	f000 80a7 	beq.w	8005e7e <_svfiprintf_r+0x1c6>
 8005d30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d32:	445a      	add	r2, fp
 8005d34:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d36:	f89a 3000 	ldrb.w	r3, [sl]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	f000 809f 	beq.w	8005e7e <_svfiprintf_r+0x1c6>
 8005d40:	2300      	movs	r3, #0
 8005d42:	f04f 32ff 	mov.w	r2, #4294967295
 8005d46:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d4a:	f10a 0a01 	add.w	sl, sl, #1
 8005d4e:	9304      	str	r3, [sp, #16]
 8005d50:	9307      	str	r3, [sp, #28]
 8005d52:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005d56:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d58:	4654      	mov	r4, sl
 8005d5a:	2205      	movs	r2, #5
 8005d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d60:	484e      	ldr	r0, [pc, #312]	@ (8005e9c <_svfiprintf_r+0x1e4>)
 8005d62:	f7fa fa55 	bl	8000210 <memchr>
 8005d66:	9a04      	ldr	r2, [sp, #16]
 8005d68:	b9d8      	cbnz	r0, 8005da2 <_svfiprintf_r+0xea>
 8005d6a:	06d0      	lsls	r0, r2, #27
 8005d6c:	bf44      	itt	mi
 8005d6e:	2320      	movmi	r3, #32
 8005d70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d74:	0711      	lsls	r1, r2, #28
 8005d76:	bf44      	itt	mi
 8005d78:	232b      	movmi	r3, #43	@ 0x2b
 8005d7a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d7e:	f89a 3000 	ldrb.w	r3, [sl]
 8005d82:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d84:	d015      	beq.n	8005db2 <_svfiprintf_r+0xfa>
 8005d86:	9a07      	ldr	r2, [sp, #28]
 8005d88:	4654      	mov	r4, sl
 8005d8a:	2000      	movs	r0, #0
 8005d8c:	f04f 0c0a 	mov.w	ip, #10
 8005d90:	4621      	mov	r1, r4
 8005d92:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d96:	3b30      	subs	r3, #48	@ 0x30
 8005d98:	2b09      	cmp	r3, #9
 8005d9a:	d94b      	bls.n	8005e34 <_svfiprintf_r+0x17c>
 8005d9c:	b1b0      	cbz	r0, 8005dcc <_svfiprintf_r+0x114>
 8005d9e:	9207      	str	r2, [sp, #28]
 8005da0:	e014      	b.n	8005dcc <_svfiprintf_r+0x114>
 8005da2:	eba0 0308 	sub.w	r3, r0, r8
 8005da6:	fa09 f303 	lsl.w	r3, r9, r3
 8005daa:	4313      	orrs	r3, r2
 8005dac:	9304      	str	r3, [sp, #16]
 8005dae:	46a2      	mov	sl, r4
 8005db0:	e7d2      	b.n	8005d58 <_svfiprintf_r+0xa0>
 8005db2:	9b03      	ldr	r3, [sp, #12]
 8005db4:	1d19      	adds	r1, r3, #4
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	9103      	str	r1, [sp, #12]
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	bfbb      	ittet	lt
 8005dbe:	425b      	neglt	r3, r3
 8005dc0:	f042 0202 	orrlt.w	r2, r2, #2
 8005dc4:	9307      	strge	r3, [sp, #28]
 8005dc6:	9307      	strlt	r3, [sp, #28]
 8005dc8:	bfb8      	it	lt
 8005dca:	9204      	strlt	r2, [sp, #16]
 8005dcc:	7823      	ldrb	r3, [r4, #0]
 8005dce:	2b2e      	cmp	r3, #46	@ 0x2e
 8005dd0:	d10a      	bne.n	8005de8 <_svfiprintf_r+0x130>
 8005dd2:	7863      	ldrb	r3, [r4, #1]
 8005dd4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005dd6:	d132      	bne.n	8005e3e <_svfiprintf_r+0x186>
 8005dd8:	9b03      	ldr	r3, [sp, #12]
 8005dda:	1d1a      	adds	r2, r3, #4
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	9203      	str	r2, [sp, #12]
 8005de0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005de4:	3402      	adds	r4, #2
 8005de6:	9305      	str	r3, [sp, #20]
 8005de8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005eac <_svfiprintf_r+0x1f4>
 8005dec:	7821      	ldrb	r1, [r4, #0]
 8005dee:	2203      	movs	r2, #3
 8005df0:	4650      	mov	r0, sl
 8005df2:	f7fa fa0d 	bl	8000210 <memchr>
 8005df6:	b138      	cbz	r0, 8005e08 <_svfiprintf_r+0x150>
 8005df8:	9b04      	ldr	r3, [sp, #16]
 8005dfa:	eba0 000a 	sub.w	r0, r0, sl
 8005dfe:	2240      	movs	r2, #64	@ 0x40
 8005e00:	4082      	lsls	r2, r0
 8005e02:	4313      	orrs	r3, r2
 8005e04:	3401      	adds	r4, #1
 8005e06:	9304      	str	r3, [sp, #16]
 8005e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e0c:	4824      	ldr	r0, [pc, #144]	@ (8005ea0 <_svfiprintf_r+0x1e8>)
 8005e0e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e12:	2206      	movs	r2, #6
 8005e14:	f7fa f9fc 	bl	8000210 <memchr>
 8005e18:	2800      	cmp	r0, #0
 8005e1a:	d036      	beq.n	8005e8a <_svfiprintf_r+0x1d2>
 8005e1c:	4b21      	ldr	r3, [pc, #132]	@ (8005ea4 <_svfiprintf_r+0x1ec>)
 8005e1e:	bb1b      	cbnz	r3, 8005e68 <_svfiprintf_r+0x1b0>
 8005e20:	9b03      	ldr	r3, [sp, #12]
 8005e22:	3307      	adds	r3, #7
 8005e24:	f023 0307 	bic.w	r3, r3, #7
 8005e28:	3308      	adds	r3, #8
 8005e2a:	9303      	str	r3, [sp, #12]
 8005e2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e2e:	4433      	add	r3, r6
 8005e30:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e32:	e76a      	b.n	8005d0a <_svfiprintf_r+0x52>
 8005e34:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e38:	460c      	mov	r4, r1
 8005e3a:	2001      	movs	r0, #1
 8005e3c:	e7a8      	b.n	8005d90 <_svfiprintf_r+0xd8>
 8005e3e:	2300      	movs	r3, #0
 8005e40:	3401      	adds	r4, #1
 8005e42:	9305      	str	r3, [sp, #20]
 8005e44:	4619      	mov	r1, r3
 8005e46:	f04f 0c0a 	mov.w	ip, #10
 8005e4a:	4620      	mov	r0, r4
 8005e4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e50:	3a30      	subs	r2, #48	@ 0x30
 8005e52:	2a09      	cmp	r2, #9
 8005e54:	d903      	bls.n	8005e5e <_svfiprintf_r+0x1a6>
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0c6      	beq.n	8005de8 <_svfiprintf_r+0x130>
 8005e5a:	9105      	str	r1, [sp, #20]
 8005e5c:	e7c4      	b.n	8005de8 <_svfiprintf_r+0x130>
 8005e5e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e62:	4604      	mov	r4, r0
 8005e64:	2301      	movs	r3, #1
 8005e66:	e7f0      	b.n	8005e4a <_svfiprintf_r+0x192>
 8005e68:	ab03      	add	r3, sp, #12
 8005e6a:	9300      	str	r3, [sp, #0]
 8005e6c:	462a      	mov	r2, r5
 8005e6e:	4b0e      	ldr	r3, [pc, #56]	@ (8005ea8 <_svfiprintf_r+0x1f0>)
 8005e70:	a904      	add	r1, sp, #16
 8005e72:	4638      	mov	r0, r7
 8005e74:	f3af 8000 	nop.w
 8005e78:	1c42      	adds	r2, r0, #1
 8005e7a:	4606      	mov	r6, r0
 8005e7c:	d1d6      	bne.n	8005e2c <_svfiprintf_r+0x174>
 8005e7e:	89ab      	ldrh	r3, [r5, #12]
 8005e80:	065b      	lsls	r3, r3, #25
 8005e82:	f53f af2d 	bmi.w	8005ce0 <_svfiprintf_r+0x28>
 8005e86:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e88:	e72c      	b.n	8005ce4 <_svfiprintf_r+0x2c>
 8005e8a:	ab03      	add	r3, sp, #12
 8005e8c:	9300      	str	r3, [sp, #0]
 8005e8e:	462a      	mov	r2, r5
 8005e90:	4b05      	ldr	r3, [pc, #20]	@ (8005ea8 <_svfiprintf_r+0x1f0>)
 8005e92:	a904      	add	r1, sp, #16
 8005e94:	4638      	mov	r0, r7
 8005e96:	f000 f9bb 	bl	8006210 <_printf_i>
 8005e9a:	e7ed      	b.n	8005e78 <_svfiprintf_r+0x1c0>
 8005e9c:	08006ac6 	.word	0x08006ac6
 8005ea0:	08006ad0 	.word	0x08006ad0
 8005ea4:	00000000 	.word	0x00000000
 8005ea8:	08005c01 	.word	0x08005c01
 8005eac:	08006acc 	.word	0x08006acc

08005eb0 <__sfputc_r>:
 8005eb0:	6893      	ldr	r3, [r2, #8]
 8005eb2:	3b01      	subs	r3, #1
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	b410      	push	{r4}
 8005eb8:	6093      	str	r3, [r2, #8]
 8005eba:	da08      	bge.n	8005ece <__sfputc_r+0x1e>
 8005ebc:	6994      	ldr	r4, [r2, #24]
 8005ebe:	42a3      	cmp	r3, r4
 8005ec0:	db01      	blt.n	8005ec6 <__sfputc_r+0x16>
 8005ec2:	290a      	cmp	r1, #10
 8005ec4:	d103      	bne.n	8005ece <__sfputc_r+0x1e>
 8005ec6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005eca:	f7ff bc06 	b.w	80056da <__swbuf_r>
 8005ece:	6813      	ldr	r3, [r2, #0]
 8005ed0:	1c58      	adds	r0, r3, #1
 8005ed2:	6010      	str	r0, [r2, #0]
 8005ed4:	7019      	strb	r1, [r3, #0]
 8005ed6:	4608      	mov	r0, r1
 8005ed8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005edc:	4770      	bx	lr

08005ede <__sfputs_r>:
 8005ede:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ee0:	4606      	mov	r6, r0
 8005ee2:	460f      	mov	r7, r1
 8005ee4:	4614      	mov	r4, r2
 8005ee6:	18d5      	adds	r5, r2, r3
 8005ee8:	42ac      	cmp	r4, r5
 8005eea:	d101      	bne.n	8005ef0 <__sfputs_r+0x12>
 8005eec:	2000      	movs	r0, #0
 8005eee:	e007      	b.n	8005f00 <__sfputs_r+0x22>
 8005ef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ef4:	463a      	mov	r2, r7
 8005ef6:	4630      	mov	r0, r6
 8005ef8:	f7ff ffda 	bl	8005eb0 <__sfputc_r>
 8005efc:	1c43      	adds	r3, r0, #1
 8005efe:	d1f3      	bne.n	8005ee8 <__sfputs_r+0xa>
 8005f00:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005f04 <_vfiprintf_r>:
 8005f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f08:	460d      	mov	r5, r1
 8005f0a:	b09d      	sub	sp, #116	@ 0x74
 8005f0c:	4614      	mov	r4, r2
 8005f0e:	4698      	mov	r8, r3
 8005f10:	4606      	mov	r6, r0
 8005f12:	b118      	cbz	r0, 8005f1c <_vfiprintf_r+0x18>
 8005f14:	6a03      	ldr	r3, [r0, #32]
 8005f16:	b90b      	cbnz	r3, 8005f1c <_vfiprintf_r+0x18>
 8005f18:	f7ff fad4 	bl	80054c4 <__sinit>
 8005f1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f1e:	07d9      	lsls	r1, r3, #31
 8005f20:	d405      	bmi.n	8005f2e <_vfiprintf_r+0x2a>
 8005f22:	89ab      	ldrh	r3, [r5, #12]
 8005f24:	059a      	lsls	r2, r3, #22
 8005f26:	d402      	bmi.n	8005f2e <_vfiprintf_r+0x2a>
 8005f28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f2a:	f7ff fd40 	bl	80059ae <__retarget_lock_acquire_recursive>
 8005f2e:	89ab      	ldrh	r3, [r5, #12]
 8005f30:	071b      	lsls	r3, r3, #28
 8005f32:	d501      	bpl.n	8005f38 <_vfiprintf_r+0x34>
 8005f34:	692b      	ldr	r3, [r5, #16]
 8005f36:	b99b      	cbnz	r3, 8005f60 <_vfiprintf_r+0x5c>
 8005f38:	4629      	mov	r1, r5
 8005f3a:	4630      	mov	r0, r6
 8005f3c:	f7ff fc0c 	bl	8005758 <__swsetup_r>
 8005f40:	b170      	cbz	r0, 8005f60 <_vfiprintf_r+0x5c>
 8005f42:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005f44:	07dc      	lsls	r4, r3, #31
 8005f46:	d504      	bpl.n	8005f52 <_vfiprintf_r+0x4e>
 8005f48:	f04f 30ff 	mov.w	r0, #4294967295
 8005f4c:	b01d      	add	sp, #116	@ 0x74
 8005f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f52:	89ab      	ldrh	r3, [r5, #12]
 8005f54:	0598      	lsls	r0, r3, #22
 8005f56:	d4f7      	bmi.n	8005f48 <_vfiprintf_r+0x44>
 8005f58:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005f5a:	f7ff fd29 	bl	80059b0 <__retarget_lock_release_recursive>
 8005f5e:	e7f3      	b.n	8005f48 <_vfiprintf_r+0x44>
 8005f60:	2300      	movs	r3, #0
 8005f62:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f64:	2320      	movs	r3, #32
 8005f66:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f6e:	2330      	movs	r3, #48	@ 0x30
 8005f70:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006120 <_vfiprintf_r+0x21c>
 8005f74:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f78:	f04f 0901 	mov.w	r9, #1
 8005f7c:	4623      	mov	r3, r4
 8005f7e:	469a      	mov	sl, r3
 8005f80:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f84:	b10a      	cbz	r2, 8005f8a <_vfiprintf_r+0x86>
 8005f86:	2a25      	cmp	r2, #37	@ 0x25
 8005f88:	d1f9      	bne.n	8005f7e <_vfiprintf_r+0x7a>
 8005f8a:	ebba 0b04 	subs.w	fp, sl, r4
 8005f8e:	d00b      	beq.n	8005fa8 <_vfiprintf_r+0xa4>
 8005f90:	465b      	mov	r3, fp
 8005f92:	4622      	mov	r2, r4
 8005f94:	4629      	mov	r1, r5
 8005f96:	4630      	mov	r0, r6
 8005f98:	f7ff ffa1 	bl	8005ede <__sfputs_r>
 8005f9c:	3001      	adds	r0, #1
 8005f9e:	f000 80a7 	beq.w	80060f0 <_vfiprintf_r+0x1ec>
 8005fa2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fa4:	445a      	add	r2, fp
 8005fa6:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fa8:	f89a 3000 	ldrb.w	r3, [sl]
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	f000 809f 	beq.w	80060f0 <_vfiprintf_r+0x1ec>
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8005fb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fbc:	f10a 0a01 	add.w	sl, sl, #1
 8005fc0:	9304      	str	r3, [sp, #16]
 8005fc2:	9307      	str	r3, [sp, #28]
 8005fc4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005fc8:	931a      	str	r3, [sp, #104]	@ 0x68
 8005fca:	4654      	mov	r4, sl
 8005fcc:	2205      	movs	r2, #5
 8005fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fd2:	4853      	ldr	r0, [pc, #332]	@ (8006120 <_vfiprintf_r+0x21c>)
 8005fd4:	f7fa f91c 	bl	8000210 <memchr>
 8005fd8:	9a04      	ldr	r2, [sp, #16]
 8005fda:	b9d8      	cbnz	r0, 8006014 <_vfiprintf_r+0x110>
 8005fdc:	06d1      	lsls	r1, r2, #27
 8005fde:	bf44      	itt	mi
 8005fe0:	2320      	movmi	r3, #32
 8005fe2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005fe6:	0713      	lsls	r3, r2, #28
 8005fe8:	bf44      	itt	mi
 8005fea:	232b      	movmi	r3, #43	@ 0x2b
 8005fec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005ff0:	f89a 3000 	ldrb.w	r3, [sl]
 8005ff4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ff6:	d015      	beq.n	8006024 <_vfiprintf_r+0x120>
 8005ff8:	9a07      	ldr	r2, [sp, #28]
 8005ffa:	4654      	mov	r4, sl
 8005ffc:	2000      	movs	r0, #0
 8005ffe:	f04f 0c0a 	mov.w	ip, #10
 8006002:	4621      	mov	r1, r4
 8006004:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006008:	3b30      	subs	r3, #48	@ 0x30
 800600a:	2b09      	cmp	r3, #9
 800600c:	d94b      	bls.n	80060a6 <_vfiprintf_r+0x1a2>
 800600e:	b1b0      	cbz	r0, 800603e <_vfiprintf_r+0x13a>
 8006010:	9207      	str	r2, [sp, #28]
 8006012:	e014      	b.n	800603e <_vfiprintf_r+0x13a>
 8006014:	eba0 0308 	sub.w	r3, r0, r8
 8006018:	fa09 f303 	lsl.w	r3, r9, r3
 800601c:	4313      	orrs	r3, r2
 800601e:	9304      	str	r3, [sp, #16]
 8006020:	46a2      	mov	sl, r4
 8006022:	e7d2      	b.n	8005fca <_vfiprintf_r+0xc6>
 8006024:	9b03      	ldr	r3, [sp, #12]
 8006026:	1d19      	adds	r1, r3, #4
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	9103      	str	r1, [sp, #12]
 800602c:	2b00      	cmp	r3, #0
 800602e:	bfbb      	ittet	lt
 8006030:	425b      	neglt	r3, r3
 8006032:	f042 0202 	orrlt.w	r2, r2, #2
 8006036:	9307      	strge	r3, [sp, #28]
 8006038:	9307      	strlt	r3, [sp, #28]
 800603a:	bfb8      	it	lt
 800603c:	9204      	strlt	r2, [sp, #16]
 800603e:	7823      	ldrb	r3, [r4, #0]
 8006040:	2b2e      	cmp	r3, #46	@ 0x2e
 8006042:	d10a      	bne.n	800605a <_vfiprintf_r+0x156>
 8006044:	7863      	ldrb	r3, [r4, #1]
 8006046:	2b2a      	cmp	r3, #42	@ 0x2a
 8006048:	d132      	bne.n	80060b0 <_vfiprintf_r+0x1ac>
 800604a:	9b03      	ldr	r3, [sp, #12]
 800604c:	1d1a      	adds	r2, r3, #4
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	9203      	str	r2, [sp, #12]
 8006052:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006056:	3402      	adds	r4, #2
 8006058:	9305      	str	r3, [sp, #20]
 800605a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006130 <_vfiprintf_r+0x22c>
 800605e:	7821      	ldrb	r1, [r4, #0]
 8006060:	2203      	movs	r2, #3
 8006062:	4650      	mov	r0, sl
 8006064:	f7fa f8d4 	bl	8000210 <memchr>
 8006068:	b138      	cbz	r0, 800607a <_vfiprintf_r+0x176>
 800606a:	9b04      	ldr	r3, [sp, #16]
 800606c:	eba0 000a 	sub.w	r0, r0, sl
 8006070:	2240      	movs	r2, #64	@ 0x40
 8006072:	4082      	lsls	r2, r0
 8006074:	4313      	orrs	r3, r2
 8006076:	3401      	adds	r4, #1
 8006078:	9304      	str	r3, [sp, #16]
 800607a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800607e:	4829      	ldr	r0, [pc, #164]	@ (8006124 <_vfiprintf_r+0x220>)
 8006080:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006084:	2206      	movs	r2, #6
 8006086:	f7fa f8c3 	bl	8000210 <memchr>
 800608a:	2800      	cmp	r0, #0
 800608c:	d03f      	beq.n	800610e <_vfiprintf_r+0x20a>
 800608e:	4b26      	ldr	r3, [pc, #152]	@ (8006128 <_vfiprintf_r+0x224>)
 8006090:	bb1b      	cbnz	r3, 80060da <_vfiprintf_r+0x1d6>
 8006092:	9b03      	ldr	r3, [sp, #12]
 8006094:	3307      	adds	r3, #7
 8006096:	f023 0307 	bic.w	r3, r3, #7
 800609a:	3308      	adds	r3, #8
 800609c:	9303      	str	r3, [sp, #12]
 800609e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060a0:	443b      	add	r3, r7
 80060a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80060a4:	e76a      	b.n	8005f7c <_vfiprintf_r+0x78>
 80060a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80060aa:	460c      	mov	r4, r1
 80060ac:	2001      	movs	r0, #1
 80060ae:	e7a8      	b.n	8006002 <_vfiprintf_r+0xfe>
 80060b0:	2300      	movs	r3, #0
 80060b2:	3401      	adds	r4, #1
 80060b4:	9305      	str	r3, [sp, #20]
 80060b6:	4619      	mov	r1, r3
 80060b8:	f04f 0c0a 	mov.w	ip, #10
 80060bc:	4620      	mov	r0, r4
 80060be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060c2:	3a30      	subs	r2, #48	@ 0x30
 80060c4:	2a09      	cmp	r2, #9
 80060c6:	d903      	bls.n	80060d0 <_vfiprintf_r+0x1cc>
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d0c6      	beq.n	800605a <_vfiprintf_r+0x156>
 80060cc:	9105      	str	r1, [sp, #20]
 80060ce:	e7c4      	b.n	800605a <_vfiprintf_r+0x156>
 80060d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80060d4:	4604      	mov	r4, r0
 80060d6:	2301      	movs	r3, #1
 80060d8:	e7f0      	b.n	80060bc <_vfiprintf_r+0x1b8>
 80060da:	ab03      	add	r3, sp, #12
 80060dc:	9300      	str	r3, [sp, #0]
 80060de:	462a      	mov	r2, r5
 80060e0:	4b12      	ldr	r3, [pc, #72]	@ (800612c <_vfiprintf_r+0x228>)
 80060e2:	a904      	add	r1, sp, #16
 80060e4:	4630      	mov	r0, r6
 80060e6:	f3af 8000 	nop.w
 80060ea:	4607      	mov	r7, r0
 80060ec:	1c78      	adds	r0, r7, #1
 80060ee:	d1d6      	bne.n	800609e <_vfiprintf_r+0x19a>
 80060f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80060f2:	07d9      	lsls	r1, r3, #31
 80060f4:	d405      	bmi.n	8006102 <_vfiprintf_r+0x1fe>
 80060f6:	89ab      	ldrh	r3, [r5, #12]
 80060f8:	059a      	lsls	r2, r3, #22
 80060fa:	d402      	bmi.n	8006102 <_vfiprintf_r+0x1fe>
 80060fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80060fe:	f7ff fc57 	bl	80059b0 <__retarget_lock_release_recursive>
 8006102:	89ab      	ldrh	r3, [r5, #12]
 8006104:	065b      	lsls	r3, r3, #25
 8006106:	f53f af1f 	bmi.w	8005f48 <_vfiprintf_r+0x44>
 800610a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800610c:	e71e      	b.n	8005f4c <_vfiprintf_r+0x48>
 800610e:	ab03      	add	r3, sp, #12
 8006110:	9300      	str	r3, [sp, #0]
 8006112:	462a      	mov	r2, r5
 8006114:	4b05      	ldr	r3, [pc, #20]	@ (800612c <_vfiprintf_r+0x228>)
 8006116:	a904      	add	r1, sp, #16
 8006118:	4630      	mov	r0, r6
 800611a:	f000 f879 	bl	8006210 <_printf_i>
 800611e:	e7e4      	b.n	80060ea <_vfiprintf_r+0x1e6>
 8006120:	08006ac6 	.word	0x08006ac6
 8006124:	08006ad0 	.word	0x08006ad0
 8006128:	00000000 	.word	0x00000000
 800612c:	08005edf 	.word	0x08005edf
 8006130:	08006acc 	.word	0x08006acc

08006134 <_printf_common>:
 8006134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006138:	4616      	mov	r6, r2
 800613a:	4698      	mov	r8, r3
 800613c:	688a      	ldr	r2, [r1, #8]
 800613e:	690b      	ldr	r3, [r1, #16]
 8006140:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006144:	4293      	cmp	r3, r2
 8006146:	bfb8      	it	lt
 8006148:	4613      	movlt	r3, r2
 800614a:	6033      	str	r3, [r6, #0]
 800614c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006150:	4607      	mov	r7, r0
 8006152:	460c      	mov	r4, r1
 8006154:	b10a      	cbz	r2, 800615a <_printf_common+0x26>
 8006156:	3301      	adds	r3, #1
 8006158:	6033      	str	r3, [r6, #0]
 800615a:	6823      	ldr	r3, [r4, #0]
 800615c:	0699      	lsls	r1, r3, #26
 800615e:	bf42      	ittt	mi
 8006160:	6833      	ldrmi	r3, [r6, #0]
 8006162:	3302      	addmi	r3, #2
 8006164:	6033      	strmi	r3, [r6, #0]
 8006166:	6825      	ldr	r5, [r4, #0]
 8006168:	f015 0506 	ands.w	r5, r5, #6
 800616c:	d106      	bne.n	800617c <_printf_common+0x48>
 800616e:	f104 0a19 	add.w	sl, r4, #25
 8006172:	68e3      	ldr	r3, [r4, #12]
 8006174:	6832      	ldr	r2, [r6, #0]
 8006176:	1a9b      	subs	r3, r3, r2
 8006178:	42ab      	cmp	r3, r5
 800617a:	dc26      	bgt.n	80061ca <_printf_common+0x96>
 800617c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006180:	6822      	ldr	r2, [r4, #0]
 8006182:	3b00      	subs	r3, #0
 8006184:	bf18      	it	ne
 8006186:	2301      	movne	r3, #1
 8006188:	0692      	lsls	r2, r2, #26
 800618a:	d42b      	bmi.n	80061e4 <_printf_common+0xb0>
 800618c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006190:	4641      	mov	r1, r8
 8006192:	4638      	mov	r0, r7
 8006194:	47c8      	blx	r9
 8006196:	3001      	adds	r0, #1
 8006198:	d01e      	beq.n	80061d8 <_printf_common+0xa4>
 800619a:	6823      	ldr	r3, [r4, #0]
 800619c:	6922      	ldr	r2, [r4, #16]
 800619e:	f003 0306 	and.w	r3, r3, #6
 80061a2:	2b04      	cmp	r3, #4
 80061a4:	bf02      	ittt	eq
 80061a6:	68e5      	ldreq	r5, [r4, #12]
 80061a8:	6833      	ldreq	r3, [r6, #0]
 80061aa:	1aed      	subeq	r5, r5, r3
 80061ac:	68a3      	ldr	r3, [r4, #8]
 80061ae:	bf0c      	ite	eq
 80061b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061b4:	2500      	movne	r5, #0
 80061b6:	4293      	cmp	r3, r2
 80061b8:	bfc4      	itt	gt
 80061ba:	1a9b      	subgt	r3, r3, r2
 80061bc:	18ed      	addgt	r5, r5, r3
 80061be:	2600      	movs	r6, #0
 80061c0:	341a      	adds	r4, #26
 80061c2:	42b5      	cmp	r5, r6
 80061c4:	d11a      	bne.n	80061fc <_printf_common+0xc8>
 80061c6:	2000      	movs	r0, #0
 80061c8:	e008      	b.n	80061dc <_printf_common+0xa8>
 80061ca:	2301      	movs	r3, #1
 80061cc:	4652      	mov	r2, sl
 80061ce:	4641      	mov	r1, r8
 80061d0:	4638      	mov	r0, r7
 80061d2:	47c8      	blx	r9
 80061d4:	3001      	adds	r0, #1
 80061d6:	d103      	bne.n	80061e0 <_printf_common+0xac>
 80061d8:	f04f 30ff 	mov.w	r0, #4294967295
 80061dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061e0:	3501      	adds	r5, #1
 80061e2:	e7c6      	b.n	8006172 <_printf_common+0x3e>
 80061e4:	18e1      	adds	r1, r4, r3
 80061e6:	1c5a      	adds	r2, r3, #1
 80061e8:	2030      	movs	r0, #48	@ 0x30
 80061ea:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061ee:	4422      	add	r2, r4
 80061f0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061f4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80061f8:	3302      	adds	r3, #2
 80061fa:	e7c7      	b.n	800618c <_printf_common+0x58>
 80061fc:	2301      	movs	r3, #1
 80061fe:	4622      	mov	r2, r4
 8006200:	4641      	mov	r1, r8
 8006202:	4638      	mov	r0, r7
 8006204:	47c8      	blx	r9
 8006206:	3001      	adds	r0, #1
 8006208:	d0e6      	beq.n	80061d8 <_printf_common+0xa4>
 800620a:	3601      	adds	r6, #1
 800620c:	e7d9      	b.n	80061c2 <_printf_common+0x8e>
	...

08006210 <_printf_i>:
 8006210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006214:	7e0f      	ldrb	r7, [r1, #24]
 8006216:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006218:	2f78      	cmp	r7, #120	@ 0x78
 800621a:	4691      	mov	r9, r2
 800621c:	4680      	mov	r8, r0
 800621e:	460c      	mov	r4, r1
 8006220:	469a      	mov	sl, r3
 8006222:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006226:	d807      	bhi.n	8006238 <_printf_i+0x28>
 8006228:	2f62      	cmp	r7, #98	@ 0x62
 800622a:	d80a      	bhi.n	8006242 <_printf_i+0x32>
 800622c:	2f00      	cmp	r7, #0
 800622e:	f000 80d1 	beq.w	80063d4 <_printf_i+0x1c4>
 8006232:	2f58      	cmp	r7, #88	@ 0x58
 8006234:	f000 80b8 	beq.w	80063a8 <_printf_i+0x198>
 8006238:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800623c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006240:	e03a      	b.n	80062b8 <_printf_i+0xa8>
 8006242:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006246:	2b15      	cmp	r3, #21
 8006248:	d8f6      	bhi.n	8006238 <_printf_i+0x28>
 800624a:	a101      	add	r1, pc, #4	@ (adr r1, 8006250 <_printf_i+0x40>)
 800624c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006250:	080062a9 	.word	0x080062a9
 8006254:	080062bd 	.word	0x080062bd
 8006258:	08006239 	.word	0x08006239
 800625c:	08006239 	.word	0x08006239
 8006260:	08006239 	.word	0x08006239
 8006264:	08006239 	.word	0x08006239
 8006268:	080062bd 	.word	0x080062bd
 800626c:	08006239 	.word	0x08006239
 8006270:	08006239 	.word	0x08006239
 8006274:	08006239 	.word	0x08006239
 8006278:	08006239 	.word	0x08006239
 800627c:	080063bb 	.word	0x080063bb
 8006280:	080062e7 	.word	0x080062e7
 8006284:	08006375 	.word	0x08006375
 8006288:	08006239 	.word	0x08006239
 800628c:	08006239 	.word	0x08006239
 8006290:	080063dd 	.word	0x080063dd
 8006294:	08006239 	.word	0x08006239
 8006298:	080062e7 	.word	0x080062e7
 800629c:	08006239 	.word	0x08006239
 80062a0:	08006239 	.word	0x08006239
 80062a4:	0800637d 	.word	0x0800637d
 80062a8:	6833      	ldr	r3, [r6, #0]
 80062aa:	1d1a      	adds	r2, r3, #4
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	6032      	str	r2, [r6, #0]
 80062b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062b4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062b8:	2301      	movs	r3, #1
 80062ba:	e09c      	b.n	80063f6 <_printf_i+0x1e6>
 80062bc:	6833      	ldr	r3, [r6, #0]
 80062be:	6820      	ldr	r0, [r4, #0]
 80062c0:	1d19      	adds	r1, r3, #4
 80062c2:	6031      	str	r1, [r6, #0]
 80062c4:	0606      	lsls	r6, r0, #24
 80062c6:	d501      	bpl.n	80062cc <_printf_i+0xbc>
 80062c8:	681d      	ldr	r5, [r3, #0]
 80062ca:	e003      	b.n	80062d4 <_printf_i+0xc4>
 80062cc:	0645      	lsls	r5, r0, #25
 80062ce:	d5fb      	bpl.n	80062c8 <_printf_i+0xb8>
 80062d0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062d4:	2d00      	cmp	r5, #0
 80062d6:	da03      	bge.n	80062e0 <_printf_i+0xd0>
 80062d8:	232d      	movs	r3, #45	@ 0x2d
 80062da:	426d      	negs	r5, r5
 80062dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062e0:	4858      	ldr	r0, [pc, #352]	@ (8006444 <_printf_i+0x234>)
 80062e2:	230a      	movs	r3, #10
 80062e4:	e011      	b.n	800630a <_printf_i+0xfa>
 80062e6:	6821      	ldr	r1, [r4, #0]
 80062e8:	6833      	ldr	r3, [r6, #0]
 80062ea:	0608      	lsls	r0, r1, #24
 80062ec:	f853 5b04 	ldr.w	r5, [r3], #4
 80062f0:	d402      	bmi.n	80062f8 <_printf_i+0xe8>
 80062f2:	0649      	lsls	r1, r1, #25
 80062f4:	bf48      	it	mi
 80062f6:	b2ad      	uxthmi	r5, r5
 80062f8:	2f6f      	cmp	r7, #111	@ 0x6f
 80062fa:	4852      	ldr	r0, [pc, #328]	@ (8006444 <_printf_i+0x234>)
 80062fc:	6033      	str	r3, [r6, #0]
 80062fe:	bf14      	ite	ne
 8006300:	230a      	movne	r3, #10
 8006302:	2308      	moveq	r3, #8
 8006304:	2100      	movs	r1, #0
 8006306:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800630a:	6866      	ldr	r6, [r4, #4]
 800630c:	60a6      	str	r6, [r4, #8]
 800630e:	2e00      	cmp	r6, #0
 8006310:	db05      	blt.n	800631e <_printf_i+0x10e>
 8006312:	6821      	ldr	r1, [r4, #0]
 8006314:	432e      	orrs	r6, r5
 8006316:	f021 0104 	bic.w	r1, r1, #4
 800631a:	6021      	str	r1, [r4, #0]
 800631c:	d04b      	beq.n	80063b6 <_printf_i+0x1a6>
 800631e:	4616      	mov	r6, r2
 8006320:	fbb5 f1f3 	udiv	r1, r5, r3
 8006324:	fb03 5711 	mls	r7, r3, r1, r5
 8006328:	5dc7      	ldrb	r7, [r0, r7]
 800632a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800632e:	462f      	mov	r7, r5
 8006330:	42bb      	cmp	r3, r7
 8006332:	460d      	mov	r5, r1
 8006334:	d9f4      	bls.n	8006320 <_printf_i+0x110>
 8006336:	2b08      	cmp	r3, #8
 8006338:	d10b      	bne.n	8006352 <_printf_i+0x142>
 800633a:	6823      	ldr	r3, [r4, #0]
 800633c:	07df      	lsls	r7, r3, #31
 800633e:	d508      	bpl.n	8006352 <_printf_i+0x142>
 8006340:	6923      	ldr	r3, [r4, #16]
 8006342:	6861      	ldr	r1, [r4, #4]
 8006344:	4299      	cmp	r1, r3
 8006346:	bfde      	ittt	le
 8006348:	2330      	movle	r3, #48	@ 0x30
 800634a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800634e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006352:	1b92      	subs	r2, r2, r6
 8006354:	6122      	str	r2, [r4, #16]
 8006356:	f8cd a000 	str.w	sl, [sp]
 800635a:	464b      	mov	r3, r9
 800635c:	aa03      	add	r2, sp, #12
 800635e:	4621      	mov	r1, r4
 8006360:	4640      	mov	r0, r8
 8006362:	f7ff fee7 	bl	8006134 <_printf_common>
 8006366:	3001      	adds	r0, #1
 8006368:	d14a      	bne.n	8006400 <_printf_i+0x1f0>
 800636a:	f04f 30ff 	mov.w	r0, #4294967295
 800636e:	b004      	add	sp, #16
 8006370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006374:	6823      	ldr	r3, [r4, #0]
 8006376:	f043 0320 	orr.w	r3, r3, #32
 800637a:	6023      	str	r3, [r4, #0]
 800637c:	4832      	ldr	r0, [pc, #200]	@ (8006448 <_printf_i+0x238>)
 800637e:	2778      	movs	r7, #120	@ 0x78
 8006380:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006384:	6823      	ldr	r3, [r4, #0]
 8006386:	6831      	ldr	r1, [r6, #0]
 8006388:	061f      	lsls	r7, r3, #24
 800638a:	f851 5b04 	ldr.w	r5, [r1], #4
 800638e:	d402      	bmi.n	8006396 <_printf_i+0x186>
 8006390:	065f      	lsls	r7, r3, #25
 8006392:	bf48      	it	mi
 8006394:	b2ad      	uxthmi	r5, r5
 8006396:	6031      	str	r1, [r6, #0]
 8006398:	07d9      	lsls	r1, r3, #31
 800639a:	bf44      	itt	mi
 800639c:	f043 0320 	orrmi.w	r3, r3, #32
 80063a0:	6023      	strmi	r3, [r4, #0]
 80063a2:	b11d      	cbz	r5, 80063ac <_printf_i+0x19c>
 80063a4:	2310      	movs	r3, #16
 80063a6:	e7ad      	b.n	8006304 <_printf_i+0xf4>
 80063a8:	4826      	ldr	r0, [pc, #152]	@ (8006444 <_printf_i+0x234>)
 80063aa:	e7e9      	b.n	8006380 <_printf_i+0x170>
 80063ac:	6823      	ldr	r3, [r4, #0]
 80063ae:	f023 0320 	bic.w	r3, r3, #32
 80063b2:	6023      	str	r3, [r4, #0]
 80063b4:	e7f6      	b.n	80063a4 <_printf_i+0x194>
 80063b6:	4616      	mov	r6, r2
 80063b8:	e7bd      	b.n	8006336 <_printf_i+0x126>
 80063ba:	6833      	ldr	r3, [r6, #0]
 80063bc:	6825      	ldr	r5, [r4, #0]
 80063be:	6961      	ldr	r1, [r4, #20]
 80063c0:	1d18      	adds	r0, r3, #4
 80063c2:	6030      	str	r0, [r6, #0]
 80063c4:	062e      	lsls	r6, r5, #24
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	d501      	bpl.n	80063ce <_printf_i+0x1be>
 80063ca:	6019      	str	r1, [r3, #0]
 80063cc:	e002      	b.n	80063d4 <_printf_i+0x1c4>
 80063ce:	0668      	lsls	r0, r5, #25
 80063d0:	d5fb      	bpl.n	80063ca <_printf_i+0x1ba>
 80063d2:	8019      	strh	r1, [r3, #0]
 80063d4:	2300      	movs	r3, #0
 80063d6:	6123      	str	r3, [r4, #16]
 80063d8:	4616      	mov	r6, r2
 80063da:	e7bc      	b.n	8006356 <_printf_i+0x146>
 80063dc:	6833      	ldr	r3, [r6, #0]
 80063de:	1d1a      	adds	r2, r3, #4
 80063e0:	6032      	str	r2, [r6, #0]
 80063e2:	681e      	ldr	r6, [r3, #0]
 80063e4:	6862      	ldr	r2, [r4, #4]
 80063e6:	2100      	movs	r1, #0
 80063e8:	4630      	mov	r0, r6
 80063ea:	f7f9 ff11 	bl	8000210 <memchr>
 80063ee:	b108      	cbz	r0, 80063f4 <_printf_i+0x1e4>
 80063f0:	1b80      	subs	r0, r0, r6
 80063f2:	6060      	str	r0, [r4, #4]
 80063f4:	6863      	ldr	r3, [r4, #4]
 80063f6:	6123      	str	r3, [r4, #16]
 80063f8:	2300      	movs	r3, #0
 80063fa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80063fe:	e7aa      	b.n	8006356 <_printf_i+0x146>
 8006400:	6923      	ldr	r3, [r4, #16]
 8006402:	4632      	mov	r2, r6
 8006404:	4649      	mov	r1, r9
 8006406:	4640      	mov	r0, r8
 8006408:	47d0      	blx	sl
 800640a:	3001      	adds	r0, #1
 800640c:	d0ad      	beq.n	800636a <_printf_i+0x15a>
 800640e:	6823      	ldr	r3, [r4, #0]
 8006410:	079b      	lsls	r3, r3, #30
 8006412:	d413      	bmi.n	800643c <_printf_i+0x22c>
 8006414:	68e0      	ldr	r0, [r4, #12]
 8006416:	9b03      	ldr	r3, [sp, #12]
 8006418:	4298      	cmp	r0, r3
 800641a:	bfb8      	it	lt
 800641c:	4618      	movlt	r0, r3
 800641e:	e7a6      	b.n	800636e <_printf_i+0x15e>
 8006420:	2301      	movs	r3, #1
 8006422:	4632      	mov	r2, r6
 8006424:	4649      	mov	r1, r9
 8006426:	4640      	mov	r0, r8
 8006428:	47d0      	blx	sl
 800642a:	3001      	adds	r0, #1
 800642c:	d09d      	beq.n	800636a <_printf_i+0x15a>
 800642e:	3501      	adds	r5, #1
 8006430:	68e3      	ldr	r3, [r4, #12]
 8006432:	9903      	ldr	r1, [sp, #12]
 8006434:	1a5b      	subs	r3, r3, r1
 8006436:	42ab      	cmp	r3, r5
 8006438:	dcf2      	bgt.n	8006420 <_printf_i+0x210>
 800643a:	e7eb      	b.n	8006414 <_printf_i+0x204>
 800643c:	2500      	movs	r5, #0
 800643e:	f104 0619 	add.w	r6, r4, #25
 8006442:	e7f5      	b.n	8006430 <_printf_i+0x220>
 8006444:	08006ad7 	.word	0x08006ad7
 8006448:	08006ae8 	.word	0x08006ae8

0800644c <__sflush_r>:
 800644c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006454:	0716      	lsls	r6, r2, #28
 8006456:	4605      	mov	r5, r0
 8006458:	460c      	mov	r4, r1
 800645a:	d454      	bmi.n	8006506 <__sflush_r+0xba>
 800645c:	684b      	ldr	r3, [r1, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	dc02      	bgt.n	8006468 <__sflush_r+0x1c>
 8006462:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006464:	2b00      	cmp	r3, #0
 8006466:	dd48      	ble.n	80064fa <__sflush_r+0xae>
 8006468:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800646a:	2e00      	cmp	r6, #0
 800646c:	d045      	beq.n	80064fa <__sflush_r+0xae>
 800646e:	2300      	movs	r3, #0
 8006470:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006474:	682f      	ldr	r7, [r5, #0]
 8006476:	6a21      	ldr	r1, [r4, #32]
 8006478:	602b      	str	r3, [r5, #0]
 800647a:	d030      	beq.n	80064de <__sflush_r+0x92>
 800647c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800647e:	89a3      	ldrh	r3, [r4, #12]
 8006480:	0759      	lsls	r1, r3, #29
 8006482:	d505      	bpl.n	8006490 <__sflush_r+0x44>
 8006484:	6863      	ldr	r3, [r4, #4]
 8006486:	1ad2      	subs	r2, r2, r3
 8006488:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800648a:	b10b      	cbz	r3, 8006490 <__sflush_r+0x44>
 800648c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800648e:	1ad2      	subs	r2, r2, r3
 8006490:	2300      	movs	r3, #0
 8006492:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006494:	6a21      	ldr	r1, [r4, #32]
 8006496:	4628      	mov	r0, r5
 8006498:	47b0      	blx	r6
 800649a:	1c43      	adds	r3, r0, #1
 800649c:	89a3      	ldrh	r3, [r4, #12]
 800649e:	d106      	bne.n	80064ae <__sflush_r+0x62>
 80064a0:	6829      	ldr	r1, [r5, #0]
 80064a2:	291d      	cmp	r1, #29
 80064a4:	d82b      	bhi.n	80064fe <__sflush_r+0xb2>
 80064a6:	4a2a      	ldr	r2, [pc, #168]	@ (8006550 <__sflush_r+0x104>)
 80064a8:	40ca      	lsrs	r2, r1
 80064aa:	07d6      	lsls	r6, r2, #31
 80064ac:	d527      	bpl.n	80064fe <__sflush_r+0xb2>
 80064ae:	2200      	movs	r2, #0
 80064b0:	6062      	str	r2, [r4, #4]
 80064b2:	04d9      	lsls	r1, r3, #19
 80064b4:	6922      	ldr	r2, [r4, #16]
 80064b6:	6022      	str	r2, [r4, #0]
 80064b8:	d504      	bpl.n	80064c4 <__sflush_r+0x78>
 80064ba:	1c42      	adds	r2, r0, #1
 80064bc:	d101      	bne.n	80064c2 <__sflush_r+0x76>
 80064be:	682b      	ldr	r3, [r5, #0]
 80064c0:	b903      	cbnz	r3, 80064c4 <__sflush_r+0x78>
 80064c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80064c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80064c6:	602f      	str	r7, [r5, #0]
 80064c8:	b1b9      	cbz	r1, 80064fa <__sflush_r+0xae>
 80064ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80064ce:	4299      	cmp	r1, r3
 80064d0:	d002      	beq.n	80064d8 <__sflush_r+0x8c>
 80064d2:	4628      	mov	r0, r5
 80064d4:	f7ff fa94 	bl	8005a00 <_free_r>
 80064d8:	2300      	movs	r3, #0
 80064da:	6363      	str	r3, [r4, #52]	@ 0x34
 80064dc:	e00d      	b.n	80064fa <__sflush_r+0xae>
 80064de:	2301      	movs	r3, #1
 80064e0:	4628      	mov	r0, r5
 80064e2:	47b0      	blx	r6
 80064e4:	4602      	mov	r2, r0
 80064e6:	1c50      	adds	r0, r2, #1
 80064e8:	d1c9      	bne.n	800647e <__sflush_r+0x32>
 80064ea:	682b      	ldr	r3, [r5, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d0c6      	beq.n	800647e <__sflush_r+0x32>
 80064f0:	2b1d      	cmp	r3, #29
 80064f2:	d001      	beq.n	80064f8 <__sflush_r+0xac>
 80064f4:	2b16      	cmp	r3, #22
 80064f6:	d11e      	bne.n	8006536 <__sflush_r+0xea>
 80064f8:	602f      	str	r7, [r5, #0]
 80064fa:	2000      	movs	r0, #0
 80064fc:	e022      	b.n	8006544 <__sflush_r+0xf8>
 80064fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006502:	b21b      	sxth	r3, r3
 8006504:	e01b      	b.n	800653e <__sflush_r+0xf2>
 8006506:	690f      	ldr	r7, [r1, #16]
 8006508:	2f00      	cmp	r7, #0
 800650a:	d0f6      	beq.n	80064fa <__sflush_r+0xae>
 800650c:	0793      	lsls	r3, r2, #30
 800650e:	680e      	ldr	r6, [r1, #0]
 8006510:	bf08      	it	eq
 8006512:	694b      	ldreq	r3, [r1, #20]
 8006514:	600f      	str	r7, [r1, #0]
 8006516:	bf18      	it	ne
 8006518:	2300      	movne	r3, #0
 800651a:	eba6 0807 	sub.w	r8, r6, r7
 800651e:	608b      	str	r3, [r1, #8]
 8006520:	f1b8 0f00 	cmp.w	r8, #0
 8006524:	dde9      	ble.n	80064fa <__sflush_r+0xae>
 8006526:	6a21      	ldr	r1, [r4, #32]
 8006528:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800652a:	4643      	mov	r3, r8
 800652c:	463a      	mov	r2, r7
 800652e:	4628      	mov	r0, r5
 8006530:	47b0      	blx	r6
 8006532:	2800      	cmp	r0, #0
 8006534:	dc08      	bgt.n	8006548 <__sflush_r+0xfc>
 8006536:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800653a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800653e:	81a3      	strh	r3, [r4, #12]
 8006540:	f04f 30ff 	mov.w	r0, #4294967295
 8006544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006548:	4407      	add	r7, r0
 800654a:	eba8 0800 	sub.w	r8, r8, r0
 800654e:	e7e7      	b.n	8006520 <__sflush_r+0xd4>
 8006550:	20400001 	.word	0x20400001

08006554 <_fflush_r>:
 8006554:	b538      	push	{r3, r4, r5, lr}
 8006556:	690b      	ldr	r3, [r1, #16]
 8006558:	4605      	mov	r5, r0
 800655a:	460c      	mov	r4, r1
 800655c:	b913      	cbnz	r3, 8006564 <_fflush_r+0x10>
 800655e:	2500      	movs	r5, #0
 8006560:	4628      	mov	r0, r5
 8006562:	bd38      	pop	{r3, r4, r5, pc}
 8006564:	b118      	cbz	r0, 800656e <_fflush_r+0x1a>
 8006566:	6a03      	ldr	r3, [r0, #32]
 8006568:	b90b      	cbnz	r3, 800656e <_fflush_r+0x1a>
 800656a:	f7fe ffab 	bl	80054c4 <__sinit>
 800656e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d0f3      	beq.n	800655e <_fflush_r+0xa>
 8006576:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006578:	07d0      	lsls	r0, r2, #31
 800657a:	d404      	bmi.n	8006586 <_fflush_r+0x32>
 800657c:	0599      	lsls	r1, r3, #22
 800657e:	d402      	bmi.n	8006586 <_fflush_r+0x32>
 8006580:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006582:	f7ff fa14 	bl	80059ae <__retarget_lock_acquire_recursive>
 8006586:	4628      	mov	r0, r5
 8006588:	4621      	mov	r1, r4
 800658a:	f7ff ff5f 	bl	800644c <__sflush_r>
 800658e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006590:	07da      	lsls	r2, r3, #31
 8006592:	4605      	mov	r5, r0
 8006594:	d4e4      	bmi.n	8006560 <_fflush_r+0xc>
 8006596:	89a3      	ldrh	r3, [r4, #12]
 8006598:	059b      	lsls	r3, r3, #22
 800659a:	d4e1      	bmi.n	8006560 <_fflush_r+0xc>
 800659c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800659e:	f7ff fa07 	bl	80059b0 <__retarget_lock_release_recursive>
 80065a2:	e7dd      	b.n	8006560 <_fflush_r+0xc>

080065a4 <fiprintf>:
 80065a4:	b40e      	push	{r1, r2, r3}
 80065a6:	b503      	push	{r0, r1, lr}
 80065a8:	4601      	mov	r1, r0
 80065aa:	ab03      	add	r3, sp, #12
 80065ac:	4805      	ldr	r0, [pc, #20]	@ (80065c4 <fiprintf+0x20>)
 80065ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80065b2:	6800      	ldr	r0, [r0, #0]
 80065b4:	9301      	str	r3, [sp, #4]
 80065b6:	f7ff fca5 	bl	8005f04 <_vfiprintf_r>
 80065ba:	b002      	add	sp, #8
 80065bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80065c0:	b003      	add	sp, #12
 80065c2:	4770      	bx	lr
 80065c4:	2000004c 	.word	0x2000004c

080065c8 <__swhatbuf_r>:
 80065c8:	b570      	push	{r4, r5, r6, lr}
 80065ca:	460c      	mov	r4, r1
 80065cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80065d0:	2900      	cmp	r1, #0
 80065d2:	b096      	sub	sp, #88	@ 0x58
 80065d4:	4615      	mov	r5, r2
 80065d6:	461e      	mov	r6, r3
 80065d8:	da0d      	bge.n	80065f6 <__swhatbuf_r+0x2e>
 80065da:	89a3      	ldrh	r3, [r4, #12]
 80065dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80065e0:	f04f 0100 	mov.w	r1, #0
 80065e4:	bf14      	ite	ne
 80065e6:	2340      	movne	r3, #64	@ 0x40
 80065e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80065ec:	2000      	movs	r0, #0
 80065ee:	6031      	str	r1, [r6, #0]
 80065f0:	602b      	str	r3, [r5, #0]
 80065f2:	b016      	add	sp, #88	@ 0x58
 80065f4:	bd70      	pop	{r4, r5, r6, pc}
 80065f6:	466a      	mov	r2, sp
 80065f8:	f000 f862 	bl	80066c0 <_fstat_r>
 80065fc:	2800      	cmp	r0, #0
 80065fe:	dbec      	blt.n	80065da <__swhatbuf_r+0x12>
 8006600:	9901      	ldr	r1, [sp, #4]
 8006602:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006606:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800660a:	4259      	negs	r1, r3
 800660c:	4159      	adcs	r1, r3
 800660e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006612:	e7eb      	b.n	80065ec <__swhatbuf_r+0x24>

08006614 <__smakebuf_r>:
 8006614:	898b      	ldrh	r3, [r1, #12]
 8006616:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006618:	079d      	lsls	r5, r3, #30
 800661a:	4606      	mov	r6, r0
 800661c:	460c      	mov	r4, r1
 800661e:	d507      	bpl.n	8006630 <__smakebuf_r+0x1c>
 8006620:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006624:	6023      	str	r3, [r4, #0]
 8006626:	6123      	str	r3, [r4, #16]
 8006628:	2301      	movs	r3, #1
 800662a:	6163      	str	r3, [r4, #20]
 800662c:	b003      	add	sp, #12
 800662e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006630:	ab01      	add	r3, sp, #4
 8006632:	466a      	mov	r2, sp
 8006634:	f7ff ffc8 	bl	80065c8 <__swhatbuf_r>
 8006638:	9f00      	ldr	r7, [sp, #0]
 800663a:	4605      	mov	r5, r0
 800663c:	4639      	mov	r1, r7
 800663e:	4630      	mov	r0, r6
 8006640:	f7ff fa52 	bl	8005ae8 <_malloc_r>
 8006644:	b948      	cbnz	r0, 800665a <__smakebuf_r+0x46>
 8006646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800664a:	059a      	lsls	r2, r3, #22
 800664c:	d4ee      	bmi.n	800662c <__smakebuf_r+0x18>
 800664e:	f023 0303 	bic.w	r3, r3, #3
 8006652:	f043 0302 	orr.w	r3, r3, #2
 8006656:	81a3      	strh	r3, [r4, #12]
 8006658:	e7e2      	b.n	8006620 <__smakebuf_r+0xc>
 800665a:	89a3      	ldrh	r3, [r4, #12]
 800665c:	6020      	str	r0, [r4, #0]
 800665e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006662:	81a3      	strh	r3, [r4, #12]
 8006664:	9b01      	ldr	r3, [sp, #4]
 8006666:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800666a:	b15b      	cbz	r3, 8006684 <__smakebuf_r+0x70>
 800666c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006670:	4630      	mov	r0, r6
 8006672:	f000 f837 	bl	80066e4 <_isatty_r>
 8006676:	b128      	cbz	r0, 8006684 <__smakebuf_r+0x70>
 8006678:	89a3      	ldrh	r3, [r4, #12]
 800667a:	f023 0303 	bic.w	r3, r3, #3
 800667e:	f043 0301 	orr.w	r3, r3, #1
 8006682:	81a3      	strh	r3, [r4, #12]
 8006684:	89a3      	ldrh	r3, [r4, #12]
 8006686:	431d      	orrs	r5, r3
 8006688:	81a5      	strh	r5, [r4, #12]
 800668a:	e7cf      	b.n	800662c <__smakebuf_r+0x18>

0800668c <memmove>:
 800668c:	4288      	cmp	r0, r1
 800668e:	b510      	push	{r4, lr}
 8006690:	eb01 0402 	add.w	r4, r1, r2
 8006694:	d902      	bls.n	800669c <memmove+0x10>
 8006696:	4284      	cmp	r4, r0
 8006698:	4623      	mov	r3, r4
 800669a:	d807      	bhi.n	80066ac <memmove+0x20>
 800669c:	1e43      	subs	r3, r0, #1
 800669e:	42a1      	cmp	r1, r4
 80066a0:	d008      	beq.n	80066b4 <memmove+0x28>
 80066a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80066aa:	e7f8      	b.n	800669e <memmove+0x12>
 80066ac:	4402      	add	r2, r0
 80066ae:	4601      	mov	r1, r0
 80066b0:	428a      	cmp	r2, r1
 80066b2:	d100      	bne.n	80066b6 <memmove+0x2a>
 80066b4:	bd10      	pop	{r4, pc}
 80066b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80066ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80066be:	e7f7      	b.n	80066b0 <memmove+0x24>

080066c0 <_fstat_r>:
 80066c0:	b538      	push	{r3, r4, r5, lr}
 80066c2:	4d07      	ldr	r5, [pc, #28]	@ (80066e0 <_fstat_r+0x20>)
 80066c4:	2300      	movs	r3, #0
 80066c6:	4604      	mov	r4, r0
 80066c8:	4608      	mov	r0, r1
 80066ca:	4611      	mov	r1, r2
 80066cc:	602b      	str	r3, [r5, #0]
 80066ce:	f7fa fecd 	bl	800146c <_fstat>
 80066d2:	1c43      	adds	r3, r0, #1
 80066d4:	d102      	bne.n	80066dc <_fstat_r+0x1c>
 80066d6:	682b      	ldr	r3, [r5, #0]
 80066d8:	b103      	cbz	r3, 80066dc <_fstat_r+0x1c>
 80066da:	6023      	str	r3, [r4, #0]
 80066dc:	bd38      	pop	{r3, r4, r5, pc}
 80066de:	bf00      	nop
 80066e0:	200003d8 	.word	0x200003d8

080066e4 <_isatty_r>:
 80066e4:	b538      	push	{r3, r4, r5, lr}
 80066e6:	4d06      	ldr	r5, [pc, #24]	@ (8006700 <_isatty_r+0x1c>)
 80066e8:	2300      	movs	r3, #0
 80066ea:	4604      	mov	r4, r0
 80066ec:	4608      	mov	r0, r1
 80066ee:	602b      	str	r3, [r5, #0]
 80066f0:	f7fa fecc 	bl	800148c <_isatty>
 80066f4:	1c43      	adds	r3, r0, #1
 80066f6:	d102      	bne.n	80066fe <_isatty_r+0x1a>
 80066f8:	682b      	ldr	r3, [r5, #0]
 80066fa:	b103      	cbz	r3, 80066fe <_isatty_r+0x1a>
 80066fc:	6023      	str	r3, [r4, #0]
 80066fe:	bd38      	pop	{r3, r4, r5, pc}
 8006700:	200003d8 	.word	0x200003d8

08006704 <_sbrk_r>:
 8006704:	b538      	push	{r3, r4, r5, lr}
 8006706:	4d06      	ldr	r5, [pc, #24]	@ (8006720 <_sbrk_r+0x1c>)
 8006708:	2300      	movs	r3, #0
 800670a:	4604      	mov	r4, r0
 800670c:	4608      	mov	r0, r1
 800670e:	602b      	str	r3, [r5, #0]
 8006710:	f7fa fed4 	bl	80014bc <_sbrk>
 8006714:	1c43      	adds	r3, r0, #1
 8006716:	d102      	bne.n	800671e <_sbrk_r+0x1a>
 8006718:	682b      	ldr	r3, [r5, #0]
 800671a:	b103      	cbz	r3, 800671e <_sbrk_r+0x1a>
 800671c:	6023      	str	r3, [r4, #0]
 800671e:	bd38      	pop	{r3, r4, r5, pc}
 8006720:	200003d8 	.word	0x200003d8

08006724 <memcpy>:
 8006724:	440a      	add	r2, r1
 8006726:	4291      	cmp	r1, r2
 8006728:	f100 33ff 	add.w	r3, r0, #4294967295
 800672c:	d100      	bne.n	8006730 <memcpy+0xc>
 800672e:	4770      	bx	lr
 8006730:	b510      	push	{r4, lr}
 8006732:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006736:	f803 4f01 	strb.w	r4, [r3, #1]!
 800673a:	4291      	cmp	r1, r2
 800673c:	d1f9      	bne.n	8006732 <memcpy+0xe>
 800673e:	bd10      	pop	{r4, pc}

08006740 <abort>:
 8006740:	b508      	push	{r3, lr}
 8006742:	2006      	movs	r0, #6
 8006744:	f000 f85a 	bl	80067fc <raise>
 8006748:	2001      	movs	r0, #1
 800674a:	f7fa fe3f 	bl	80013cc <_exit>

0800674e <_realloc_r>:
 800674e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006752:	4607      	mov	r7, r0
 8006754:	4614      	mov	r4, r2
 8006756:	460d      	mov	r5, r1
 8006758:	b921      	cbnz	r1, 8006764 <_realloc_r+0x16>
 800675a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800675e:	4611      	mov	r1, r2
 8006760:	f7ff b9c2 	b.w	8005ae8 <_malloc_r>
 8006764:	b92a      	cbnz	r2, 8006772 <_realloc_r+0x24>
 8006766:	f7ff f94b 	bl	8005a00 <_free_r>
 800676a:	4625      	mov	r5, r4
 800676c:	4628      	mov	r0, r5
 800676e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006772:	f000 f85f 	bl	8006834 <_malloc_usable_size_r>
 8006776:	4284      	cmp	r4, r0
 8006778:	4606      	mov	r6, r0
 800677a:	d802      	bhi.n	8006782 <_realloc_r+0x34>
 800677c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006780:	d8f4      	bhi.n	800676c <_realloc_r+0x1e>
 8006782:	4621      	mov	r1, r4
 8006784:	4638      	mov	r0, r7
 8006786:	f7ff f9af 	bl	8005ae8 <_malloc_r>
 800678a:	4680      	mov	r8, r0
 800678c:	b908      	cbnz	r0, 8006792 <_realloc_r+0x44>
 800678e:	4645      	mov	r5, r8
 8006790:	e7ec      	b.n	800676c <_realloc_r+0x1e>
 8006792:	42b4      	cmp	r4, r6
 8006794:	4622      	mov	r2, r4
 8006796:	4629      	mov	r1, r5
 8006798:	bf28      	it	cs
 800679a:	4632      	movcs	r2, r6
 800679c:	f7ff ffc2 	bl	8006724 <memcpy>
 80067a0:	4629      	mov	r1, r5
 80067a2:	4638      	mov	r0, r7
 80067a4:	f7ff f92c 	bl	8005a00 <_free_r>
 80067a8:	e7f1      	b.n	800678e <_realloc_r+0x40>

080067aa <_raise_r>:
 80067aa:	291f      	cmp	r1, #31
 80067ac:	b538      	push	{r3, r4, r5, lr}
 80067ae:	4605      	mov	r5, r0
 80067b0:	460c      	mov	r4, r1
 80067b2:	d904      	bls.n	80067be <_raise_r+0x14>
 80067b4:	2316      	movs	r3, #22
 80067b6:	6003      	str	r3, [r0, #0]
 80067b8:	f04f 30ff 	mov.w	r0, #4294967295
 80067bc:	bd38      	pop	{r3, r4, r5, pc}
 80067be:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80067c0:	b112      	cbz	r2, 80067c8 <_raise_r+0x1e>
 80067c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80067c6:	b94b      	cbnz	r3, 80067dc <_raise_r+0x32>
 80067c8:	4628      	mov	r0, r5
 80067ca:	f000 f831 	bl	8006830 <_getpid_r>
 80067ce:	4622      	mov	r2, r4
 80067d0:	4601      	mov	r1, r0
 80067d2:	4628      	mov	r0, r5
 80067d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80067d8:	f000 b818 	b.w	800680c <_kill_r>
 80067dc:	2b01      	cmp	r3, #1
 80067de:	d00a      	beq.n	80067f6 <_raise_r+0x4c>
 80067e0:	1c59      	adds	r1, r3, #1
 80067e2:	d103      	bne.n	80067ec <_raise_r+0x42>
 80067e4:	2316      	movs	r3, #22
 80067e6:	6003      	str	r3, [r0, #0]
 80067e8:	2001      	movs	r0, #1
 80067ea:	e7e7      	b.n	80067bc <_raise_r+0x12>
 80067ec:	2100      	movs	r1, #0
 80067ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80067f2:	4620      	mov	r0, r4
 80067f4:	4798      	blx	r3
 80067f6:	2000      	movs	r0, #0
 80067f8:	e7e0      	b.n	80067bc <_raise_r+0x12>
	...

080067fc <raise>:
 80067fc:	4b02      	ldr	r3, [pc, #8]	@ (8006808 <raise+0xc>)
 80067fe:	4601      	mov	r1, r0
 8006800:	6818      	ldr	r0, [r3, #0]
 8006802:	f7ff bfd2 	b.w	80067aa <_raise_r>
 8006806:	bf00      	nop
 8006808:	2000004c 	.word	0x2000004c

0800680c <_kill_r>:
 800680c:	b538      	push	{r3, r4, r5, lr}
 800680e:	4d07      	ldr	r5, [pc, #28]	@ (800682c <_kill_r+0x20>)
 8006810:	2300      	movs	r3, #0
 8006812:	4604      	mov	r4, r0
 8006814:	4608      	mov	r0, r1
 8006816:	4611      	mov	r1, r2
 8006818:	602b      	str	r3, [r5, #0]
 800681a:	f7fa fdc7 	bl	80013ac <_kill>
 800681e:	1c43      	adds	r3, r0, #1
 8006820:	d102      	bne.n	8006828 <_kill_r+0x1c>
 8006822:	682b      	ldr	r3, [r5, #0]
 8006824:	b103      	cbz	r3, 8006828 <_kill_r+0x1c>
 8006826:	6023      	str	r3, [r4, #0]
 8006828:	bd38      	pop	{r3, r4, r5, pc}
 800682a:	bf00      	nop
 800682c:	200003d8 	.word	0x200003d8

08006830 <_getpid_r>:
 8006830:	f7fa bdb4 	b.w	800139c <_getpid>

08006834 <_malloc_usable_size_r>:
 8006834:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006838:	1f18      	subs	r0, r3, #4
 800683a:	2b00      	cmp	r3, #0
 800683c:	bfbc      	itt	lt
 800683e:	580b      	ldrlt	r3, [r1, r0]
 8006840:	18c0      	addlt	r0, r0, r3
 8006842:	4770      	bx	lr

08006844 <_init>:
 8006844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006846:	bf00      	nop
 8006848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800684a:	bc08      	pop	{r3}
 800684c:	469e      	mov	lr, r3
 800684e:	4770      	bx	lr

08006850 <_fini>:
 8006850:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006852:	bf00      	nop
 8006854:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006856:	bc08      	pop	{r3}
 8006858:	469e      	mov	lr, r3
 800685a:	4770      	bx	lr
