{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699012069666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699012069667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  3 12:47:49 2023 " "Processing started: Fri Nov  3 12:47:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699012069667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012069667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blockram_system_v1 -c blockram_system_v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off blockram_system_v1 -c blockram_system_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012069667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699012070013 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699012070013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/blockram_system_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockram_system_v1/synthesis/blockram_system_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_system_v1-rtl " "Found design unit 1: blockram_system_v1-rtl" {  } { { "blockram_system_v1/synthesis/blockram_system_v1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/blockram_system_v1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079946 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1 " "Found entity 1: blockram_system_v1" {  } { { "blockram_system_v1/synthesis/blockram_system_v1.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/blockram_system_v1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "blockram_system_v1/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "blockram_system_v1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_irq_mapper " "Found entity 1: blockram_system_v1_irq_mapper" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_irq_mapper.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0 " "Found entity 1: blockram_system_v1_mm_interconnect_0" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: blockram_system_v1_mm_interconnect_0_avalon_st_adapter" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: blockram_system_v1_mm_interconnect_0_rsp_mux_001" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file blockram_system_v1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "blockram_system_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079957 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "blockram_system_v1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_rsp_mux " "Found entity 1: blockram_system_v1_mm_interconnect_0_rsp_mux" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_rsp_demux_002 " "Found entity 1: blockram_system_v1_mm_interconnect_0_rsp_demux_002" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_cmd_mux_002 " "Found entity 1: blockram_system_v1_mm_interconnect_0_cmd_mux_002" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_cmd_mux " "Found entity 1: blockram_system_v1_mm_interconnect_0_cmd_mux" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: blockram_system_v1_mm_interconnect_0_cmd_demux_001" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_cmd_demux " "Found entity 1: blockram_system_v1_mm_interconnect_0_cmd_demux" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v1_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699012079965 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v1_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699012079965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_router_004_default_decode " "Found entity 1: blockram_system_v1_mm_interconnect_0_router_004_default_decode" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079966 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_mm_interconnect_0_router_004 " "Found entity 2: blockram_system_v1_mm_interconnect_0_router_004" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079966 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699012079967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699012079967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_router_002_default_decode " "Found entity 1: blockram_system_v1_mm_interconnect_0_router_002_default_decode" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079967 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_mm_interconnect_0_router_002 " "Found entity 2: blockram_system_v1_mm_interconnect_0_router_002" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699012079968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699012079968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_router_001_default_decode " "Found entity 1: blockram_system_v1_mm_interconnect_0_router_001_default_decode" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079968 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_mm_interconnect_0_router_001 " "Found entity 2: blockram_system_v1_mm_interconnect_0_router_001" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079968 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blockram_system_v1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699012079969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blockram_system_v1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at blockram_system_v1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699012079969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_mm_interconnect_0_router_default_decode " "Found entity 1: blockram_system_v1_mm_interconnect_0_router_default_decode" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079970 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_mm_interconnect_0_router " "Found entity 2: blockram_system_v1_mm_interconnect_0_router" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "blockram_system_v1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "blockram_system_v1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "blockram_system_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "blockram_system_v1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "blockram_system_v1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "blockram_system_v1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_switches " "Found entity 1: blockram_system_v1_switches" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_switches.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2 " "Found entity 1: blockram_system_v1_nios2" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_test_bench " "Found entity 1: blockram_system_v1_nios2_cpu_test_bench" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_test_bench.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_debug_slave_sysclk " "Found entity 1: blockram_system_v1_nios2_cpu_debug_slave_sysclk" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_debug_slave_tck " "Found entity 1: blockram_system_v1_nios2_cpu_debug_slave_tck" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_register_bank_a_module " "Found entity 1: blockram_system_v1_nios2_cpu_register_bank_a_module" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "2 blockram_system_v1_nios2_cpu_register_bank_b_module " "Found entity 2: blockram_system_v1_nios2_cpu_register_bank_b_module" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "3 blockram_system_v1_nios2_cpu_nios2_oci_debug " "Found entity 3: blockram_system_v1_nios2_cpu_nios2_oci_debug" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "4 blockram_system_v1_nios2_cpu_nios2_oci_break " "Found entity 4: blockram_system_v1_nios2_cpu_nios2_oci_break" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "5 blockram_system_v1_nios2_cpu_nios2_oci_xbrk " "Found entity 5: blockram_system_v1_nios2_cpu_nios2_oci_xbrk" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "6 blockram_system_v1_nios2_cpu_nios2_oci_dbrk " "Found entity 6: blockram_system_v1_nios2_cpu_nios2_oci_dbrk" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "7 blockram_system_v1_nios2_cpu_nios2_oci_itrace " "Found entity 7: blockram_system_v1_nios2_cpu_nios2_oci_itrace" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "8 blockram_system_v1_nios2_cpu_nios2_oci_td_mode " "Found entity 8: blockram_system_v1_nios2_cpu_nios2_oci_td_mode" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "9 blockram_system_v1_nios2_cpu_nios2_oci_dtrace " "Found entity 9: blockram_system_v1_nios2_cpu_nios2_oci_dtrace" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1204 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "10 blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: blockram_system_v1_nios2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "11 blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: blockram_system_v1_nios2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "12 blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: blockram_system_v1_nios2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "13 blockram_system_v1_nios2_cpu_nios2_oci_fifo " "Found entity 13: blockram_system_v1_nios2_cpu_nios2_oci_fifo" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "14 blockram_system_v1_nios2_cpu_nios2_oci_pib " "Found entity 14: blockram_system_v1_nios2_cpu_nios2_oci_pib" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1934 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "15 blockram_system_v1_nios2_cpu_nios2_oci_im " "Found entity 15: blockram_system_v1_nios2_cpu_nios2_oci_im" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "16 blockram_system_v1_nios2_cpu_nios2_performance_monitors " "Found entity 16: blockram_system_v1_nios2_cpu_nios2_performance_monitors" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "17 blockram_system_v1_nios2_cpu_nios2_avalon_reg " "Found entity 17: blockram_system_v1_nios2_cpu_nios2_avalon_reg" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2044 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "18 blockram_system_v1_nios2_cpu_ociram_sp_ram_module " "Found entity 18: blockram_system_v1_nios2_cpu_ociram_sp_ram_module" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "19 blockram_system_v1_nios2_cpu_nios2_ocimem " "Found entity 19: blockram_system_v1_nios2_cpu_nios2_ocimem" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2202 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "20 blockram_system_v1_nios2_cpu_nios2_oci " "Found entity 20: blockram_system_v1_nios2_cpu_nios2_oci" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2383 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""} { "Info" "ISGN_ENTITY_NAME" "21 blockram_system_v1_nios2_cpu " "Found entity 21: blockram_system_v1_nios2_cpu" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu.v" 2855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_nios2_cpu_debug_slave_wrapper " "Found entity 1: blockram_system_v1_nios2_cpu_debug_slave_wrapper" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_nios2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-behavior " "Found design unit 1: reg-behavior" {  } { { "blockram_system_v1/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079999 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "blockram_system_v1/synthesis/submodules/reg.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012079999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012079999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/avs_to_blockram_converter_CU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/avs_to_blockram_converter_CU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter_CU-fsm " "Found design unit 1: avs_to_blockram_converter_CU-fsm" {  } { { "blockram_system_v1/synthesis/submodules/avs_to_blockram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/avs_to_blockram_converter_CU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080000 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter_CU " "Found entity 1: avs_to_blockram_converter_CU" {  } { { "blockram_system_v1/synthesis/submodules/avs_to_blockram_converter_CU.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/avs_to_blockram_converter_CU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012080000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/avs_to_blockram_converter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/avs_to_blockram_converter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avs_to_blockram_converter-rtl " "Found design unit 1: avs_to_blockram_converter-rtl" {  } { { "blockram_system_v1/synthesis/submodules/avs_to_blockram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/avs_to_blockram_converter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080000 ""} { "Info" "ISGN_ENTITY_NAME" "1 avs_to_blockram_converter " "Found entity 1: avs_to_blockram_converter" {  } { { "blockram_system_v1/synthesis/submodules/avs_to_blockram_converter.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/avs_to_blockram_converter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012080000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_1port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_1port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blockram_1port-SYN " "Found design unit 1: blockram_1port-SYN" {  } { { "blockram_system_v1/synthesis/submodules/blockram_1port.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_1port.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080001 ""} { "Info" "ISGN_ENTITY_NAME" "1 blockram_1port " "Found entity 1: blockram_1port" {  } { { "blockram_system_v1/synthesis/submodules/blockram_1port.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_1port.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012080001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/custom_OCRAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/custom_OCRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_OCRAM-rtl " "Found design unit 1: custom_OCRAM-rtl" {  } { { "blockram_system_v1/synthesis/submodules/custom_OCRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/custom_OCRAM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080002 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_OCRAM " "Found entity 1: custom_OCRAM" {  } { { "blockram_system_v1/synthesis/submodules/custom_OCRAM.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/custom_OCRAM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012080002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram_system_v1/synthesis/submodules/blockram_system_v1_LEDs.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram_system_v1/synthesis/submodules/blockram_system_v1_LEDs.v" { { "Info" "ISGN_ENTITY_NAME" "1 blockram_system_v1_LEDs " "Found entity 1: blockram_system_v1_LEDs" {  } { { "blockram_system_v1/synthesis/submodules/blockram_system_v1_LEDs.v" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/blockram_system_v1/synthesis/submodules/blockram_system_v1_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012080003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/pll/pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080004 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/pll.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/pll/pll.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699012080004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012080004 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting an identifier top_level_entity.vhd(69) " "VHDL syntax error at top_level_entity.vhd(69) near text \":\";  expecting an identifier" {  } { { "top_level_entity.vhd" "" { Text "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/top_level_entity.vhd" 69 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012080005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_entity.vhd 0 0 " "Found 0 design units, including 0 entities, in source file top_level_entity.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012080005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/output_files/blockram_system_v1.map.smsg " "Generated suppressed messages file /home/andrea/Documents/Tesi_287628/287628/blockram_system_v1/output_files/blockram_system_v1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012080077 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "417 " "Peak virtual memory: 417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699012081193 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov  3 12:48:01 2023 " "Processing ended: Fri Nov  3 12:48:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699012081193 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699012081193 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699012081193 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012081193 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699012081870 ""}
