#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Oct 28 14:50:24 2023
# Process ID: 27076
# Current directory: d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex
# Command line: vivado.exe -notrace -source d:/code/3DAudioWithFPGA/PCIeConnect/.Xil/xdma_0/xdma_0_ex.tcl
# Log file: d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/vivado.log
# Journal file: d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex\vivado.jou
# Running On: NotAsleep, OS: Windows, CPU Frequency: 3418 MHz, CPU Physical cores: 16, Host memory: 102807 MB
#-----------------------------------------------------------
start_gui
source d:/code/3DAudioWithFPGA/PCIeConnect/.Xil/xdma_0/xdma_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Software/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Xilinx/Vivado/2023.1/data/ip'.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1536.734 ; gain = 367.168
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xdma_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xdma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xdma_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xdma_0'...
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: gen_ex_cores.tcl
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xdma_0'...
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/Software/Xilinx/Vivado/2023.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/summary.log'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/summary.log'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/Software/Xilinx/Vivado/2023.1/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/xsim/xdma_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/xsim/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/modelsim/xdma_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/modelsim/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/questa/xdma_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/questa/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/xcelium/xdma_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/xcelium/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/vcs/xdma_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/vcs/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/riviera/xdma_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/riviera/sys_clk_gen_ps_v.txt'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/activehdl/xdma_0.sh'
INFO: [SIM-utils-43] Exported 'D:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.ip_user_files/sim_scripts/xdma_0/activehdl/sys_clk_gen_ps_v.txt'
export_ip_user_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1608.480 ; gain = 8.543
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
not writing pins
not writing pins
not writing pins
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'board'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Software/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Software/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'board' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L xdma_v4_1_23 -L xilinx_vip -prj board_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pipe_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pipe_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pipe_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_gtp_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_gtp_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_gtp_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pipe_user
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pipe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_qpll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_qpll_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_qpll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_rxeq_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pcie_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_core_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pcie_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pcie_bram_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_bram_top_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pcie_bram_top_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_brams_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pcie_brams_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pcie_pipe_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_misc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pcie_pipe_misc
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie_pipe_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pcie_pipe_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_gt_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtp_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_gtp_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gtx_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_gtx_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_rx_valid_filter_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_gt_rx_valid_filter_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_gt_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/source/xdma_0_pcie2_ip_pcie2_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip_pcie2_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_0/sim/xdma_0_pcie2_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_1/sim/xdma_v4_1_23_blk_mem_64_reg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_23_blk_mem_64_reg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_2/sim/xdma_v4_1_23_blk_mem_64_noreg_be.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_23_blk_mem_64_noreg_be
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_3/sim/pcie2_fifo_generator_dma_cpl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2_fifo_generator_dma_cpl
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/ip_4/sim/pcie2_fifo_generator_tgt_brdg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie2_fifo_generator_tgt_brdg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_cpl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_dma_cpl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_req.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_dma_req
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_rx_destraddler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_rx_destraddler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_rx_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_rx_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_cpl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_tgt_cpl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tgt_req.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_tgt_req
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_tx_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_tx_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_axi_stream_intf.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_axi_stream_intf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_cfg_sideband
WARNING: [VRFC 10-3380] identifier 'msix_state' is used before its declaration [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:427]
WARNING: [VRFC 10-3380] identifier 'msix_addr' is used before its declaration [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_cfg_sideband.sv:428]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_pcie2_to_pcie3_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_23_dma_bram_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_23_dma_fifo_64x512_wrap
INFO: [VRFC 10-311] analyzing module xdma_v4_1_23_mem_simple_dport_bram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_23_dma_bram_wrap_1024
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_v4_1_23_dma_bram_wrap_2048
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0_core_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/pcie3_uscale_rp_core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_core_top
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_top
INFO: [VRFC 10-311] analyzing module rp_init_ctrl
INFO: [VRFC 10-311] analyzing module rp_tph_tbl
INFO: [VRFC 10-311] analyzing module rp_pipe_pipeline
INFO: [VRFC 10-311] analyzing module rp_pipe_misc
INFO: [VRFC 10-311] analyzing module rp_pipe_lane
INFO: [VRFC 10-311] analyzing module rp_pcie3_uscale_wrapper
INFO: [VRFC 10-311] analyzing module rp_bram
INFO: [VRFC 10-311] analyzing module rp_bram_rep
INFO: [VRFC 10-311] analyzing module rp_bram_rep_8k
INFO: [VRFC 10-311] analyzing module rp_bram_req
INFO: [VRFC 10-311] analyzing module rp_bram_8k
INFO: [VRFC 10-311] analyzing module rp_bram_cpl
INFO: [VRFC 10-311] analyzing module rp_bram_16k
INFO: [VRFC 10-311] analyzing module rp_deemph
INFO: [VRFC 10-311] analyzing module rp_rxcdrhold
INFO: [VRFC 10-311] analyzing module rp_phy_sync
INFO: [VRFC 10-311] analyzing module rp_phy_sync_cell
INFO: [VRFC 10-311] analyzing module rp_phy_wrapper
INFO: [VRFC 10-311] analyzing module rp_phy_clk
INFO: [VRFC 10-311] analyzing module rp_phy_rst
INFO: [VRFC 10-311] analyzing module rp_phy_txeq
INFO: [VRFC 10-311] analyzing module rp_phy_rxeq
INFO: [VRFC 10-311] analyzing module rp_phy_reset_sync
INFO: [VRFC 10-311] analyzing module rp_phy_multi_pipe_sync
INFO: [VRFC 10-311] analyzing module rp_phy_freq_cntr
INFO: [VRFC 10-311] analyzing module rp_gt_channel
INFO: [VRFC 10-311] analyzing module rp_gt_common
INFO: [VRFC 10-311] analyzing module rp_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_top
INFO: [VRFC 10-311] analyzing module rp_gt_gtwizard_gthe3
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_common_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_common_rp
INFO: [VRFC 10-311] analyzing module rp_gt_gthe3_channel_wrapper
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_channel_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_reset_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_bit_synchronizer_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gthe3_cpll_cal_freq_counter_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userclk_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_buffbypass_rx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_reset_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_tx_rp
INFO: [VRFC 10-311] analyzing module gtwizard_ultrascale_v1_5_4_gtwiz_userdata_rx_rp
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/pcie3_uscale_rp_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie3_uscale_rp_top
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/xdma_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xdma_app
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/xilinx_pcie_uscale_rp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie3_uscale_rp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/xilinx_dma_pcie_ep.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_dma_pcie_ep
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/board.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module board
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj board_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1696.840 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_1_4 -L xdma_v4_1_23 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Software/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_1_4 -L xdma_v4_1_23 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot board_behav xil_defaultlib.board xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'rbar_bar_size_sd' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1561]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'rbar_function_number_sd' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1562]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'cfg_function_status_sd' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1572]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'cfg_max_payload_sd' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:1574]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 's_axis_c2h_tuser' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:4784]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 252 for port 'cfg_vf_flr_done' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:45910]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 64 for port 'cfg_interrupt_msix_address' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:46301]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'm_axis_rq_tready' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44481]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'CFG_MSIEN_IN' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44788]
WARNING: [VRFC 10-3091] actual bit length 256 differs from formal bit length 4 for port 'cfg_flr_done' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:44843]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'axi_rrq_rdy' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43380]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'axi_rrq_vld' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43381]
WARNING: [VRFC 10-3091] actual bit length 363 differs from formal bit length 242 for port 'axi_rrq_req' [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:43382]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'pci_exp_txn' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/board.v:233]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'pci_exp_txp' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/board.v:234]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'pci_exp_rxn' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/board.v:235]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'pci_exp_rxp' [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/board.v:236]
WARNING: [VRFC 10-5021] port 'cfg_fc_vc_sel' is not connected on this instance [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/sim/xdma_0.sv:224]
WARNING: [VRFC 10-3027] 'cfg_function_status' was previously declared with a different range [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3747]
WARNING: [VRFC 10-3027] 'cfg_max_payload' was previously declared with a different range [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv:3731]
WARNING: [VRFC 10-5021] port 'cfg_mgmt_di' is not connected on this instance [d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.gen/sources_1/ip/xdma_0/xdma_v4_1/hdl/verilog/xdma_0_pcie2_to_pcie3_wrapper.sv:973]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42361]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42362]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42363]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42364]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42365]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42366]
WARNING: [VRFC 10-3705] select index 2 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42368]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42370]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42371]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42372]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42373]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42374]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42375]
WARNING: [VRFC 10-3705] select index 3 into 'h2c_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42377]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42397]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42398]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42399]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42400]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42401]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42402]
WARNING: [VRFC 10-3705] select index 2 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42404]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42406]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_in' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42407]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42408]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42409]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42410]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42411]
WARNING: [VRFC 10-3705] select index 3 into 'c2h_dat_bram_cmd_out' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:42413]
WARNING: [VRFC 10-3705] select index 119 into 's_axis_cq_tuser' is out of bounds [/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:28456]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4328] File: d:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/imports/pci_exp_usrapp_tx.v Line: 3159 : Sensitivity on input argument "timeout" of task "TSK_SIMULATION_TIMEOUT" may never get triggered.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_xdma_0_dma_cpl_sv_38279083...
Compiling package xdma_v4_1_23.$unit_xdma_v4_1_vl_rfs_sv
Compiling module xil_defaultlib.sys_clk_gen
Compiling module xil_defaultlib.sys_clk_gen_ds(halfcycle=5000)
Compiling module unisims_ver.IBUFDS_GTE2
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.dma_pcie_axis_rq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_rc_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_axis_cq_if(DATA_WIDTH=6...
Compiling module xil_defaultlib.dma_pcie_misc_output_if
Compiling module xil_defaultlib.dma_pcie_misc_input_if
Compiling module xil_defaultlib.dma_pcie_gic_if
Compiling module xil_defaultlib.dma_pcie_fabric_output_if
Compiling module xil_defaultlib.dma_pcie_fabric_input_if
Compiling module xil_defaultlib.dma_pcie_mi_4Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_16Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_2Bx2048_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_8Bx2048_4Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpli_if
Compiling module xil_defaultlib.dma_pcie_mi_dsc_cpld_if
Compiling module xil_defaultlib.dma_pcie_dsc_in_if
Compiling module xil_defaultlib.dma_pcie_dsc_out_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx256_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx512_32Bwe_ram_if
Compiling module xil_defaultlib.dma_pcie_mi_64Bx2048_32Bwe_ram_i...
Compiling module xil_defaultlib.dma_pcie_mi_64Bx1024_32Bwe_ram_i...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOAsync(BU...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead(BUF...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOAsync(BU...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOAsync(BU...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFOHead2(BU...
Compiling module xdma_v4_1_23.xdma_v4_1_23_GenericFIFO(BUF_DAT...
Compiling module xpm.xpm_cdc_single(SRC_INPUT_REG=0)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=18...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=18...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=36...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_s...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.pcie2_fifo_generator_dma_cpl
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_s...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_bhv_ver_p...
Compiling module fifo_generator_v13_1_4.fifo_generator_v13_1_4_CONV_VER(...
Compiling module fifo_generator_v13_1_4.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.pcie2_fifo_generator_tgt_brdg
Compiling module xil_defaultlib.xdma_0_rx_destraddler(C_KEEP_WID...
Compiling module xil_defaultlib.xdma_0_rx_demux(C_KEEP_WIDTH=8)
Compiling module xil_defaultlib.xdma_0_tx_mux(C_KEEP_WIDTH=8)
Compiling module xil_defaultlib.xdma_0_dma_req(C_AXI_DATA_WIDTH=...
Compiling module xil_defaultlib.xdma_0_dma_cpl(C_AXI_DATA_WIDTH=...
Compiling module xil_defaultlib.xdma_0_tgt_req(C_KEEP_WIDTH=8,C_...
Compiling module xil_defaultlib.xdma_0_tgt_cpl(C_KEEP_WIDTH=8,C_...
Compiling module xil_defaultlib.xdma_0_axi_stream_intf(C_M_AXIS_...
Compiling module xil_defaultlib.xdma_0_cfg_sideband(C_KEEP_WIDTH...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_rx_pip...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_rx_nul...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_rx(C_D...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_tx_pip...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_tx_thr...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_tx(C_D...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_axi_basic_top(C_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module unisims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module unimacro_ver.BRAM_TDP_MACRO(BRAM_SIZE="36Kb",...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_bram_7x(LIN...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_brams_7x(LI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_bram_top_7x...
Compiling module unisims_ver.PCIE_2_1(AER_BASE_PTR=12'b0,AER_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_7x(AER_BASE...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_pipe_misc(P...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_pipe_lane(P...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_pipe_pipeli...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie_top(PIPE_PI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_rx_valid_filt...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFGCTRL
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_clock(PCIE_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtp_pipe_reset(P...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_user(PCIE_U...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtp_pipe_rate(PC...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_sync(PCIE_G...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtp_pipe_drp
Compiling module xil_defaultlib.xdma_0_pcie2_ip_qpll_drp(PCIE_GT...
Compiling module unisims_ver.GTPE2_COMMON(BIAS_CFG=64'b010100...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtp_cpllpd_ovrd
Compiling module xil_defaultlib.xdma_0_pcie2_ip_qpll_wrapper(PCI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_common(PCIE_S...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gtx_cpllpd_ovrd
Compiling module unisims_ver.GTPE2_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_wrapper(PCIE_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pipe_wrapper(PCI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_gt_top(LINK_CAP_...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_core_top(KEEP_WI...
Compiling module xil_defaultlib.xdma_0_pcie2_ip_pcie2_top(c_comp...
Compiling module xil_defaultlib.xdma_0_pcie2_ip
Compiling module xil_defaultlib.xdma_0_pcie2_to_pcie3_wrapper(PL...
Compiling module xil_defaultlib.xdma_0_core_top(PL_UPSTREAM_FACI...
Compiling module xil_defaultlib.xdma_0
Compiling module blk_mem_gen_v8_4_6.beh_vlog_ff_clr_v8_4
Compiling module blk_mem_gen_v8_4_6.beh_vlog_ff_pre_v8_4
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b111101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b100010...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_6.write_netlist_v8_4_default
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_write_wrapper_beh_v8...
Compiling module blk_mem_gen_v8_4_6.beh_vlog_ff_ce_clr_v8_4
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b01011)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b01000)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b0100)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b111011...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b01)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b0111)
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010000...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b111111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b111100...
Compiling module blk_mem_gen_v8_4_6.beh_vlog_muxf7_v8_4
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010101...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011111...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b010001...
Compiling module blk_mem_gen_v8_4_6.STATE_LOGIC_v8_4(INIT=64'b011100...
Compiling module blk_mem_gen_v8_4_6.read_netlist_v8_4(C_ADDRB_WIDTH=...
Compiling module blk_mem_gen_v8_4_6.blk_mem_axi_read_wrapper_beh_v8_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.xdma_app_default
Compiling module xil_defaultlib.xilinx_dma_pcie_ep_default
Compiling module unisims_ver.IBUFDS_GTE3_default
Compiling module unisims_ver.BUFG_GT
Compiling module unisims_ver.BUFG_GT_SYNC
Compiling module xil_defaultlib.rp_phy_sync_cell(STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(STAGE=3)
Compiling module xil_defaultlib.rp_deemph
Compiling module xil_defaultlib.rp_rxcdrhold
Compiling module xil_defaultlib.rp_phy_clk
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=8,STAGE=3)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2,STAGE=3)
Compiling module xil_defaultlib.rp_phy_rst(PL_UPSTREAM_FACING="F...
Compiling module xil_defaultlib.rp_phy_sync_cell
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=2)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=4)
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=6)
Compiling module xil_defaultlib.rp_phy_txeq
Compiling module xil_defaultlib.rp_phy_sync(WIDTH=3)
Compiling module xil_defaultlib.rp_phy_rxeq(PHY_SIM_EN="TRUE")
Compiling module unisims_ver.GTHE3_CHANNEL(ALIGN_COMMA_ENABLE...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module unisims_ver.GTHE3_COMMON(BIAS_CFG2=16'b01100...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE")
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_common(PHY_SIM_EN="TRUE",G...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_gt_channel(PHY_SIM_EN="TRUE",...
Compiling module xil_defaultlib.rp_phy_wrapper(PL_UPSTREAM_FACIN...
Compiling module xil_defaultlib.rp_init_ctrl(PL_UPSTREAM_FACING=...
Compiling module unisims_ver.RAMB36E2(DOB_REG=0,READ_WIDTH_A=...
Compiling module xil_defaultlib.rp_tph_tbl
Compiling module xil_defaultlib.rp_pipe_misc_default
Compiling module xil_defaultlib.rp_pipe_lane_default
Compiling module xil_defaultlib.rp_pipe_pipeline(PL_LINK_CAP_MAX...
Compiling module unisims_ver.RAMB36E2(READ_WIDTH_A=36,READ_WI...
Compiling module xil_defaultlib.rp_bram_rep_8k_default
Compiling module xil_defaultlib.rp_bram_rep
Compiling module unisims_ver.RAMB18E2(READ_WIDTH_A=36,RSTREG_...
Compiling module xil_defaultlib.rp_bram_8k_default
Compiling module xil_defaultlib.rp_bram_req
Compiling module xil_defaultlib.rp_bram_cpl(COMPLETION_SPACE="8K...
Compiling module xil_defaultlib.rp_bram(COMPLETION_SPACE="8KB")
Compiling module unisims_ver.PCIE_3_1(AXISTEN_IF_CC_PARITY_CH...
Compiling module xil_defaultlib.rp_pcie3_uscale_wrapper(NO_DECOD...
Compiling module xil_defaultlib.rp_pcie3_uscale_top(NO_DECODE_LO...
Compiling module xil_defaultlib.rp_pcie3_uscale_core_top(PL_LINK...
Compiling module xil_defaultlib.pcie3_uscale_rp_top
Compiling module xil_defaultlib.pci_exp_usrapp_rx(C_DATA_WIDTH=2...
Compiling module xil_defaultlib.pci_exp_usrapp_tx(DEV_CAP_MAX_PA...
Compiling module xil_defaultlib.pci_exp_usrapp_cfg
Compiling module xil_defaultlib.pci_exp_usrapp_com
Compiling module xil_defaultlib.xilinx_pcie3_uscale_rp(PF0_DEV_C...
Compiling module xil_defaultlib.board
Compiling module xil_defaultlib.glbl
Built simulation snapshot board_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:08:29 . Memory (MB): peak = 1696.840 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '509' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/code/3DAudioWithFPGA/exampleXDMA/xdma_0_ex/xdma_0_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "board_behav -key {Behavioral:sim_1:Functional:board} -tclbatch {board.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source board.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[                   0] board.EP.xdma_0_i.inst.xdma_0_pcie2_to_pcie3_wrapper_i.pcie2_ip_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_tx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.xdma_0_i.inst.xdma_0_pcie2_to_pcie3_wrapper_i.pcie2_ip_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top.pcie_brams_rx NUM_BRAMS 4  DOB_REG 1 WIDTH 18 RAM_WRITE_LATENCY 0 RAM_RADDR_LATENCY 0 RAM_RDATA_LATENCY 2
[                   0] board.EP.xdma_0_i.inst.xdma_0_pcie2_to_pcie3_wrapper_i.pcie2_ip_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_TX 1 COLS_TX 4
[                   0] board.EP.xdma_0_i.inst.xdma_0_pcie2_to_pcie3_wrapper_i.pcie2_ip_i.inst.inst.pcie_top_i.pcie_7x_i.pcie_bram_top ROWS_RX 1 COLS_RX 4
Block Memory Generator module board.EP.xdma_app_i.blk_mem_axiLM_inst.inst.\axi_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Timescale of (rp_pcie3_uscale_core_top(PL_LINK_CAP_MAX_LINK_SPEED=4,PL_LINK_CAP_MAX_LINK_WIDTH=8,PF0_ARI_CAP_NEXT_FUNC=32'b0,PF0_AER_CAP_NEXTPTR=32'b01100000000,PF0_ARI_CAP_NEXTPTR=32'b0,VF0_ARI_CAP_NEXTPTR=32'b0,VF1_ARI_CAP_NEXTPTR=32'b0,VF2_ARI_CAP_NEXTPTR=32'b0,VF3_ARI_CAP_NEXTPTR=32'b0,VF4_ARI_CAP_NEXTPTR=32'b0,VF5_ARI_CAP_NEXTPTR=32'b0,PF0_BAR0_APERTURE_SIZE=32'b0100,PF0_BAR0_CONTROL=32'b0100,PF0_BAR1_APERTURE_SIZE=32'b0,PF0_BAR1_CONTROL=32'b0,PF0_BAR2_APERTURE_SIZE=32'b0,PF0_BAR2_CONTROL=32'b0,PF0_BAR3_APERTURE_SIZE=32'b0,PF0_BAR3_CONTROL=32'b0,PF0_BAR4_APERTURE_SIZE=32'b0,PF0_BAR4_CONTROL=32'b0,PF0_BAR5_APERTURE_SIZE=32'b0,PF0_BAR5_CONTROL=32'b0,PF0_CAPABILITY_POINTER=32'b010000000,PF0_CLASS_CODE=32'b01011000000000000000,PF0_DEVICE_ID=32'b0111000000110001,PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT="FALSE",PF0_DEV_CAP2_LTR_SUPPORT="FALSE",PF0_DEV_CAP2_OBFF_SUPPORT=32'b0,PF0_DEV_CAP_EXT_TAG_SUPPORTED="FALSE",PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE="FALSE",PF0_DEV_CAP_MAX_PAYLOAD_SIZE=32'b010,PF0_DPA_CAP_NEXTPTR=32'b01100000000,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=32'b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=32'b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=32'b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=32'b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=32'b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=32'b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=32'b0,PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=32'b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0=32'b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1=32'b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2=32'b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3=32'b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4=32'b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5=32'b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6=32'b0,PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7=32'b0,PF0_DSN_CAP_NEXTPTR=32'b01100000000,PF0_EXPANSION_ROM_APERTURE_SIZE=32'b0,PF0_INTERRUPT_PIN=32'b01,PF0_LINK_STATUS_SLOT_CLOCK_CONFIG="FALSE",PF0_LTR_CAP_NEXTPTR=32'b01100000000,PF0_MSIX_CAP_NEXTPTR=32'b0,PF0_MSIX_CAP_PBA_OFFSET=32'b0,PF0_MSIX_CAP_TABLE_OFFSET=32'b0,PF0_MSIX_CAP_TABLE_SIZE=32'b0,PF0_MSI_CAP_NEXTPTR=32'b011000000,PF0_PB_CAP_NEXTPTR=32'b01001110100,PF0_PM_CAP_NEXTPTR=32'b010010000,PF0_PM_CAP_PMESUPPORT_D0="FALSE",PF0_PM_CAP_PMESUPPORT_D1="FALSE",PF0_PM_CAP_PMESUPPORT_D3HOT="FALSE",PF0_PM_CAP_SUPP_D1_STATE="FALSE",PF0_RBAR_CAP_NEXTPTR=32'b01100000000,PF0_RBAR_CAP_SIZE0=32'b0,PF0_RBAR_CAP_SIZE1=32'b0,PF0_RBAR_CAP_SIZE2=32'b0,PF1_RBAR_CAP_SIZE0=32'b0,PF1_RBAR_CAP_SIZE1=32'b0,PF1_RBAR_CAP_SIZE2=32'b0,PF0_REVISION_ID=32'b0,PF0_SRIOV_BAR0_APERTURE_SIZE=32'b0,PF0_SRIOV_BAR0_CONTROL=32'b0,PF0_SRIOV_BAR1_APERTURE_SIZE=32'b0,PF0_SRIOV_BAR1_CONTROL=32'b0,PF0_SRIOV_BAR2_APERTURE_SIZE=32'b0,PF0_SRIOV_BAR2_CONTROL=32'b0,PF0_SRIOV_BAR3_APERTURE_SIZE=32'b0,PF0_SRIOV_BAR3_CONTROL=32'b0,PF0_SRIOV_BAR4_APERTURE_SIZE=32'b0,PF0_SRIOV_BAR4_CONTROL=32'b0,PF0_SRIOV_BAR5_APERTURE_SIZE=32'b0,PF0_SRIOV_BAR5_CONTROL=32'b0,PF0_SRIOV_CAP_INITIAL_VF=32'b0,PF0_SRIOV_CAP_NEXTPTR=32'b01100000000,PF0_SRIOV_CAP_TOTAL_VF=32'b0,PF0_SRIOV_CAP_VER=32'b0,PF0_SRIOV_FIRST_VF_OFFSET=32'b0,PF0_SRIOV_FUNC_DEP_LINK=32'b0,PF0_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF0_SRIOV_VF_DEVICE_ID=32'b0,PF0_SUBSYSTEM_ID=32'b0111,PF0_TPHR_CAP_NEXTPTR=32'b01100000000,VF0_TPHR_CAP_NEXTPTR=32'b0,VF1_TPHR_CAP_NEXTPTR=32'b0,VF2_TPHR_CAP_NEXTPTR=32'b0,VF3_TPHR_CAP_NEXTPTR=32'b0,VF4_TPHR_CAP_NEXTPTR=32'b0,VF5_TPHR_CAP_NEXTPTR=32'b0,PF0_TPHR_CAP_ST_MODE_SEL=32'b0,PF0_TPHR_CAP_ST_TABLE_LOC=32'b0,PF0_TPHR_CAP_ST_TABLE_SIZE=32'b0,PF0_TPHR_CAP_VER=32'b01,PF1_TPHR_CAP_ST_MODE_SEL=32'b0,PF1_TPHR_CAP_ST_TABLE_LOC=32'b0,PF1_TPHR_CAP_ST_TABLE_SIZE=32'b0,PF1_TPHR_CAP_VER=32'b01,VF0_TPHR_CAP_ST_MODE_SEL=32'b0,VF0_TPHR_CAP_ST_TABLE_LOC=32'b0,VF0_TPHR_CAP_ST_TABLE_SIZE=32'b0,VF0_TPHR_CAP_VER=32'b01,VF1_TPHR_CAP_ST_MODE_SEL=32'b0,VF1_TPHR_CAP_ST_TABLE_LOC=32'b0,VF1_TPHR_CAP_ST_TABLE_SIZE=32'b0,VF1_TPHR_CAP_VER=32'b01,VF2_TPHR_CAP_ST_MODE_SEL=32'b0,VF2_TPHR_CAP_ST_TABLE_LOC=32'b0,VF2_TPHR_CAP_ST_TABLE_SIZE=32'b0,VF2_TPHR_CAP_VER=32'b01,VF3_TPHR_CAP_ST_MODE_SEL=32'b0,VF3_TPHR_CAP_ST_TABLE_LOC=32'b0,VF3_TPHR_CAP_ST_TABLE_SIZE=32'b0,VF3_TPHR_CAP_VER=32'b01,VF4_TPHR_CAP_ST_MODE_SEL=32'b0,VF4_TPHR_CAP_ST_TABLE_LOC=32'b0,VF4_TPHR_CAP_ST_TABLE_SIZE=32'b0,VF4_TPHR_CAP_VER=32'b01,VF5_TPHR_CAP_ST_MODE_SEL=32'b0,VF5_TPHR_CAP_ST_TABLE_LOC=32'b0,VF5_TPHR_CAP_ST_TABLE_SIZE=32'b0,VF5_TPHR_CAP_VER=32'b01,PF0_SECONDARY_PCIE_CAP_NEXTPTR=32'b0,MCAP_CAP_NEXTPTR=32'b0,PF0_VC_CAP_NEXTPTR=32'b0,PF1_AER_CAP_NEXTPTR=32'b0,PF1_ARI_CAP_NEXTPTR=32'b0,PF1_BAR0_APERTURE_SIZE=32'b0,PF1_BAR0_CONTROL=32'b0,PF1_BAR1_APERTURE_SIZE=32'b0,PF1_BAR1_CONTROL=32'b0,PF1_BAR2_APERTURE_SIZE=32'b0,PF1_BAR2_CONTROL=32'b0,PF1_BAR3_APERTURE_SIZE=32'b0,PF1_BAR3_CONTROL=32'b0,PF1_BAR4_APERTURE_SIZE=32'b0,PF1_BAR4_CONTROL=32'b0,PF1_BAR5_APERTURE_SIZE=32'b0,PF1_BAR5_CONTROL=32'b0,PF1_CAPABILITY_POINTER=32'b010000000,PF1_CLASS_CODE=32'b01011000000000000000,PF1_DEVICE_ID=32'b0111000000010001,PF1_DEV_CAP_MAX_PAYLOAD_SIZE=32'b010,PF1_DPA_CAP_NEXTPTR=32'b0,PF1_DSN_CAP_NEXTPTR=32'b0,PF1_EXPANSION_ROM_APERTURE_SIZE=32'b0,PF1_INTERRUPT_PIN=32'b0,PF1_MSIX_CAP_NEXTPTR=32'b0,PF1_MSIX_CAP_PBA_OFFSET=32'b0,PF1_MSIX_CAP_TABLE_OFFSET=32'b0,PF1_MSIX_CAP_TABLE_SIZE=32'b0,PF1_MSI_CAP_NEXTPTR=32'b0,PF1_PB_CAP_NEXTPTR=32'b0,PF1_PM_CAP_NEXTPTR=32'b0,PF1_RBAR_CAP_NEXTPTR=32'b0,PF1_REVISION_ID=32'b0,PF1_SRIOV_BAR0_APERTURE_SIZE=32'b0,PF1_SRIOV_BAR0_CONTROL=32'b0,PF1_SRIOV_BAR1_APERTURE_SIZE=32'b0,PF1_SRIOV_BAR1_CONTROL=32'b0,PF1_SRIOV_BAR2_APERTURE_SIZE=32'b0,PF1_SRIOV_BAR2_CONTROL=32'b0,PF1_SRIOV_BAR3_APERTURE_SIZE=32'b0,PF1_SRIOV_BAR3_CONTROL=32'b0,PF1_SRIOV_BAR4_APERTURE_SIZE=32'b0,PF1_SRIOV_BAR4_CONTROL=32'b0,PF1_SRIOV_BAR5_APERTURE_SIZE=32'b0,PF1_SRIOV_BAR5_CONTROL=32'b0,PF1_SRIOV_CAP_INITIAL_VF=32'b0,PF1_SRIOV_CAP_NEXTPTR=32'b0,PF1_SRIOV_CAP_TOTAL_VF=32'b0,PF1_SRIOV_CAP_VER=32'b0,PF1_SRIOV_FIRST_VF_OFFSET=32'b0,PF1_SRIOV_FUNC_DEP_LINK=32'b01,PF1_SRIOV_SUPPORTED_PAGE_SIZE=32'b010101010011,PF1_SRIOV_VF_DEVICE_ID=32'b0,PF1_SUBSYSTEM_ID=32'b0111,PF1_TPHR_CAP_NEXTPTR=32'b0,PL_UPSTREAM_FACING="FALSE",TL_CREDITS_CD=32'b0,TL_CREDITS_CH=32'b0,TL_CREDITS_NPD=32'b0101000,TL_CREDITS_NPH=32'b0100000,TL_CREDITS_PD=32'b011001100,TL_CREDITS_PH=32'b0100000,TL_PF_ENABLE_REG="FALSE",VF0_CAPABILITY_POINTER=32'b010000000,VF0_MSIX_CAP_PBA_OFFSET=32'b0,VF0_MSIX_CAP_TABLE_OFFSET=32'b0,VF0_MSIX_CAP_TABLE_SIZE=32'b0,VF0_PM_CAP_NEXTPTR=32'b0,VF1_MSIX_CAP_PBA_OFFSET=32'b0,VF1_MSIX_CAP_TABLE_OFFSET=32'b0,VF1_MSIX_CAP_TABLE_SIZE=32'b0,VF1_PM_CAP_NEXTPTR=32'b0,VF2_MSIX_CAP_PBA_OFFSET=32'b0,VF2_MSIX_CAP_TABLE_OFFSET=32'b0,VF2_MSIX_CAP_TABLE_SIZE=32'b0,VF2_PM_CAP_NEXTPTR=32'b0,VF3_MSIX_CAP_PBA_OFFSET=32'b0,VF3_MSIX_CAP_TABLE_OFFSET=32'b0,VF3_MSIX_CAP_TABLE_SIZE=32'b0,VF3_PM_CAP_NEXTPTR=32'b0,VF4_MSIX_CAP_PBA_OFFSET=32'b0,VF4_MSIX_CAP_TABLE_OFFSET=32'b0,VF4_MSIX_CAP_TABLE_SIZE=32'b0,VF4_PM_CAP_NEXTPTR=32'b0,VF5_MSIX_CAP_PBA_OFFSET=32'b0,VF5_MSIX_CAP_TABLE_OFFSET=32'b0,VF5_MSIX_CAP_TABLE_SIZE=32'b0,VF5_PM_CAP_NEXTPTR=32'b0,COMPLETION_SPACE="8KB",PIPE_PIPELINE_STAGES=0,PL_DISABLE_EI_INFER_IN_L0="TRUE",PL_EQ_BYPASS_PHASE23="TRUE",PM_ASPML1_ENTRY_DELAY=20'b0,PM_L1_REENTRY_DELAY=32'b0,PM_PME_SERVICE_TIMEOUT_DELAY=20'b011000011010000000)) is 1ps/1ps.
Ref Clk Freq: 0 	 User Clk Freq: 3 	 PCIE Link Speed: 3
[                   0] : System Reset Is Asserted...
WARNING: 0ns : none of the conditions were true for unique case from File:/wrk/ci/prod/2023.1/sw/continuous/3753/packages/customer/vivado/data/ip/xilinx/xdma_v4_1/hdl/xdma_v4_1_vl_rfs.sv:34013
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT0_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT1_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT2_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT2_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT3_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_h2c_bram.H2C_DAT3_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_h2c_bram.H2C_DAT3_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT0_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT0_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT1_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT1_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT2_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT2_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT2_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT3_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/gen_c2h_bram.C2H_DAT3_FIFO/xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2615  Scope: board.EP.xdma_0_i.inst.ram_top.\gen_c2h_bram.C2H_DAT3_FIFO .\xpm_memory_sdpram_inst_loop[1].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/mas_bridge_ram_write_512.MASTER_WRITE_FIFO/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2931  Scope: board.EP.xdma_0_i.inst.ram_top.\mas_bridge_ram_write_512.MASTER_WRITE_FIFO .\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's. board.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  0
Time: 1 ps  Iteration: 0  Process: /board/EP/xdma_0_i/inst/ram_top/MASTER_READ_BRAM/xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst/xpm_memory_base_inst/Initial304_2952  Scope: board.EP.xdma_0_i.inst.ram_top.MASTER_READ_BRAM.\xpm_memory_sdpram_inst_loop[0].xpm_memory_sdpram_inst .xpm_memory_base_inst.config_drc  File: D:/Software/Xilinx/Vivado/2023.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 510
INFO: [USF-XSim-96] XSim completed. Design snapshot 'board_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:08:45 . Memory (MB): peak = 1733.266 ; gain = 36.426
close_sim
INFO: xsimkernel Simulation Memory Usage: 691704 KB (Peak: 691704 KB), Simulation CPU Usage: 593 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 28 15:24:33 2023...
