
---------- Begin Simulation Statistics ----------
final_tick                                59474444500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 380562                       # Simulator instruction rate (inst/s)
host_mem_usage                                8497372                       # Number of bytes of host memory used
host_op_rate                                   443496                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   266.61                       # Real time elapsed on the host
host_tick_rate                              223080427                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101459739                       # Number of instructions simulated
sim_ops                                     118238466                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059474                       # Number of seconds simulated
sim_ticks                                 59474444500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997234                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17207937                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17208413                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66578                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17275833                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             114                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              113                       # Number of indirect misses.
system.cpu.branchPred.lookups                17276882                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     344                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  50728524                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50729154                       # number of cc regfile writes
system.cpu.commit.amos                             26                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             66362                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16910249                       # Number of branches committed
system.cpu.commit.bw_lim_events                 67371                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          260324                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            101525543                       # Number of instructions committed
system.cpu.commit.committedOps              118304270                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    118841637                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.995478                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.621222                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     85260092     71.74%     71.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2163      0.00%     71.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       269246      0.23%     71.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     16542616     13.92%     85.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16399830     13.80%     99.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        51327      0.04%     99.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2100      0.00%     99.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       246892      0.21%     99.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        67371      0.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    118841637                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  183                       # Number of function calls committed.
system.cpu.commit.int_insts                  84551794                       # Number of committed integer instructions.
system.cpu.commit.loads                      33621209                       # Number of loads committed
system.cpu.commit.membars                          30                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           33      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67838704     57.34%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               9      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     57.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc     16777216     14.18%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              13      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              12      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              12      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             15      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33621209     28.42%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          67041      0.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         118304270                       # Class of committed instruction
system.cpu.commit.refs                       33688250                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                  50462872                       # Number of committed Vector instructions.
system.cpu.committedInsts                   101459739                       # Number of Instructions Simulated
system.cpu.committedOps                     118238466                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.172375                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.172375                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        34810                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit     12898117                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     25534287                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull         6190                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      42544733                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              65451735                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   226                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             16909088                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              119043320                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 13260766                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  23755176                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  66381                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                244834                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              16374113                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    17276882                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  34624035                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      84193909                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 22890                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      103904455                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  133194                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.145246                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           34647665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           17208282                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.873522                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          118908171                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.018394                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.172515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 63272833     53.21%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7565997      6.36%     59.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 30678706     25.80%     85.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 17390635     14.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            118908171                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           40719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                66396                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16910613                       # Number of branches executed
system.cpu.iew.exec_nop                         65877                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.352279                       # Inst execution rate
system.cpu.iew.exec_refs                     76213798                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      67135                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     196                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              33718287                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 90                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                67387                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           118551471                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              76146663                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             47748                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             160852048                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              15552686                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  66381                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              15536403                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       4523110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                6                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        97078                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          346                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          599                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          65797                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 110275192                       # num instructions consuming a value
system.cpu.iew.wb_count                     118326658                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.713676                       # average fanout of values written-back
system.cpu.iew.wb_producers                  78700743                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.994769                       # insts written-back per cycle
system.cpu.iew.wb_sent                      118326769                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                161197337                       # number of integer regfile reads
system.cpu.int_regfile_writes                50952248                       # number of integer regfile writes
system.cpu.ipc                               0.852969                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.852969                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                33      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              67885809     42.19%     42.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    9      0.00%     42.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     42.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     42.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     42.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     42.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     42.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc        16777216     10.43%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   13      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   12      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  19      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     52.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             76169458     47.34%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               67206      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              160899796                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    59250272                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.368243                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2875755      4.85%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               56373797     95.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   716      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               70765871                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          257563430                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     67863780                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          68038653                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  118485504                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 160899796                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  90                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          247127                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             73862                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             13                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       457289                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     118908171                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.353143                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.055193                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            32622537     27.44%     27.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31544453     26.53%     53.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            34989499     29.43%     83.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19630383     16.51%     99.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              121299      0.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       118908171                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.352680                       # Inst issue rate
system.cpu.iq.vec_alu_accesses              149384164                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads          242468467                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses     50462878                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes          50694070                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             33718287                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               67387                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               481814386                       # number of misc regfile reads
system.cpu.misc_regfile_writes               16777287                       # number of misc regfile writes
system.cpu.numCycles                        118948890                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                17935401                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             168766901                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               39                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                 21602513                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               39353833                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents              34425694                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             338295488                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              118658598                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           169215026                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  30531761                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1336                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  66381                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                140555                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles              48769017                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   448125                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        118887061                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3098                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 66                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  34180031                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             25                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups         50527058                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    237338652                       # The number of ROB reads
system.cpu.rob.rob_writes                   237195723                       # The number of ROB writes
system.cpu.timesIdled                             363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                 50397361                       # number of vector regfile reads
system.cpu.vec_regfile_writes                50397247                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             1119                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                1122                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2218                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12965                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16922685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33847751                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12873                       # Transaction distribution
system.membus.trans_dist::ReadExReq                85                       # Transaction distribution
system.membus.trans_dist::ReadExResp               85                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12873                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             7                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        25923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25923                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       829312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  829312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             12965                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   12965    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               12965                       # Request fanout histogram
system.membus.respLayer1.occupancy           68599412                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            15225494                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16920861                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68911                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16853686                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             1356                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4198                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4198                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           425                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16920437                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            7                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     50771878                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              50772817                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1087586944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1087619840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1359                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16926426                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000643                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16926419    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16926426                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        17000821455                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             28.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25386956000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            42.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            636000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             16900739                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher        11853                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16912598                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data            16900739                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher        11853                       # number of overall hits
system.l2.overall_hits::total                16912598                       # number of overall hits
system.l2.demand_misses::.cpu.inst                419                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         4136                       # number of demand (read+write) misses
system.l2.demand_misses::total                  12462                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               419                       # number of overall misses
system.l2.overall_misses::.cpu.data              7907                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         4136                       # number of overall misses
system.l2.overall_misses::total                 12462                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33228500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    623878500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    318372851                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        975479851                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33228500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    623878500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    318372851                       # number of overall miss cycles
system.l2.overall_miss_latency::total       975479851                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              425                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         16908646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher        15989                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16925060                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             425                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        16908646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher        15989                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16925060                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.985882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000468                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.258678                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000736                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000468                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.258678                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000736                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79304.295943                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78902.048818                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 76976.027805                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78276.348178                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79304.295943                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78902.048818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 76976.027805                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78276.348178                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data             337                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 344                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            337                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                344                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         4129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             12118                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         4129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            12959                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29048500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    531314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    276779369                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    837141869                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29048500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    531314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    276779369                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     53788257                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    890930126                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.258240                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000716                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.258240                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000766                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69328.162291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70186.789960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67033.027125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69082.511058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69328.162291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70186.789960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67033.027125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63957.499405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68749.913265                       # average overall mshr miss latency
system.l2.replacements                              3                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68911                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68911                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68911                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           90                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               90                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           90                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           90                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          841                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            841                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     53788257                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     53788257                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63957.499405                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63957.499405                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              4110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4110                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              88                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  88                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      7335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4198                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.020962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.020962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83357.954545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83357.954545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data           85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             85                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6375500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6375500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.020248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.020248                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75005.882353                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75005.882353                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33228500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33228500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            425                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79304.295943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79304.295943                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          419                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29048500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29048500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985882                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69328.162291                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69328.162291                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      16896629                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher        11853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16908482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         4136                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           11955                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    616543000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    318372851                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    934915851                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     16904448                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher        15989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16920437                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000463                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.258678                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78851.899220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 76976.027805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78202.915182                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data          334                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          341                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7485                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         4129                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        11614                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    524938500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    276779369                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    801717869                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000443                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.258240                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70132.064128                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 67033.027125                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69030.296969                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               7                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       133000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       133000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19000                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8692.079883                       # Cycle average of tags in use
system.l2.tags.total_refs                    33848239                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12965                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   2610.739607                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.973865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       294.879851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5654.201872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  2070.266534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher   665.757761                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.017998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.345105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.126359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.040635                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.530522                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          4968                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7994                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           68                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          675                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         4215                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          563                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7205                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.303223                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.487915                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 270794965                       # Number of tag accesses
system.l2.tags.data_accesses                270794965                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         484608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       264256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        53696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             829312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26752                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         4129                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               12958                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            449807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           8148172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      4443186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       902842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13944006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       449807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           449807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           449807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          8148172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      4443186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       902842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             13944006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       418.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7572.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      4129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000665500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               41065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       12958                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     12958                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    120113156                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   64790000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               363075656                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9269.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28019.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 12958                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.065032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.170905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.551570                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1218     33.56%     33.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1461     40.26%     73.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          112      3.09%     76.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           59      1.63%     78.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          527     14.52%     93.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           52      1.43%     94.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           62      1.71%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           60      1.65%     97.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           78      2.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3629                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 829312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  829312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        13.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   59474327000                       # Total gap between requests
system.mem_ctrls.avgGap                    4589776.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       484608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       264256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        53696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 449806.639219639939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8148171.942993095145                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 4443185.677841850556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 902841.555754253408                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          418                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7572                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         4129                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11851750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    220268495                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    103436152                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     27519259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28353.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29089.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     25051.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     32800.07                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    71.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             13001940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6891720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            46859820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4694620320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3178062360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20161923840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        28101360000                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        472.494703                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  52381390249                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1985880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5107174251                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12951960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6880335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            45660300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4694620320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3194139780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20148384960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        28102637655                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        472.516186                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  52345882732                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1985880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5142681768                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     34623475                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         34623475                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     34623475                       # number of overall hits
system.cpu.icache.overall_hits::total        34623475                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          560                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            560                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          560                       # number of overall misses
system.cpu.icache.overall_misses::total           560                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     41772500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41772500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     41772500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41772500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     34624035                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     34624035                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     34624035                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     34624035                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74593.750000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74593.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74593.750000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74593.750000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          135                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          425                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          425                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          425                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33933000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33933000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33933000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79842.352941                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79842.352941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79842.352941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79842.352941                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     34623475                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        34623475                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          560                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           560                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     41772500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41772500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     34624035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     34624035                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74593.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74593.750000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          425                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33933000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33933000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79842.352941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79842.352941                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           272.953850                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            34623899                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          81660.139151                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   272.953850                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.533113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.533113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          334                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          210                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.652344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          69248494                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         69248494                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     16655065                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16655065                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     16655065                       # number of overall hits
system.cpu.dcache.overall_hits::total        16655065                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     17033500                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       17033500                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     17033500                       # number of overall misses
system.cpu.dcache.overall_misses::total      17033500                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 234164865484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 234164865484                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 234164865484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 234164865484                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33688565                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33688565                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33688565                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33688565                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.505617                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.505617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.505617                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.505617                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13747.313558                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13747.313558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13747.313558                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13747.313558                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     80395477                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8651705                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.292443                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              3685                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        68911                       # number of writebacks
system.cpu.dcache.writebacks::total             68911                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       124849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       124849                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       124849                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       124849                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     16908651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16908651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     16908651                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        15989                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16924640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 215789731012                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 215789731012                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 215789731012                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    464538418                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 216254269430                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.501911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.501911                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.501911                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.502385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12762.090306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12762.090306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12762.090306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29053.625493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12777.481201                       # average overall mshr miss latency
system.cpu.dcache.replacements               16922594                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16592703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16592703                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     17028851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      17028851                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 234080074500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 234080074500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33621554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33621554                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.506486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.506486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13746.087420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13746.087420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       124404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       124404                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     16904447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16904447                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 215730832000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 215730832000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.502786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.502786                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12761.779903                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12761.779903                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        62362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          62362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4642                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     84568987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     84568987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.069279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.069279                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 18218.222103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18218.222103                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          445                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     58684015                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     58684015                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062638                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062638                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13982.371932                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13982.371932                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        15989                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        15989                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    464538418                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    464538418                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29053.625493                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 29053.625493                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       221997                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31713.857143                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       214997                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30713.857143                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        76000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        75000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        80500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        80500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        40250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        40250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_hits::.cpu.data            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        12000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.038462                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        12000                       # average SwapReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59474444500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2042.998644                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33579738                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16924642                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.984074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            178500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2007.631633                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher    35.367011                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980289                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.017269                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1993                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          786                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1012                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.026855                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.973145                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          84301840                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         84301840                       # Number of data accesses

---------- End Simulation Statistics   ----------
