Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 17:12:59 2023
| Host         : eecs-digital-34 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 my_manta/brx/addr_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_manta/fproj_io_core_inst/data_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 1.021ns (18.714%)  route 4.435ns (81.286%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.558     5.066    my_manta/brx/clk_100mhz_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  my_manta/brx/addr_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.478     5.544 r  my_manta/brx/addr_o_reg[1]/Q
                         net (fo=93, routed)          2.963     8.507    my_manta/fproj_io_core_inst/data_o_reg[1]_0[1]
    SLICE_X3Y107         LUT6 (Prop_lut6_I2_O)        0.295     8.802 f  my_manta/fproj_io_core_inst/data_o[2]_i_5/O
                         net (fo=1, routed)           0.882     9.684    my_manta/fproj_io_core_inst/data_o[2]_i_5_n_0
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  my_manta/fproj_io_core_inst/data_o[2]_i_3/O
                         net (fo=1, routed)           0.590    10.398    my_manta/brx/data_o_reg[2]_0
    SLICE_X2Y104         LUT6 (Prop_lut6_I3_O)        0.124    10.522 r  my_manta/brx/data_o[2]_i_1/O
                         net (fo=1, routed)           0.000    10.522    my_manta/fproj_io_core_inst/data_o_reg[15]_2[2]
    SLICE_X2Y104         FDRE                                         r  my_manta/fproj_io_core_inst/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=450, routed)         1.683    15.012    my_manta/fproj_io_core_inst/clk_100mhz_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  my_manta/fproj_io_core_inst/data_o_reg[2]/C
                         clock pessimism              0.186    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)        0.079    15.242    my_manta/fproj_io_core_inst/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  4.720    




