// Seed: 4040278349
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
  assign id_1 = 1'b0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_6;
  module_0(); id_7 :
  assert property (@(posedge 1) id_5 & 1'b0)
  else id_6 <= 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0();
endmodule
