Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 9a12db2147c04af8a24473a968ada1fb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.IFStage
Compiling module xil_defaultlib.IFIDReg
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.Shifter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ControlSignalSwitch
Compiling module xil_defaultlib.IDStage
Compiling module xil_defaultlib.IDEXReg
Compiling module xil_defaultlib.Mux5Bit4To1
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.HiLoRegisters
Compiling module xil_defaultlib.EXStage
Compiling module xil_defaultlib.EXMEMReg
Compiling module xil_defaultlib.CombLogicForBranching
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEMStage
Compiling module xil_defaultlib.MEMWBReg
Compiling module xil_defaultlib.Mux32Bit4To1
Compiling module xil_defaultlib.WBStage
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav
