/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [23:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(in_data[124] ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_6z = celloutsig_1_4z | in_data[147];
  assign celloutsig_1_10z = celloutsig_1_2z | celloutsig_1_7z;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 4'h0;
    else _00_ <= { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[133:110] & in_data[147:124];
  assign celloutsig_1_8z = { celloutsig_1_0z[23], celloutsig_1_2z, celloutsig_1_4z } & { in_data[167:166], celloutsig_1_4z };
  assign celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_7z } & { in_data[186:185], celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, _00_[2:0], celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_3z[8:2], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_12z, celloutsig_1_11z } / { 1'h1, in_data[127:116] };
  assign celloutsig_1_7z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z } == { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_3z[9:0], celloutsig_1_3z, celloutsig_1_4z } > { in_data[183:166], celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z } || { celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_5z[3], celloutsig_0_2z, celloutsig_0_0z } < celloutsig_0_5z[4:2];
  assign celloutsig_1_5z = in_data[153:146] < celloutsig_1_0z[19:12];
  assign celloutsig_1_18z = in_data[179:172] < { celloutsig_1_8z[2], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_14z = celloutsig_1_11z & ~(celloutsig_1_6z);
  assign celloutsig_1_3z = in_data[186:168] % { 1'h1, in_data[112:96], celloutsig_1_1z };
  assign celloutsig_1_2z = celloutsig_1_0z[18:7] !== in_data[141:130];
  assign celloutsig_1_1z = | in_data[175:169];
  assign celloutsig_0_0z = ~^ in_data[11:7];
  assign celloutsig_0_1z = ^ { in_data[80:78], celloutsig_0_0z };
  assign celloutsig_0_2z = ^ { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_16z = ^ { in_data[115:107], celloutsig_1_2z, celloutsig_1_5z };
  assign { out_data[128], out_data[108:96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
