<<<<<<< HEAD
vhdl work "../Lab 2/SevenSegmentDisplay/SevenSeg.vhd"
vhdl work "../Lab 2/ALU/alu_mux.vhd"
=======
vhdl work "../../ECE368-Lab/Lab 2/SevenSegmentDisplay/SevenSeg.vhd"
>>>>>>> 630b3c809d841df307fd43bf506cad21e555d16d
vhdl work "FinalBehavior.vhd"
