

================================================================
== Synthesis Summary Report of 'accelerator'
================================================================
+ General Information: 
    * Date:           Sun Oct  9 19:36:33 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        byte_count_stream
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |                  Modules                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |            |     |
    |                  & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |     LUT    | URAM|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+
    |+ accelerator                             |     -|  0.17|        -|          -|         -|        -|     -|        no|     -|   -|   974 (2%)|  2856 (16%)|    -|
    | o VITIS_LOOP_10_1                        |     -|  6.83|        -|          -|      1159|        -|     -|        no|     -|   -|          -|           -|    -|
    |  + dataflow_in_loop_VITIS_LOOP_10_1*     |     -|  0.17|     1157|  1.083e+04|         -|     1158|     -|  dataflow|     -|   -|  243 (~0%)|  2577 (14%)|    -|
    |   + count                                |     -|  0.17|     1157|  1.083e+04|         -|     1157|     -|        no|     -|   -|  171 (~0%)|  2354 (13%)|    -|
    |    + count_Pipeline_APPEARANCES          |     -|  0.17|     1027|  9.612e+03|         -|     1027|     -|        no|     -|   -|   38 (~0%)|    190 (1%)|    -|
    |     o APPEARANCES                        |     -|  6.83|     1025|  9.593e+03|         3|        1|  1024|       yes|     -|   -|          -|           -|    -|
    |   + threshold                            |     -|  1.09|      262|  2.452e+03|         -|      262|     -|        no|     -|   -|   60 (~0%)|    197 (1%)|    -|
    |    + threshold_Pipeline_VITIS_LOOP_58_1  |     -|  1.09|      259|  2.424e+03|         -|      259|     -|        no|     -|   -|   46 (~0%)|   152 (~0%)|    -|
    |     o VITIS_LOOP_58_1                    |     -|  6.83|      257|  2.405e+03|         2|        1|   256|       yes|     -|   -|          -|           -|    -|
    +------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 5             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | num_blocks | 0x10   | 32    | W      | Data signal of num_blocks        |                                                                      |
+---------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+---------------+-------+-------+-------+--------+-------+--------+
| In_r      | both          | 8     |       |       | 1      |       | 1      |
| Out_r     | both          | 8     | 1     | 1     | 1      | 1     | 1      |
+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+--------------------------------------------+
| Argument   | Direction | Datatype                                   |
+------------+-----------+--------------------------------------------+
| In         | in        | stream<unsigned char, 0>&                  |
| Out        | out       | stream<hls::axis<ap_uint<8>, 0, 0, 0>, 0>& |
| num_blocks | in        | unsigned int                               |
+------------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+------------+---------------+-----------+--------------------------------------+
| Argument   | HW Interface  | HW Type   | HW Info                              |
+------------+---------------+-----------+--------------------------------------+
| In         | In_r          | interface |                                      |
| Out        | Out_r         | interface |                                      |
| num_blocks | s_axi_control | register  | name=num_blocks offset=0x10 range=32 |
+------------+---------------+-----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+
| + accelerator                           | 0   |        |           |     |        |         |
|  + dataflow_in_loop_VITIS_LOOP_10_1     | 0   |        |           |     |        |         |
|   + count                               | 0   |        |           |     |        |         |
|    + count_Pipeline_APPEARANCES         | 0   |        |           |     |        |         |
|      i_3_fu_132_p2                      | -   |        | i_3       | add | fabric | 0       |
|      ret_V_1_fu_221_p2                  | -   |        | ret_V_1   | add | fabric | 0       |
|      add_ln859_fu_227_p2                | -   |        | add_ln859 | add | fabric | 0       |
|      ret_V_fu_180_p2                    | -   |        | ret_V     | add | fabric | 0       |
|      count_V_fu_186_p2                  | -   |        | count_V   | add | fabric | 0       |
|   + threshold                           | 0   |        |           |     |        |         |
|    + threshold_Pipeline_VITIS_LOOP_58_1 | 0   |        |           |     |        |         |
|      add_ln58_fu_79_p2                  | -   |        | add_ln58  | add | fabric | 0       |
|      add_ln60_fu_113_p2                 | -   |        | add_ln60  | add | fabric | 0       |
+-----------------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------------------------+------+------+--------+----------+---------+------+---------+
| Name                                | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+-------------------------------------+------+------+--------+----------+---------+------+---------+
| + accelerator                       | 0    | 0    |        |          |         |      |         |
|  + dataflow_in_loop_VITIS_LOOP_10_1 | 0    | 0    |        |          |         |      |         |
|    appear_V_U                       | 1    | -    |        | appear_V | ram_t2p | auto | 1       |
+-------------------------------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+---------------------------------+--------------------------------------------------------------------------+
| Type       | Options                         | Location                                                                 |
+------------+---------------------------------+--------------------------------------------------------------------------+
| interface  | mode=axis port=In               | byte_count_stream/src/byte_count_stream.cpp:5 in accelerator, In         |
| interface  | mode=axis port=Out              | byte_count_stream/src/byte_count_stream.cpp:6 in accelerator, Out        |
| interface  | mode=s_axilite port=num_blocks  | byte_count_stream/src/byte_count_stream.cpp:7 in accelerator, num_blocks |
| interface  | mode=s_axilite port=return      | byte_count_stream/src/byte_count_stream.cpp:8 in accelerator, return     |
| dataflow   |                                 | byte_count_stream/src/byte_count_stream.cpp:11 in accelerator            |
| inline     | off                             | byte_count_stream/src/byte_count_stream.cpp:21 in count                  |
| dependence | variable=appear intra RAW false | byte_count_stream/src/byte_count_stream.cpp:22 in count, appear          |
| unroll     |                                 | byte_count_stream/src/byte_count_stream.cpp:25 in count                  |
| pipeline   | II=1                            | byte_count_stream/src/byte_count_stream.cpp:34 in count                  |
| inline     | off                             | byte_count_stream/src/byte_count_stream.cpp:54 in threshold              |
+------------+---------------------------------+--------------------------------------------------------------------------+


