<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>InstructionSelector.h source code [llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::InstructionSelector,llvm::PredicateBitsetImpl "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>include</a>/<a href='../..'>llvm</a>/<a href='..'>CodeGen</a>/<a href='./'>GlobalISel</a>/<a href='InstructionSelector.h.html'>InstructionSelector.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/GlobalISel/InstructionSelector.h ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file This file declares the API for the instruction selector.</i></td></tr>
<tr><th id="10">10</th><td><i>/// This class is responsible for selecting machine instructions.</i></td></tr>
<tr><th id="11">11</th><td><i>/// It's implemented by the target. It's used by the InstructionSelect pass.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_INSTRUCTIONSELECTOR_H">LLVM_CODEGEN_GLOBALISEL_INSTRUCTIONSELECTOR_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_GLOBALISEL_INSTRUCTIONSELECTOR_H" data-ref="_M/LLVM_CODEGEN_GLOBALISEL_INSTRUCTIONSELECTOR_H">LLVM_CODEGEN_GLOBALISEL_INSTRUCTIONSELECTOR_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../ADT/Optional.h.html">"llvm/ADT/Optional.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../Support/CodeGenCoverage.h.html">"llvm/Support/CodeGenCoverage.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../Support/LowLevelTypeImpl.h.html">"llvm/Support/LowLevelTypeImpl.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../../../include/c++/7/bitset.html">&lt;bitset&gt;</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../../../include/c++/7/cstddef.html">&lt;cstddef&gt;</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../../include/c++/7/functional.html">&lt;functional&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../../../include/c++/7/initializer_list.html">&lt;initializer_list&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" id="llvm::APInt">APInt</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" id="llvm::APFloat">APFloat</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" id="llvm::MachineInstr">MachineInstr</a>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="type" id="llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</dfn>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <a class="type" href="../MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="37">37</th><td><b>class</b> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" id="llvm::MachineOperand">MachineOperand</a>;</td></tr>
<tr><th id="38">38</th><td><b>class</b> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="39">39</th><td><b>class</b> <dfn class="type" id="llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</dfn>;</td></tr>
<tr><th id="40">40</th><td><b>class</b> <dfn class="type" id="llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</dfn>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i class="doc">/// Container class for CodeGen predicate results.</i></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// This is convenient because std::bitset does not have a constructor</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">/// with an initializer list of set bits.</i></td></tr>
<tr><th id="47">47</th><td><i class="doc">///</i></td></tr>
<tr><th id="48">48</th><td><i class="doc">/// Each InstructionSelector subclass should define a PredicateBitset class</i></td></tr>
<tr><th id="49">49</th><td><i class="doc">/// with:</i></td></tr>
<tr><th id="50">50</th><td><i class="doc">///   const unsigned MAX_SUBTARGET_PREDICATES = 192;</i></td></tr>
<tr><th id="51">51</th><td><i class="doc">///   using PredicateBitset = PredicateBitsetImpl&lt;MAX_SUBTARGET_PREDICATES&gt;;</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">/// and updating the constant to suit the target. Tablegen provides a suitable</i></td></tr>
<tr><th id="53">53</th><td><i class="doc">/// definition for the predicates in use in &lt;Target&gt;GenGlobalISel.inc when</i></td></tr>
<tr><th id="54">54</th><td><i class="doc">/// GET_GLOBALISEL_PREDICATE_BITSET is defined.</i></td></tr>
<tr><th id="55">55</th><td><b>template</b> &lt;<span class="namespace">std::</span><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/c++/7/bits/c++config.h.html#std::size_t" title='std::size_t' data-type='unsigned long' data-ref="std::size_t">size_t</a> MaxPredicates&gt;</td></tr>
<tr><th id="56">56</th><td><b>class</b> <dfn class="type def" id="llvm::PredicateBitsetImpl" title='llvm::PredicateBitsetImpl' data-ref="llvm::PredicateBitsetImpl">PredicateBitsetImpl</dfn> : <b>public</b> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bitset.html#std::bitset" title='std::bitset' data-ref="std::bitset">bitset</a>&lt;<a class="tu ref" href="#llvm::PredicateBitsetImpl::MaxPredicates" title='llvm::PredicateBitsetImpl::MaxPredicates' data-ref="llvm::PredicateBitsetImpl::MaxPredicates">MaxPredicates</a>&gt; {</td></tr>
<tr><th id="57">57</th><td><b>public</b>:</td></tr>
<tr><th id="58">58</th><td>  <i>// Cannot inherit constructors because it's not supported by VC++..</i></td></tr>
<tr><th id="59">59</th><td>  <dfn class="decl" id="_ZN4llvm19PredicateBitsetImplC1Ev" title='llvm::PredicateBitsetImpl::PredicateBitsetImpl&lt;MaxPredicates&gt;' data-ref="_ZN4llvm19PredicateBitsetImplC1Ev">PredicateBitsetImpl</dfn>() = <b>default</b>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <dfn class="decl def" id="_ZN4llvm19PredicateBitsetImplC1ERKSt6bitsetIXT_EE" title='llvm::PredicateBitsetImpl::PredicateBitsetImpl&lt;MaxPredicates&gt;' data-ref="_ZN4llvm19PredicateBitsetImplC1ERKSt6bitsetIXT_EE">PredicateBitsetImpl</dfn>(<em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bitset.html#std::bitset" title='std::bitset' data-ref="std::bitset">bitset</a>&lt;<a class="tu member" href="#llvm::PredicateBitsetImpl::MaxPredicates" title='llvm::PredicateBitsetImpl::MaxPredicates' data-ref="llvm::PredicateBitsetImpl::MaxPredicates">MaxPredicates</a>&gt; &amp;<dfn class="local col7 decl" id="7B" title='B' data-type='const std::bitset&lt;MaxPredicates&gt; &amp;' data-ref="7B">B</dfn>)</td></tr>
<tr><th id="62">62</th><td>      : <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bitset.html#std::bitset" title='std::bitset' data-ref="std::bitset">bitset</a>&lt;<a class="tu member" href="#llvm::PredicateBitsetImpl::MaxPredicates" title='llvm::PredicateBitsetImpl::MaxPredicates' data-ref="llvm::PredicateBitsetImpl::MaxPredicates">MaxPredicates</a>&gt;(<a class="local col7 ref" href="#7B" title='B' data-ref="7B">B</a>) {}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <dfn class="decl def" id="_ZN4llvm19PredicateBitsetImplC1ESt16initializer_listIjE" title='llvm::PredicateBitsetImpl::PredicateBitsetImpl&lt;MaxPredicates&gt;' data-ref="_ZN4llvm19PredicateBitsetImplC1ESt16initializer_listIjE">PredicateBitsetImpl</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/initializer_list.html#std::initializer_list" title='std::initializer_list' data-ref="std::initializer_list">initializer_list</a>&lt;<em>unsigned</em>&gt; <dfn class="local col8 decl" id="8Init" title='Init' data-type='std::initializer_list&lt;unsigned int&gt;' data-ref="8Init">Init</dfn>) {</td></tr>
<tr><th id="65">65</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="9I" title='I' data-type='unsigned int' data-ref="9I">I</dfn> : <a class="local col8 ref" href="#8Init" title='Init' data-ref="8Init">Init</a>)</td></tr>
<tr><th id="66">66</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bitset.html#std::bitset" title='std::bitset' data-ref="std::bitset">bitset</a>&lt;<a class="tu member" href="#llvm::PredicateBitsetImpl::MaxPredicates" title='llvm::PredicateBitsetImpl::MaxPredicates' data-use='c' data-ref="llvm::PredicateBitsetImpl::MaxPredicates">MaxPredicates</a>&gt;::set(<a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a>);</td></tr>
<tr><th id="67">67</th><td>  }</td></tr>
<tr><th id="68">68</th><td>};</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><b>enum</b> {</td></tr>
<tr><th id="71">71</th><td>  <i class="doc">/// Begin a try-block to attempt a match and jump to OnFail if it is</i></td></tr>
<tr><th id="72">72</th><td><i class="doc">  /// unsuccessful.</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">  /// - OnFail - The MatchTable entry at which to resume if the match fails.</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="75">75</th><td><i class="doc">  /// FIXME: This ought to take an argument indicating the number of try-blocks</i></td></tr>
<tr><th id="76">76</th><td><i class="doc">  ///        to exit on failure. It's usually one but the last match attempt of</i></td></tr>
<tr><th id="77">77</th><td><i class="doc">  ///        a block will need more. The (implemented) alternative is to tack a</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  ///        GIM_Reject on the end of each try-block which is simpler but</i></td></tr>
<tr><th id="79">79</th><td><i class="doc">  ///        requires an extra opcode and iteration in the interpreter on each</i></td></tr>
<tr><th id="80">80</th><td><i class="doc">  ///        failed match.</i></td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="llvm::GIM_Try" title='llvm::GIM_Try' data-ref="llvm::GIM_Try">GIM_Try</dfn>,</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <i class="doc">/// Switch over the opcode on the specified instruction</i></td></tr>
<tr><th id="84">84</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// - LowerBound - numerically minimum opcode supported</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// - UpperBound - numerically maximum + 1 opcode supported</i></td></tr>
<tr><th id="87">87</th><td><i class="doc">  /// - Default - failure jump target</i></td></tr>
<tr><th id="88">88</th><td><i class="doc">  /// - JumpTable... - (UpperBound - LowerBound) (at least 2) jump targets</i></td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="llvm::GIM_SwitchOpcode" title='llvm::GIM_SwitchOpcode' data-ref="llvm::GIM_SwitchOpcode">GIM_SwitchOpcode</dfn>,</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i class="doc">/// Switch over the LLT on the specified instruction operand</i></td></tr>
<tr><th id="92">92</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="93">93</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">  /// - LowerBound - numerically minimum Type ID supported</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// - UpperBound - numerically maximum + 1 Type ID supported</i></td></tr>
<tr><th id="96">96</th><td><i class="doc">  /// - Default - failure jump target</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">  /// - JumpTable... - (UpperBound - LowerBound) (at least 2) jump targets</i></td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="llvm::GIM_SwitchType" title='llvm::GIM_SwitchType' data-ref="llvm::GIM_SwitchType">GIM_SwitchType</dfn>,</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <i class="doc">/// Record the specified instruction</i></td></tr>
<tr><th id="101">101</th><td><i class="doc">  /// - NewInsnID - Instruction ID to define</i></td></tr>
<tr><th id="102">102</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="103">103</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="llvm::GIM_RecordInsn" title='llvm::GIM_RecordInsn' data-ref="llvm::GIM_RecordInsn">GIM_RecordInsn</dfn>,</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <i class="doc">/// Check the feature bits</i></td></tr>
<tr><th id="107">107</th><td><i class="doc">  /// - Expected features</i></td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="llvm::GIM_CheckFeatures" title='llvm::GIM_CheckFeatures' data-ref="llvm::GIM_CheckFeatures">GIM_CheckFeatures</dfn>,</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <i class="doc">/// Check the opcode on the specified instruction</i></td></tr>
<tr><th id="111">111</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  /// - Expected opcode</i></td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::GIM_CheckOpcode" title='llvm::GIM_CheckOpcode' data-ref="llvm::GIM_CheckOpcode">GIM_CheckOpcode</dfn>,</td></tr>
<tr><th id="114">114</th><td>  <i class="doc">/// Check the instruction has the right number of operands</i></td></tr>
<tr><th id="115">115</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="116">116</th><td><i class="doc">  /// - Expected number of operands</i></td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::GIM_CheckNumOperands" title='llvm::GIM_CheckNumOperands' data-ref="llvm::GIM_CheckNumOperands">GIM_CheckNumOperands</dfn>,</td></tr>
<tr><th id="118">118</th><td>  <i class="doc">/// Check an immediate predicate on the specified instruction</i></td></tr>
<tr><th id="119">119</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="120">120</th><td><i class="doc">  /// - The predicate to test</i></td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::GIM_CheckI64ImmPredicate" title='llvm::GIM_CheckI64ImmPredicate' data-ref="llvm::GIM_CheckI64ImmPredicate">GIM_CheckI64ImmPredicate</dfn>,</td></tr>
<tr><th id="122">122</th><td>  <i class="doc">/// Check an immediate predicate on the specified instruction via an APInt.</i></td></tr>
<tr><th id="123">123</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  /// - The predicate to test</i></td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="llvm::GIM_CheckAPIntImmPredicate" title='llvm::GIM_CheckAPIntImmPredicate' data-ref="llvm::GIM_CheckAPIntImmPredicate">GIM_CheckAPIntImmPredicate</dfn>,</td></tr>
<tr><th id="126">126</th><td>  <i class="doc">/// Check a floating point immediate predicate on the specified instruction.</i></td></tr>
<tr><th id="127">127</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  /// - The predicate to test</i></td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::GIM_CheckAPFloatImmPredicate" title='llvm::GIM_CheckAPFloatImmPredicate' data-ref="llvm::GIM_CheckAPFloatImmPredicate">GIM_CheckAPFloatImmPredicate</dfn>,</td></tr>
<tr><th id="130">130</th><td>  <i class="doc">/// Check a memory operation has the specified atomic ordering.</i></td></tr>
<tr><th id="131">131</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  /// - Ordering - The AtomicOrdering value</i></td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="llvm::GIM_CheckAtomicOrdering" title='llvm::GIM_CheckAtomicOrdering' data-ref="llvm::GIM_CheckAtomicOrdering">GIM_CheckAtomicOrdering</dfn>,</td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="llvm::GIM_CheckAtomicOrderingOrStrongerThan" title='llvm::GIM_CheckAtomicOrderingOrStrongerThan' data-ref="llvm::GIM_CheckAtomicOrderingOrStrongerThan">GIM_CheckAtomicOrderingOrStrongerThan</dfn>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="llvm::GIM_CheckAtomicOrderingWeakerThan" title='llvm::GIM_CheckAtomicOrderingWeakerThan' data-ref="llvm::GIM_CheckAtomicOrderingWeakerThan">GIM_CheckAtomicOrderingWeakerThan</dfn>,</td></tr>
<tr><th id="136">136</th><td>  <i class="doc">/// Check the size of the memory access for the given machine memory operand.</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  /// - MMOIdx - MMO index</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  /// - Size - The size in bytes of the memory access</i></td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="llvm::GIM_CheckMemorySizeEqualTo" title='llvm::GIM_CheckMemorySizeEqualTo' data-ref="llvm::GIM_CheckMemorySizeEqualTo">GIM_CheckMemorySizeEqualTo</dfn>,</td></tr>
<tr><th id="141">141</th><td>  <i class="doc">/// Check the size of the memory access for the given machine memory operand</i></td></tr>
<tr><th id="142">142</th><td><i class="doc">  /// against the size of an operand.</i></td></tr>
<tr><th id="143">143</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="144">144</th><td><i class="doc">  /// - MMOIdx - MMO index</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">  /// - OpIdx - The operand index to compare the MMO against</i></td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="llvm::GIM_CheckMemorySizeEqualToLLT" title='llvm::GIM_CheckMemorySizeEqualToLLT' data-ref="llvm::GIM_CheckMemorySizeEqualToLLT">GIM_CheckMemorySizeEqualToLLT</dfn>,</td></tr>
<tr><th id="147">147</th><td>  <dfn class="enum" id="llvm::GIM_CheckMemorySizeLessThanLLT" title='llvm::GIM_CheckMemorySizeLessThanLLT' data-ref="llvm::GIM_CheckMemorySizeLessThanLLT">GIM_CheckMemorySizeLessThanLLT</dfn>,</td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="llvm::GIM_CheckMemorySizeGreaterThanLLT" title='llvm::GIM_CheckMemorySizeGreaterThanLLT' data-ref="llvm::GIM_CheckMemorySizeGreaterThanLLT">GIM_CheckMemorySizeGreaterThanLLT</dfn>,</td></tr>
<tr><th id="149">149</th><td>  <i class="doc">/// Check a generic C++ instruction predicate</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">  /// - PredicateID - The ID of the predicate function to call</i></td></tr>
<tr><th id="152">152</th><td>  <dfn class="enum" id="llvm::GIM_CheckCxxInsnPredicate" title='llvm::GIM_CheckCxxInsnPredicate' data-ref="llvm::GIM_CheckCxxInsnPredicate">GIM_CheckCxxInsnPredicate</dfn>,</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td>  <i class="doc">/// Check the type for the specified operand</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="156">156</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="157">157</th><td><i class="doc">  /// - Expected type</i></td></tr>
<tr><th id="158">158</th><td>  <dfn class="enum" id="llvm::GIM_CheckType" title='llvm::GIM_CheckType' data-ref="llvm::GIM_CheckType">GIM_CheckType</dfn>,</td></tr>
<tr><th id="159">159</th><td>  <i class="doc">/// Check the type of a pointer to any address space.</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">  /// - SizeInBits - The size of the pointer value in bits.</i></td></tr>
<tr><th id="163">163</th><td>  <dfn class="enum" id="llvm::GIM_CheckPointerToAny" title='llvm::GIM_CheckPointerToAny' data-ref="llvm::GIM_CheckPointerToAny">GIM_CheckPointerToAny</dfn>,</td></tr>
<tr><th id="164">164</th><td>  <i class="doc">/// Check the register bank for the specified operand</i></td></tr>
<tr><th id="165">165</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="167">167</th><td><i class="doc">  /// - Expected register bank (specified as a register class)</i></td></tr>
<tr><th id="168">168</th><td>  <dfn class="enum" id="llvm::GIM_CheckRegBankForClass" title='llvm::GIM_CheckRegBankForClass' data-ref="llvm::GIM_CheckRegBankForClass">GIM_CheckRegBankForClass</dfn>,</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <i class="doc">/// Check the operand matches a complex predicate</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">  /// - RendererID - The renderer to hold the result</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">  /// - Complex predicate ID</i></td></tr>
<tr><th id="175">175</th><td>  <dfn class="enum" id="llvm::GIM_CheckComplexPattern" title='llvm::GIM_CheckComplexPattern' data-ref="llvm::GIM_CheckComplexPattern">GIM_CheckComplexPattern</dfn>,</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i class="doc">/// Check the operand is a specific integer</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="180">180</th><td><i class="doc">  /// - Expected integer</i></td></tr>
<tr><th id="181">181</th><td>  <dfn class="enum" id="llvm::GIM_CheckConstantInt" title='llvm::GIM_CheckConstantInt' data-ref="llvm::GIM_CheckConstantInt">GIM_CheckConstantInt</dfn>,</td></tr>
<tr><th id="182">182</th><td>  <i class="doc">/// Check the operand is a specific literal integer (i.e. MO.isImm() or</i></td></tr>
<tr><th id="183">183</th><td><i class="doc">  /// MO.isCImm() is true).</i></td></tr>
<tr><th id="184">184</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  /// - Expected integer</i></td></tr>
<tr><th id="187">187</th><td>  <dfn class="enum" id="llvm::GIM_CheckLiteralInt" title='llvm::GIM_CheckLiteralInt' data-ref="llvm::GIM_CheckLiteralInt">GIM_CheckLiteralInt</dfn>,</td></tr>
<tr><th id="188">188</th><td>  <i class="doc">/// Check the operand is a specific intrinsic ID</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="191">191</th><td><i class="doc">  /// - Expected Intrinsic ID</i></td></tr>
<tr><th id="192">192</th><td>  <dfn class="enum" id="llvm::GIM_CheckIntrinsicID" title='llvm::GIM_CheckIntrinsicID' data-ref="llvm::GIM_CheckIntrinsicID">GIM_CheckIntrinsicID</dfn>,</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <i class="doc">/// Check the specified operand is an MBB</i></td></tr>
<tr><th id="195">195</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="196">196</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="197">197</th><td>  <dfn class="enum" id="llvm::GIM_CheckIsMBB" title='llvm::GIM_CheckIsMBB' data-ref="llvm::GIM_CheckIsMBB">GIM_CheckIsMBB</dfn>,</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i class="doc">/// Check if the specified operand is safe to fold into the current</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="202">202</th><td>  <dfn class="enum" id="llvm::GIM_CheckIsSafeToFold" title='llvm::GIM_CheckIsSafeToFold' data-ref="llvm::GIM_CheckIsSafeToFold">GIM_CheckIsSafeToFold</dfn>,</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <i class="doc">/// Check the specified operands are identical.</i></td></tr>
<tr><th id="205">205</th><td><i class="doc">  /// - InsnID - Instruction ID</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">  /// - OtherInsnID - Other instruction ID</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">  /// - OtherOpIdx - Other operand index</i></td></tr>
<tr><th id="209">209</th><td>  <dfn class="enum" id="llvm::GIM_CheckIsSameOperand" title='llvm::GIM_CheckIsSameOperand' data-ref="llvm::GIM_CheckIsSameOperand">GIM_CheckIsSameOperand</dfn>,</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i class="doc">/// Fail the current try-block, or completely fail to match if there is no</i></td></tr>
<tr><th id="212">212</th><td><i class="doc">  /// current try-block.</i></td></tr>
<tr><th id="213">213</th><td>  <dfn class="enum" id="llvm::GIM_Reject" title='llvm::GIM_Reject' data-ref="llvm::GIM_Reject">GIM_Reject</dfn>,</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <i>//=== Renderers ===</i></td></tr>
<tr><th id="216">216</th><td><i></i></td></tr>
<tr><th id="217">217</th><td><i>  /// Mutate an instruction</i></td></tr>
<tr><th id="218">218</th><td><i>  /// - NewInsnID - Instruction ID to define</i></td></tr>
<tr><th id="219">219</th><td><i>  /// - OldInsnID - Instruction ID to mutate</i></td></tr>
<tr><th id="220">220</th><td><i>  /// - NewOpcode - The new opcode to use</i></td></tr>
<tr><th id="221">221</th><td>  <dfn class="enum" id="llvm::GIR_MutateOpcode" title='llvm::GIR_MutateOpcode' data-ref="llvm::GIR_MutateOpcode">GIR_MutateOpcode</dfn>,</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <i class="doc">/// Build a new instruction</i></td></tr>
<tr><th id="224">224</th><td><i class="doc">  /// - InsnID - Instruction ID to define</i></td></tr>
<tr><th id="225">225</th><td><i class="doc">  /// - Opcode - The new opcode to use</i></td></tr>
<tr><th id="226">226</th><td>  <dfn class="enum" id="llvm::GIR_BuildMI" title='llvm::GIR_BuildMI' data-ref="llvm::GIR_BuildMI">GIR_BuildMI</dfn>,</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i class="doc">/// Copy an operand to the specified instruction</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">  /// - NewInsnID - Instruction ID to modify</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">  /// - OldInsnID - Instruction ID to copy from</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">  /// - OpIdx - The operand to copy</i></td></tr>
<tr><th id="232">232</th><td>  <dfn class="enum" id="llvm::GIR_Copy" title='llvm::GIR_Copy' data-ref="llvm::GIR_Copy">GIR_Copy</dfn>,</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>  <i class="doc">/// Copy an operand to the specified instruction or add a zero register if the</i></td></tr>
<tr><th id="235">235</th><td><i class="doc">  /// operand is a zero immediate.</i></td></tr>
<tr><th id="236">236</th><td><i class="doc">  /// - NewInsnID - Instruction ID to modify</i></td></tr>
<tr><th id="237">237</th><td><i class="doc">  /// - OldInsnID - Instruction ID to copy from</i></td></tr>
<tr><th id="238">238</th><td><i class="doc">  /// - OpIdx - The operand to copy</i></td></tr>
<tr><th id="239">239</th><td><i class="doc">  /// - ZeroReg - The zero register to use</i></td></tr>
<tr><th id="240">240</th><td>  <dfn class="enum" id="llvm::GIR_CopyOrAddZeroReg" title='llvm::GIR_CopyOrAddZeroReg' data-ref="llvm::GIR_CopyOrAddZeroReg">GIR_CopyOrAddZeroReg</dfn>,</td></tr>
<tr><th id="241">241</th><td>  <i class="doc">/// Copy an operand to the specified instruction</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  /// - NewInsnID - Instruction ID to modify</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// - OldInsnID - Instruction ID to copy from</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  /// - OpIdx - The operand to copy</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// - SubRegIdx - The subregister to copy</i></td></tr>
<tr><th id="246">246</th><td>  <dfn class="enum" id="llvm::GIR_CopySubReg" title='llvm::GIR_CopySubReg' data-ref="llvm::GIR_CopySubReg">GIR_CopySubReg</dfn>,</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td>  <i class="doc">/// Add an implicit register def to the specified instruction</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  /// - RegNum - The register to add</i></td></tr>
<tr><th id="251">251</th><td>  <dfn class="enum" id="llvm::GIR_AddImplicitDef" title='llvm::GIR_AddImplicitDef' data-ref="llvm::GIR_AddImplicitDef">GIR_AddImplicitDef</dfn>,</td></tr>
<tr><th id="252">252</th><td>  <i class="doc">/// Add an implicit register use to the specified instruction</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="254">254</th><td><i class="doc">  /// - RegNum - The register to add</i></td></tr>
<tr><th id="255">255</th><td>  <dfn class="enum" id="llvm::GIR_AddImplicitUse" title='llvm::GIR_AddImplicitUse' data-ref="llvm::GIR_AddImplicitUse">GIR_AddImplicitUse</dfn>,</td></tr>
<tr><th id="256">256</th><td>  <i class="doc">/// Add an register to the specified instruction</i></td></tr>
<tr><th id="257">257</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">  /// - RegNum - The register to add</i></td></tr>
<tr><th id="259">259</th><td>  <dfn class="enum" id="llvm::GIR_AddRegister" title='llvm::GIR_AddRegister' data-ref="llvm::GIR_AddRegister">GIR_AddRegister</dfn>,</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <i class="doc">/// Add a temporary register to the specified instruction</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">  /// - TempRegID - The temporary register ID to add</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// - TempRegFlags - The register flags to set</i></td></tr>
<tr><th id="265">265</th><td>  <dfn class="enum" id="llvm::GIR_AddTempRegister" title='llvm::GIR_AddTempRegister' data-ref="llvm::GIR_AddTempRegister">GIR_AddTempRegister</dfn>,</td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <i class="doc">/// Add an immediate to the specified instruction</i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">  /// - Imm - The immediate to add</i></td></tr>
<tr><th id="270">270</th><td>  <dfn class="enum" id="llvm::GIR_AddImm" title='llvm::GIR_AddImm' data-ref="llvm::GIR_AddImm">GIR_AddImm</dfn>,</td></tr>
<tr><th id="271">271</th><td>  <i class="doc">/// Render complex operands to the specified instruction</i></td></tr>
<tr><th id="272">272</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="273">273</th><td><i class="doc">  /// - RendererID - The renderer to call</i></td></tr>
<tr><th id="274">274</th><td>  <dfn class="enum" id="llvm::GIR_ComplexRenderer" title='llvm::GIR_ComplexRenderer' data-ref="llvm::GIR_ComplexRenderer">GIR_ComplexRenderer</dfn>,</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i class="doc">/// Render sub-operands of complex operands to the specified instruction</i></td></tr>
<tr><th id="277">277</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="278">278</th><td><i class="doc">  /// - RendererID - The renderer to call</i></td></tr>
<tr><th id="279">279</th><td><i class="doc">  /// - RenderOpID - The suboperand to render.</i></td></tr>
<tr><th id="280">280</th><td>  <dfn class="enum" id="llvm::GIR_ComplexSubOperandRenderer" title='llvm::GIR_ComplexSubOperandRenderer' data-ref="llvm::GIR_ComplexSubOperandRenderer">GIR_ComplexSubOperandRenderer</dfn>,</td></tr>
<tr><th id="281">281</th><td>  <i class="doc">/// Render operands to the specified instruction using a custom function</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="283">283</th><td><i class="doc">  /// - OldInsnID - Instruction ID to get the matched operand from</i></td></tr>
<tr><th id="284">284</th><td><i class="doc">  /// - RendererFnID - Custom renderer function to call</i></td></tr>
<tr><th id="285">285</th><td>  <dfn class="enum" id="llvm::GIR_CustomRenderer" title='llvm::GIR_CustomRenderer' data-ref="llvm::GIR_CustomRenderer">GIR_CustomRenderer</dfn>,</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i class="doc">/// Render a G_CONSTANT operator as a sign-extended immediate.</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// - NewInsnID - Instruction ID to modify</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  /// - OldInsnID - Instruction ID to copy from</i></td></tr>
<tr><th id="290">290</th><td><i class="doc">  /// The operand index is implicitly 1.</i></td></tr>
<tr><th id="291">291</th><td>  <dfn class="enum" id="llvm::GIR_CopyConstantAsSImm" title='llvm::GIR_CopyConstantAsSImm' data-ref="llvm::GIR_CopyConstantAsSImm">GIR_CopyConstantAsSImm</dfn>,</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td>  <i class="doc">/// Render a G_FCONSTANT operator as a sign-extended immediate.</i></td></tr>
<tr><th id="294">294</th><td><i class="doc">  /// - NewInsnID - Instruction ID to modify</i></td></tr>
<tr><th id="295">295</th><td><i class="doc">  /// - OldInsnID - Instruction ID to copy from</i></td></tr>
<tr><th id="296">296</th><td><i class="doc">  /// The operand index is implicitly 1.</i></td></tr>
<tr><th id="297">297</th><td>  <dfn class="enum" id="llvm::GIR_CopyFConstantAsFPImm" title='llvm::GIR_CopyFConstantAsFPImm' data-ref="llvm::GIR_CopyFConstantAsFPImm">GIR_CopyFConstantAsFPImm</dfn>,</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <i class="doc">/// Constrain an instruction operand to a register class.</i></td></tr>
<tr><th id="300">300</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="301">301</th><td><i class="doc">  /// - OpIdx - Operand index</i></td></tr>
<tr><th id="302">302</th><td><i class="doc">  /// - RCEnum - Register class enumeration value</i></td></tr>
<tr><th id="303">303</th><td>  <dfn class="enum" id="llvm::GIR_ConstrainOperandRC" title='llvm::GIR_ConstrainOperandRC' data-ref="llvm::GIR_ConstrainOperandRC">GIR_ConstrainOperandRC</dfn>,</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td>  <i class="doc">/// Constrain an instructions operands according to the instruction</i></td></tr>
<tr><th id="306">306</th><td><i class="doc">  /// description.</i></td></tr>
<tr><th id="307">307</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="308">308</th><td>  <dfn class="enum" id="llvm::GIR_ConstrainSelectedInstOperands" title='llvm::GIR_ConstrainSelectedInstOperands' data-ref="llvm::GIR_ConstrainSelectedInstOperands">GIR_ConstrainSelectedInstOperands</dfn>,</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <i class="doc">/// Merge all memory operands into instruction.</i></td></tr>
<tr><th id="311">311</th><td><i class="doc">  /// - InsnID - Instruction ID to modify</i></td></tr>
<tr><th id="312">312</th><td><i class="doc">  /// - MergeInsnID... - One or more Instruction ID to merge into the result.</i></td></tr>
<tr><th id="313">313</th><td><i class="doc">  /// - GIU_MergeMemOperands_EndOfList - Terminates the list of instructions to</i></td></tr>
<tr><th id="314">314</th><td><i class="doc">  ///                                    merge.</i></td></tr>
<tr><th id="315">315</th><td>  <dfn class="enum" id="llvm::GIR_MergeMemOperands" title='llvm::GIR_MergeMemOperands' data-ref="llvm::GIR_MergeMemOperands">GIR_MergeMemOperands</dfn>,</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i class="doc">/// Erase from parent.</i></td></tr>
<tr><th id="318">318</th><td><i class="doc">  /// - InsnID - Instruction ID to erase</i></td></tr>
<tr><th id="319">319</th><td>  <dfn class="enum" id="llvm::GIR_EraseFromParent" title='llvm::GIR_EraseFromParent' data-ref="llvm::GIR_EraseFromParent">GIR_EraseFromParent</dfn>,</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i class="doc">/// Create a new temporary register that's not constrained.</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">  /// - TempRegID - The temporary register ID to initialize.</i></td></tr>
<tr><th id="323">323</th><td><i class="doc">  /// - Expected type</i></td></tr>
<tr><th id="324">324</th><td>  <dfn class="enum" id="llvm::GIR_MakeTempReg" title='llvm::GIR_MakeTempReg' data-ref="llvm::GIR_MakeTempReg">GIR_MakeTempReg</dfn>,</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <i class="doc">/// A successful emission</i></td></tr>
<tr><th id="327">327</th><td>  <dfn class="enum" id="llvm::GIR_Done" title='llvm::GIR_Done' data-ref="llvm::GIR_Done">GIR_Done</dfn>,</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <i class="doc">/// Increment the rule coverage counter.</i></td></tr>
<tr><th id="330">330</th><td><i class="doc">  /// - RuleID - The ID of the rule that was covered.</i></td></tr>
<tr><th id="331">331</th><td>  <dfn class="enum" id="llvm::GIR_Coverage" title='llvm::GIR_Coverage' data-ref="llvm::GIR_Coverage">GIR_Coverage</dfn>,</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i class="doc">/// Keeping track of the number of the GI opcodes. Must be the last entry.</i></td></tr>
<tr><th id="334">334</th><td>  <dfn class="enum" id="llvm::GIU_NumOpcodes" title='llvm::GIU_NumOpcodes' data-ref="llvm::GIU_NumOpcodes">GIU_NumOpcodes</dfn>,</td></tr>
<tr><th id="335">335</th><td>};</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><b>enum</b> {</td></tr>
<tr><th id="338">338</th><td>  <i class="doc">/// Indicates the end of the variable-length MergeInsnID list in a</i></td></tr>
<tr><th id="339">339</th><td><i class="doc">  /// GIR_MergeMemOperands opcode.</i></td></tr>
<tr><th id="340">340</th><td>  <dfn class="enum" id="llvm::GIU_MergeMemOperands_EndOfList" title='llvm::GIU_MergeMemOperands_EndOfList' data-ref="llvm::GIU_MergeMemOperands_EndOfList">GIU_MergeMemOperands_EndOfList</dfn> = -<var>1</var>,</td></tr>
<tr><th id="341">341</th><td>};</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i class="doc">/// Provides the logic to select generic machine instructions.</i></td></tr>
<tr><th id="344">344</th><td><b>class</b> <dfn class="type def" id="llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</dfn> {</td></tr>
<tr><th id="345">345</th><td><b>public</b>:</td></tr>
<tr><th id="346">346</th><td>  <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm19InstructionSelectorD1Ev" title='llvm::InstructionSelector::~InstructionSelector' data-ref="_ZN4llvm19InstructionSelectorD1Ev">~InstructionSelector</dfn>() = <b>default</b>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <i class="doc">/// Select the (possibly generic) instruction<span class="command"> \p</span> <span class="arg">I</span> to only use target-specific</i></td></tr>
<tr><th id="349">349</th><td><i class="doc">  /// opcodes. It is OK to insert multiple instructions, but they cannot be</i></td></tr>
<tr><th id="350">350</th><td><i class="doc">  /// generic pre-isel instructions.</i></td></tr>
<tr><th id="351">351</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="352">352</th><td><i class="doc">  /// <span class="command">\returns</span> whether selection succeeded.</i></td></tr>
<tr><th id="353">353</th><td><i class="doc">  /// <span class="command">\pre</span>  I.getParent() &amp;&amp; I.getParent()-&gt;getParent()</i></td></tr>
<tr><th id="354">354</th><td><i class="doc">  /// <span class="command">\post</span></i></td></tr>
<tr><th id="355">355</th><td><i class="doc">  ///   if returns true:</i></td></tr>
<tr><th id="356">356</th><td><i class="doc">  ///     for I in all mutated/inserted instructions:</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">  ///       !isPreISelGenericOpcode(I.getOpcode())</i></td></tr>
<tr><th id="358">358</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm19InstructionSelector6selectERNS_12MachineInstrERNS_15CodeGenCoverageE" title='llvm::InstructionSelector::select' data-ref="_ZNK4llvm19InstructionSelector6selectERNS_12MachineInstrERNS_15CodeGenCoverageE">select</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="10I">I</dfn>, <a class="type" href="../../Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col1 decl" id="11CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="11CoverageInfo">CoverageInfo</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td><b>protected</b>:</td></tr>
<tr><th id="361">361</th><td>  <b>using</b> <dfn class="typedef" id="llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</dfn> =</td></tr>
<tr><th id="362">362</th><td>      <a class="type" href="../../ADT/Optional.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional">Optional</a>&lt;<a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/std_function.h.html#std::function" title='std::function' data-ref="std::function">function</a>&lt;<em>void</em>(<a class="type" href="#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> &amp;)&gt;, <var>4</var>&gt;&gt;;</td></tr>
<tr><th id="363">363</th><td>  <b>using</b> <dfn class="typedef" id="llvm::InstructionSelector::RecordedMIVector" title='llvm::InstructionSelector::RecordedMIVector' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="llvm::InstructionSelector::RecordedMIVector">RecordedMIVector</dfn> = <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <var>4</var>&gt;;</td></tr>
<tr><th id="364">364</th><td>  <b>using</b> <dfn class="typedef" id="llvm::InstructionSelector::NewMIVector" title='llvm::InstructionSelector::NewMIVector' data-type='SmallVector&lt;llvm::MachineInstrBuilder, 4&gt;' data-ref="llvm::InstructionSelector::NewMIVector">NewMIVector</dfn> = <a class="type" href="../../ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a>, <var>4</var>&gt;;</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>  <b>struct</b> <dfn class="type def" id="llvm::InstructionSelector::MatcherState" title='llvm::InstructionSelector::MatcherState' data-ref="llvm::InstructionSelector::MatcherState">MatcherState</dfn> {</td></tr>
<tr><th id="367">367</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="typedef" href="#llvm::InstructionSelector::ComplexRendererFns" title='llvm::InstructionSelector::ComplexRendererFns' data-type='Optional&lt;SmallVector&lt;std::function&lt;void (MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;' data-ref="llvm::InstructionSelector::ComplexRendererFns">ComplexRendererFns</a>::<a class="typedef" href="../../ADT/Optional.h.html#llvm::Optional{llvm::SmallVector{std::function{void(llvm::MachineInstrBuilder&amp;)},4}}::value_type" title='llvm::Optional&lt;llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt; &gt;::value_type' data-type='llvm::SmallVector&lt;std::function&lt;void (llvm::MachineInstrBuilder &amp;)&gt;, 4&gt;' data-ref="llvm::Optional{llvm::SmallVector{std::function{void(llvm::MachineInstrBuilder&amp;)},4}}::value_type">value_type</a>&gt; <dfn class="decl" id="llvm::InstructionSelector::MatcherState::Renderers" title='llvm::InstructionSelector::MatcherState::Renderers' data-ref="llvm::InstructionSelector::MatcherState::Renderers">Renderers</dfn>;</td></tr>
<tr><th id="368">368</th><td>    <a class="typedef" href="#llvm::InstructionSelector::RecordedMIVector" title='llvm::InstructionSelector::RecordedMIVector' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="llvm::InstructionSelector::RecordedMIVector">RecordedMIVector</a> <dfn class="decl" id="llvm::InstructionSelector::MatcherState::MIs" title='llvm::InstructionSelector::MatcherState::MIs' data-ref="llvm::InstructionSelector::MatcherState::MIs">MIs</dfn>;</td></tr>
<tr><th id="369">369</th><td>    <a class="type" href="../../ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="decl" id="llvm::InstructionSelector::MatcherState::TempRegisters" title='llvm::InstructionSelector::MatcherState::TempRegisters' data-ref="llvm::InstructionSelector::MatcherState::TempRegisters">TempRegisters</dfn>;</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>    <dfn class="decl" id="_ZN4llvm19InstructionSelector12MatcherStateC1Ej" title='llvm::InstructionSelector::MatcherState::MatcherState' data-ref="_ZN4llvm19InstructionSelector12MatcherStateC1Ej">MatcherState</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="12MaxRenderers" title='MaxRenderers' data-type='unsigned int' data-ref="12MaxRenderers">MaxRenderers</dfn>);</td></tr>
<tr><th id="372">372</th><td>  };</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><b>public</b>:</td></tr>
<tr><th id="375">375</th><td>  <b>template</b> &lt;<b>class</b> PredicateBitset, <b>class</b> ComplexMatcherMemFn,</td></tr>
<tr><th id="376">376</th><td>            <b>class</b> CustomRendererFn&gt;</td></tr>
<tr><th id="377">377</th><td>  <b>struct</b> <dfn class="type def" id="llvm::InstructionSelector::ISelInfoTy" title='llvm::InstructionSelector::ISelInfoTy' data-ref="llvm::InstructionSelector::ISelInfoTy">ISelInfoTy</dfn> {</td></tr>
<tr><th id="378">378</th><td>    <dfn class="decl def" id="_ZN4llvm19InstructionSelector10ISelInfoTyC1EPKNS_3LLTEmPKT_PKT0_PKT1_" title='llvm::InstructionSelector::ISelInfoTy::ISelInfoTy&lt;PredicateBitset, ComplexMatcherMemFn, CustomRendererFn&gt;' data-ref="_ZN4llvm19InstructionSelector10ISelInfoTyC1EPKNS_3LLTEmPKT_PKT0_PKT1_">ISelInfoTy</dfn>(<em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> *<dfn class="local col3 decl" id="13TypeObjects" title='TypeObjects' data-type='const llvm::LLT *' data-ref="13TypeObjects">TypeObjects</dfn>, <span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col4 decl" id="14NumTypeObjects" title='NumTypeObjects' data-type='size_t' data-ref="14NumTypeObjects">NumTypeObjects</dfn>,</td></tr>
<tr><th id="379">379</th><td>               <em>const</em> PredicateBitset *<dfn class="local col5 decl" id="15FeatureBitsets" title='FeatureBitsets' data-type='const PredicateBitset *' data-ref="15FeatureBitsets">FeatureBitsets</dfn>,</td></tr>
<tr><th id="380">380</th><td>               <em>const</em> ComplexMatcherMemFn *<dfn class="local col6 decl" id="16ComplexPredicates" title='ComplexPredicates' data-type='const ComplexMatcherMemFn *' data-ref="16ComplexPredicates">ComplexPredicates</dfn>,</td></tr>
<tr><th id="381">381</th><td>               <em>const</em> CustomRendererFn *<dfn class="local col7 decl" id="17CustomRenderers" title='CustomRenderers' data-type='const CustomRendererFn *' data-ref="17CustomRenderers">CustomRenderers</dfn>)</td></tr>
<tr><th id="382">382</th><td>        : <a class="member" href="#llvm::InstructionSelector::ISelInfoTy::TypeObjects" title='llvm::InstructionSelector::ISelInfoTy::TypeObjects' data-ref="llvm::InstructionSelector::ISelInfoTy::TypeObjects">TypeObjects</a>(<a class="local col3 ref" href="#13TypeObjects" title='TypeObjects' data-ref="13TypeObjects">TypeObjects</a>),</td></tr>
<tr><th id="383">383</th><td>          <a class="member" href="#llvm::InstructionSelector::ISelInfoTy::FeatureBitsets" title='llvm::InstructionSelector::ISelInfoTy::FeatureBitsets' data-ref="llvm::InstructionSelector::ISelInfoTy::FeatureBitsets">FeatureBitsets</a>(<a class="local col5 ref" href="#15FeatureBitsets" title='FeatureBitsets' data-ref="15FeatureBitsets">FeatureBitsets</a>),</td></tr>
<tr><th id="384">384</th><td>          <a class="member" href="#llvm::InstructionSelector::ISelInfoTy::ComplexPredicates" title='llvm::InstructionSelector::ISelInfoTy::ComplexPredicates' data-ref="llvm::InstructionSelector::ISelInfoTy::ComplexPredicates">ComplexPredicates</a>(<a class="local col6 ref" href="#16ComplexPredicates" title='ComplexPredicates' data-ref="16ComplexPredicates">ComplexPredicates</a>),</td></tr>
<tr><th id="385">385</th><td>          <a class="member" href="#llvm::InstructionSelector::ISelInfoTy::CustomRenderers" title='llvm::InstructionSelector::ISelInfoTy::CustomRenderers' data-ref="llvm::InstructionSelector::ISelInfoTy::CustomRenderers">CustomRenderers</a>(<a class="local col7 ref" href="#17CustomRenderers" title='CustomRenderers' data-ref="17CustomRenderers">CustomRenderers</a>) {</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>      <b>for</b> (<span class='typedef' title='size_t' data-type='unsigned long' data-ref="size_t">size_t</span> <dfn class="local col8 decl" id="18I" title='I' data-type='size_t' data-ref="18I">I</dfn> = <var>0</var>; <a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a> &lt; <a class="local col4 ref" href="#14NumTypeObjects" title='NumTypeObjects' data-ref="14NumTypeObjects">NumTypeObjects</a>; ++<a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>)</td></tr>
<tr><th id="388">388</th><td>        <a class="member" href="#llvm::InstructionSelector::ISelInfoTy::TypeIDMap" title='llvm::InstructionSelector::ISelInfoTy::TypeIDMap' data-ref="llvm::InstructionSelector::ISelInfoTy::TypeIDMap">TypeIDMap</a>[<a class="local col3 ref" href="#13TypeObjects" title='TypeObjects' data-ref="13TypeObjects">TypeObjects</a>[<a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>]] = <a class="local col8 ref" href="#18I" title='I' data-ref="18I">I</a>;</td></tr>
<tr><th id="389">389</th><td>    }</td></tr>
<tr><th id="390">390</th><td>    <em>const</em> <a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a> *<dfn class="decl" id="llvm::InstructionSelector::ISelInfoTy::TypeObjects" title='llvm::InstructionSelector::ISelInfoTy::TypeObjects' data-ref="llvm::InstructionSelector::ISelInfoTy::TypeObjects">TypeObjects</dfn>;</td></tr>
<tr><th id="391">391</th><td>    <em>const</em> PredicateBitset *<dfn class="decl" id="llvm::InstructionSelector::ISelInfoTy::FeatureBitsets" title='llvm::InstructionSelector::ISelInfoTy::FeatureBitsets' data-ref="llvm::InstructionSelector::ISelInfoTy::FeatureBitsets">FeatureBitsets</dfn>;</td></tr>
<tr><th id="392">392</th><td>    <em>const</em> ComplexMatcherMemFn *<dfn class="decl" id="llvm::InstructionSelector::ISelInfoTy::ComplexPredicates" title='llvm::InstructionSelector::ISelInfoTy::ComplexPredicates' data-ref="llvm::InstructionSelector::ISelInfoTy::ComplexPredicates">ComplexPredicates</dfn>;</td></tr>
<tr><th id="393">393</th><td>    <em>const</em> CustomRendererFn *<dfn class="decl" id="llvm::InstructionSelector::ISelInfoTy::CustomRenderers" title='llvm::InstructionSelector::ISelInfoTy::CustomRenderers' data-ref="llvm::InstructionSelector::ISelInfoTy::CustomRenderers">CustomRenderers</dfn>;</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>    <a class="type" href="../../ADT/DenseMap.h.html#llvm::SmallDenseMap" title='llvm::SmallDenseMap' data-ref="llvm::SmallDenseMap">SmallDenseMap</a>&lt;<a class="type" href="../../Support/LowLevelTypeImpl.h.html#llvm::LLT" title='llvm::LLT' data-ref="llvm::LLT">LLT</a>, <em>unsigned</em>, <var>64</var>&gt; <dfn class="decl" id="llvm::InstructionSelector::ISelInfoTy::TypeIDMap" title='llvm::InstructionSelector::ISelInfoTy::TypeIDMap' data-ref="llvm::InstructionSelector::ISelInfoTy::TypeIDMap">TypeIDMap</dfn>;</td></tr>
<tr><th id="396">396</th><td>  };</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><b>protected</b>:</td></tr>
<tr><th id="399">399</th><td>  <dfn class="decl" id="_ZN4llvm19InstructionSelectorC1Ev" title='llvm::InstructionSelector::InstructionSelector' data-ref="_ZN4llvm19InstructionSelectorC1Ev">InstructionSelector</dfn>();</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i class="doc">/// Execute a given matcher table and return true if the match was successful</i></td></tr>
<tr><th id="402">402</th><td><i class="doc">  /// and false otherwise.</i></td></tr>
<tr><th id="403">403</th><td>  <b>template</b> &lt;<b>class</b> TgtInstructionSelector, <b>class</b> PredicateBitset,</td></tr>
<tr><th id="404">404</th><td>            <b>class</b> ComplexMatcherMemFn, <b>class</b> CustomRendererFn&gt;</td></tr>
<tr><th id="405">405</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218" title='llvm::InstructionSelector::executeMatchTable' data-ref="_ZNK4llvm19InstructionSelector17executeMatchTableERT_RNS_11SmallVectorINS_19MachineInstrBuilderELj4EEERNS0_12MatcherStateERKNS0_10ISelInfoTyIT0_T1_T2_3694218">executeMatchTable</dfn>(</td></tr>
<tr><th id="406">406</th><td>      TgtInstructionSelector &amp;<dfn class="local col9 decl" id="19ISel" title='ISel' data-type='TgtInstructionSelector &amp;' data-ref="19ISel">ISel</dfn>, <a class="typedef" href="#llvm::InstructionSelector::NewMIVector" title='llvm::InstructionSelector::NewMIVector' data-type='SmallVector&lt;llvm::MachineInstrBuilder, 4&gt;' data-ref="llvm::InstructionSelector::NewMIVector">NewMIVector</a> &amp;<dfn class="local col0 decl" id="20OutMIs" title='OutMIs' data-type='NewMIVector &amp;' data-ref="20OutMIs">OutMIs</dfn>, <a class="type" href="#llvm::InstructionSelector::MatcherState" title='llvm::InstructionSelector::MatcherState' data-ref="llvm::InstructionSelector::MatcherState">MatcherState</a> &amp;<dfn class="local col1 decl" id="21State" title='State' data-type='llvm::InstructionSelector::MatcherState &amp;' data-ref="21State">State</dfn>,</td></tr>
<tr><th id="407">407</th><td>      <em>const</em> <a class="type" href="#llvm::InstructionSelector::ISelInfoTy" title='llvm::InstructionSelector::ISelInfoTy' data-ref="llvm::InstructionSelector::ISelInfoTy">ISelInfoTy</a>&lt;PredicateBitset, ComplexMatcherMemFn, CustomRendererFn&gt;</td></tr>
<tr><th id="408">408</th><td>          &amp;<dfn class="local col2 decl" id="22ISelInfo" title='ISelInfo' data-type='const ISelInfoTy&lt;PredicateBitset, ComplexMatcherMemFn, CustomRendererFn&gt; &amp;' data-ref="22ISelInfo">ISelInfo</dfn>,</td></tr>
<tr><th id="409">409</th><td>      <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> *<dfn class="local col3 decl" id="23MatchTable" title='MatchTable' data-type='const int64_t *' data-ref="23MatchTable">MatchTable</dfn>, <em>const</em> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col4 decl" id="24TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="24TII">TII</dfn>,</td></tr>
<tr><th id="410">410</th><td>      <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="25MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="25MRI">MRI</dfn>, <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col6 decl" id="26TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="26TRI">TRI</dfn>,</td></tr>
<tr><th id="411">411</th><td>      <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col7 decl" id="27RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="27RBI">RBI</dfn>, <em>const</em> PredicateBitset &amp;<dfn class="local col8 decl" id="28AvailableFeatures" title='AvailableFeatures' data-type='const PredicateBitset &amp;' data-ref="28AvailableFeatures">AvailableFeatures</dfn>,</td></tr>
<tr><th id="412">412</th><td>      <a class="type" href="../../Support/CodeGenCoverage.h.html#llvm::CodeGenCoverage" title='llvm::CodeGenCoverage' data-ref="llvm::CodeGenCoverage">CodeGenCoverage</a> &amp;<dfn class="local col9 decl" id="29CoverageInfo" title='CoverageInfo' data-type='llvm::CodeGenCoverage &amp;' data-ref="29CoverageInfo">CoverageInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <b>virtual</b> <em>const</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> *<dfn class="virtual decl def" id="_ZNK4llvm19InstructionSelector13getMatchTableEv" title='llvm::InstructionSelector::getMatchTable' data-ref="_ZNK4llvm19InstructionSelector13getMatchTableEv">getMatchTable</dfn>() <em>const</em> {</td></tr>
<tr><th id="415">415</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Should have been overridden by tablegen if used&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h&quot;, 415)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should have been overridden by tablegen if used"</q>);</td></tr>
<tr><th id="416">416</th><td>  }</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19InstructionSelector20testImmPredicate_I64Ejl" title='llvm::InstructionSelector::testImmPredicate_I64' data-ref="_ZNK4llvm19InstructionSelector20testImmPredicate_I64Ejl">testImmPredicate_I64</dfn>(<em>unsigned</em>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>) <em>const</em> {</td></tr>
<tr><th id="419">419</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Subclasses must override this with a tablegen-erated function&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h&quot;, 420)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="420">420</th><td>        <q>"Subclasses must override this with a tablegen-erated function"</q>);</td></tr>
<tr><th id="421">421</th><td>  }</td></tr>
<tr><th id="422">422</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19InstructionSelector22testImmPredicate_APIntEjRKNS_5APIntE" title='llvm::InstructionSelector::testImmPredicate_APInt' data-ref="_ZNK4llvm19InstructionSelector22testImmPredicate_APIntEjRKNS_5APIntE">testImmPredicate_APInt</dfn>(<em>unsigned</em>, <em>const</em> <a class="type" href="../../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="423">423</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Subclasses must override this with a tablegen-erated function&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h&quot;, 424)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="424">424</th><td>        <q>"Subclasses must override this with a tablegen-erated function"</q>);</td></tr>
<tr><th id="425">425</th><td>  }</td></tr>
<tr><th id="426">426</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19InstructionSelector24testImmPredicate_APFloatEjRKNS_7APFloatE" title='llvm::InstructionSelector::testImmPredicate_APFloat' data-ref="_ZNK4llvm19InstructionSelector24testImmPredicate_APFloatEjRKNS_7APFloatE">testImmPredicate_APFloat</dfn>(<em>unsigned</em>, <em>const</em> <a class="type" href="../../ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat">APFloat</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="427">427</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Subclasses must override this with a tablegen-erated function&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h&quot;, 428)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="428">428</th><td>        <q>"Subclasses must override this with a tablegen-erated function"</q>);</td></tr>
<tr><th id="429">429</th><td>  }</td></tr>
<tr><th id="430">430</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19InstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrE" title='llvm::InstructionSelector::testMIPredicate_MI' data-ref="_ZNK4llvm19InstructionSelector18testMIPredicate_MIEjRKNS_12MachineInstrE">testMIPredicate_MI</dfn>(<em>unsigned</em>, <em>const</em> <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;) <em>const</em> {</td></tr>
<tr><th id="431">431</th><td>    <a class="macro" href="../../Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Subclasses must override this with a tablegen-erated function&quot;, &quot;/root/cheri/llvm-project/llvm/include/llvm/CodeGen/GlobalISel/InstructionSelector.h&quot;, 432)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(</td></tr>
<tr><th id="432">432</th><td>        <q>"Subclasses must override this with a tablegen-erated function"</q>);</td></tr>
<tr><th id="433">433</th><td>  }</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>  <i class="doc">/// Constrain a register operand of an instruction<span class="command"> \p</span> <span class="arg">I</span> to a specified</i></td></tr>
<tr><th id="436">436</th><td><i class="doc">  /// register class. This could involve inserting COPYs before (for uses) or</i></td></tr>
<tr><th id="437">437</th><td><i class="doc">  /// after (for defs) and may replace the operand of<span class="command"> \p</span> <span class="arg">I.</span></i></td></tr>
<tr><th id="438">438</th><td><i class="doc">  /// <span class="command">\returns</span> whether operand regclass constraining succeeded.</i></td></tr>
<tr><th id="439">439</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19InstructionSelector29constrainOperandRegToRegClassERNS_12MachineInstrEjRKNS_19TargetRegisterClassERKNS_15TargetInstrInfoERKNS_18TargetRegis12307033" title='llvm::InstructionSelector::constrainOperandRegToRegClass' data-ref="_ZNK4llvm19InstructionSelector29constrainOperandRegToRegClassERNS_12MachineInstrEjRKNS_19TargetRegisterClassERKNS_15TargetInstrInfoERKNS_18TargetRegis12307033">constrainOperandRegToRegClass</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="30I">I</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="31OpIdx" title='OpIdx' data-type='unsigned int' data-ref="31OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="440">440</th><td>                                     <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col2 decl" id="32RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="32RC">RC</dfn>,</td></tr>
<tr><th id="441">441</th><td>                                     <em>const</em> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col3 decl" id="33TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="33TII">TII</dfn>,</td></tr>
<tr><th id="442">442</th><td>                                     <em>const</em> <a class="type" href="../TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="34TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="34TRI">TRI</dfn>,</td></tr>
<tr><th id="443">443</th><td>                                     <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> &amp;<dfn class="local col5 decl" id="35RBI" title='RBI' data-type='const llvm::RegisterBankInfo &amp;' data-ref="35RBI">RBI</dfn>) <em>const</em>;</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19InstructionSelector17isOperandImmEqualERKNS_14MachineOperandElRKNS_19MachineRegisterInfoE" title='llvm::InstructionSelector::isOperandImmEqual' data-ref="_ZNK4llvm19InstructionSelector17isOperandImmEqualERKNS_14MachineOperandElRKNS_19MachineRegisterInfoE">isOperandImmEqual</dfn>(<em>const</em> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="36MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="36MO">MO</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="37Value" title='Value' data-type='int64_t' data-ref="37Value">Value</dfn>,</td></tr>
<tr><th id="446">446</th><td>                         <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col8 decl" id="38MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="38MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <i class="doc">/// Return true if the specified operand is a G_GEP with a G_CONSTANT on the</i></td></tr>
<tr><th id="449">449</th><td><i class="doc">  /// right-hand side. GlobalISel's separation of pointer and integer types</i></td></tr>
<tr><th id="450">450</th><td><i class="doc">  /// means that we don't need to worry about G_OR with equivalent semantics.</i></td></tr>
<tr><th id="451">451</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE" title='llvm::InstructionSelector::isBaseWithConstantOffset' data-ref="_ZNK4llvm19InstructionSelector24isBaseWithConstantOffsetERKNS_14MachineOperandERKNS_19MachineRegisterInfoE">isBaseWithConstantOffset</dfn>(<em>const</em> <a class="type" href="../MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="39Root" title='Root' data-type='const llvm::MachineOperand &amp;' data-ref="39Root">Root</dfn>,</td></tr>
<tr><th id="452">452</th><td>                                <em>const</em> <a class="type" href="../MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col0 decl" id="40MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="40MRI">MRI</dfn>) <em>const</em>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>  <i class="doc">/// Return true if MI can obviously be folded into IntoMI.</i></td></tr>
<tr><th id="455">455</th><td><i class="doc">  /// MI and IntoMI do not need to be in the same basic blocks, but MI must</i></td></tr>
<tr><th id="456">456</th><td><i class="doc">  /// preceed IntoMI.</i></td></tr>
<tr><th id="457">457</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm19InstructionSelector21isObviouslySafeToFoldERNS_12MachineInstrES2_" title='llvm::InstructionSelector::isObviouslySafeToFold' data-ref="_ZNK4llvm19InstructionSelector21isObviouslySafeToFoldERNS_12MachineInstrES2_">isObviouslySafeToFold</dfn>(<a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="41MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="41MI">MI</dfn>, <a class="type" href="../MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42IntoMI" title='IntoMI' data-type='llvm::MachineInstr &amp;' data-ref="42IntoMI">IntoMI</dfn>) <em>const</em>;</td></tr>
<tr><th id="458">458</th><td>};</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><u>#<span data-ppcond="15">endif</span> // LLVM_CODEGEN_GLOBALISEL_INSTRUCTIONSELECTOR_H</u></td></tr>
<tr><th id="463">463</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../lib/CodeGen/GlobalISel/InstructionSelect.cpp.html'>llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
