<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 5646, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 1446, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1270, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   937, user inline pragmas are applied</column>
            <column name="">(4) simplification,   527, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   415, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   415, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   415, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   771, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   869, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   857, loop and instruction simplification</column>
            <column name="">(2) parallelization,   841, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   785, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   785, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   631, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   700, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp_slr0" col1="slr0.cpp:224" col2="5646" col3="527" col4="869" col5="785" col6="700">
                    <row id="1" col0="load_vr_for_task1" col1="slr0.cpp:17" col2="1101" col3="72" col4="140" col5="123" col6="101"/>
                    <row id="6" col0="load_vA_for_task1" col1="slr0.cpp:52" col2="1101" col3="72" col4="140" col5="123" col6="101"/>
                    <row id="3" col0="load_vA_for_task3" col1="slr0.cpp:87" col2="1101" col3="72" col4="140" col5="123" col6="101"/>
                    <row id="5" col0="load_vp_for_task3" col1="slr0.cpp:122" col2="1101" col3="72" col4="140" col5="123" col6="101"/>
                    <row id="4" col0="store_vs_for_task1" col1="slr0.cpp:157" col2="1003" col3="150" col4="206" col5="198" col6="192"/>
                    <row id="2" col0="store_vq_for_task3" col1="slr0.cpp:208" col2="189" col3="44" col4="46" col5="38" col6="32"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

