// Seed: 4087348027
module module_0 (
    input  tri1  id_0,
    output uwire id_1,
    output wire  id_2,
    id_10,
    input  wand  id_3,
    input  tri   id_4,
    input  uwire id_5,
    output tri   id_6,
    input  wand  id_7,
    input  tri0  id_8
);
  supply1 id_11, id_12;
  assign id_6 = id_12 + -1;
  initial id_2 = id_11;
  id_13(
      .id_0(), .id_1(id_7), .id_2(id_0), .id_3(1)
  );
  assign id_10.id_7 = id_7 - -1;
  wire id_14, id_15, id_16, id_17;
  int  id_18;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply1 id_1
);
  bit id_3;
  assign id_1 = id_0;
  reg id_4, id_5;
  xor primCall (id_1, id_0, id_5, id_3);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0
  );
  assign id_3 = -1;
  always if (id_4) if (-1 && id_0) id_3 <= id_5;
  assign id_1 = -1;
endmodule
