--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml CMD_motors.twx CMD_motors.ncd -o CMD_motors.twr
CMD_motors.pcf -ucf AX309_mapping.ucf

Design file:              CMD_motors.ncd
Physical constraint file: CMD_motors.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12388 paths analyzed, 1156 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.005ns.
--------------------------------------------------------------------------------

Paths for end point PWM_4/Mmult_n00191 (DSP48_X0Y5.C23), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     8.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_5 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.955ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.321 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_5 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<5>
                                                       Demux_motors_1/duty_M4_inter_5
    SLICE_X9Y27.B2       net (fanout=3)        1.193   Demux_motors_1/duty_M4_inter<5>
    SLICE_X9Y27.B        Tilo                  0.259   Demux_motors_1/duty_M4_inter<6>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<6>11
    DSP48_X0Y4.B6        net (fanout=1)        1.087   PWM_4/duty[10]_GND_16_o_add_0_OUT<6>
    DSP48_X0Y4.P40       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y5.C23       net (fanout=1)        1.352   PWM_4/Mmult_n0019_P40_to_Mmult_n00191
    DSP48_X0Y5.CLK       Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.955ns (7.323ns logic, 3.632ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X8Y22.A3       net (fanout=7)        1.066   Demux_motors_1/duty_M4_inter<1>
    SLICE_X8Y22.A        Tilo                  0.254   PWM_4/half_duty<4>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<1>11_INV_0
    DSP48_X0Y4.B1        net (fanout=1)        1.012   PWM_4/duty[10]_GND_16_o_add_0_OUT<1>
    DSP48_X0Y4.P40       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y5.C23       net (fanout=1)        1.352   PWM_4/Mmult_n0019_P40_to_Mmult_n00191
    DSP48_X0Y5.CLK       Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.843ns (7.413ns logic, 3.430ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_3 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.740ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.321 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_3 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.BQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<5>
                                                       Demux_motors_1/duty_M4_inter_3
    SLICE_X9Y25.A2       net (fanout=5)        0.987   Demux_motors_1/duty_M4_inter<3>
    SLICE_X9Y25.A        Tilo                  0.259   PWM_4/duty[10]_GND_16_o_add_0_OUT<5>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<5>11
    DSP48_X0Y4.B5        net (fanout=1)        1.078   PWM_4/duty[10]_GND_16_o_add_0_OUT<5>
    DSP48_X0Y4.P40       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y5.C23       net (fanout=1)        1.352   PWM_4/Mmult_n0019_P40_to_Mmult_n00191
    DSP48_X0Y5.CLK       Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.740ns (7.323ns logic, 3.417ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------

Paths for end point PWM_4/Mmult_n00191 (DSP48_X0Y5.C13), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_5 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.932ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.321 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_5 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<5>
                                                       Demux_motors_1/duty_M4_inter_5
    SLICE_X9Y27.B2       net (fanout=3)        1.193   Demux_motors_1/duty_M4_inter<5>
    SLICE_X9Y27.B        Tilo                  0.259   Demux_motors_1/duty_M4_inter<6>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<6>11
    DSP48_X0Y4.B6        net (fanout=1)        1.087   PWM_4/duty[10]_GND_16_o_add_0_OUT<6>
    DSP48_X0Y4.P30       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y5.C13       net (fanout=1)        1.329   PWM_4/Mmult_n0019_P30_to_Mmult_n00191
    DSP48_X0Y5.CLK       Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.932ns (7.323ns logic, 3.609ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.820ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X8Y22.A3       net (fanout=7)        1.066   Demux_motors_1/duty_M4_inter<1>
    SLICE_X8Y22.A        Tilo                  0.254   PWM_4/half_duty<4>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<1>11_INV_0
    DSP48_X0Y4.B1        net (fanout=1)        1.012   PWM_4/duty[10]_GND_16_o_add_0_OUT<1>
    DSP48_X0Y4.P30       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y5.C13       net (fanout=1)        1.329   PWM_4/Mmult_n0019_P30_to_Mmult_n00191
    DSP48_X0Y5.CLK       Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.820ns (7.413ns logic, 3.407ns route)
                                                       (68.5% logic, 31.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_3 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.717ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.321 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_3 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.BQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<5>
                                                       Demux_motors_1/duty_M4_inter_3
    SLICE_X9Y25.A2       net (fanout=5)        0.987   Demux_motors_1/duty_M4_inter<3>
    SLICE_X9Y25.A        Tilo                  0.259   PWM_4/duty[10]_GND_16_o_add_0_OUT<5>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<5>11
    DSP48_X0Y4.B5        net (fanout=1)        1.078   PWM_4/duty[10]_GND_16_o_add_0_OUT<5>
    DSP48_X0Y4.P30       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y5.C13       net (fanout=1)        1.329   PWM_4/Mmult_n0019_P30_to_Mmult_n00191
    DSP48_X0Y5.CLK       Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.717ns (7.323ns logic, 3.394ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------

Paths for end point PWM_4/Mmult_n00191 (DSP48_X0Y5.C36), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_5 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.865ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.321 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_5 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.DQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<5>
                                                       Demux_motors_1/duty_M4_inter_5
    SLICE_X9Y27.B2       net (fanout=3)        1.193   Demux_motors_1/duty_M4_inter<5>
    SLICE_X9Y27.B        Tilo                  0.259   Demux_motors_1/duty_M4_inter<6>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<6>11
    DSP48_X0Y4.B6        net (fanout=1)        1.087   PWM_4/duty[10]_GND_16_o_add_0_OUT<6>
    DSP48_X0Y4.P47       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y5.C36       net (fanout=18)       1.262   PWM_4/Mmult_n0019_P47_to_Mmult_n00191
    DSP48_X0Y5.CLK       Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.865ns (7.323ns logic, 3.542ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_1 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.753ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_1 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.DQ       Tcko                  0.525   Demux_motors_1/duty_M4_inter<1>
                                                       Demux_motors_1/duty_M4_inter_1
    SLICE_X8Y22.A3       net (fanout=7)        1.066   Demux_motors_1/duty_M4_inter<1>
    SLICE_X8Y22.A        Tilo                  0.254   PWM_4/half_duty<4>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<1>11_INV_0
    DSP48_X0Y4.B1        net (fanout=1)        1.012   PWM_4/duty[10]_GND_16_o_add_0_OUT<1>
    DSP48_X0Y4.P47       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y5.C36       net (fanout=18)       1.262   PWM_4/Mmult_n0019_P47_to_Mmult_n00191
    DSP48_X0Y5.CLK       Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.753ns (7.413ns logic, 3.340ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Demux_motors_1/duty_M4_inter_3 (FF)
  Destination:          PWM_4/Mmult_n00191 (DSP)
  Requirement:          20.000ns
  Data Path Delay:      10.650ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.321 - 0.336)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Demux_motors_1/duty_M4_inter_3 to PWM_4/Mmult_n00191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y27.BQ      Tcko                  0.430   Demux_motors_1/duty_M4_inter<5>
                                                       Demux_motors_1/duty_M4_inter_3
    SLICE_X9Y25.A2       net (fanout=5)        0.987   Demux_motors_1/duty_M4_inter<3>
    SLICE_X9Y25.A        Tilo                  0.259   PWM_4/duty[10]_GND_16_o_add_0_OUT<5>
                                                       PWM_4/Madd_duty[10]_GND_16_o_add_0_OUT_xor<5>11
    DSP48_X0Y4.B5        net (fanout=1)        1.078   PWM_4/duty[10]_GND_16_o_add_0_OUT<5>
    DSP48_X0Y4.P47       Tdspdo_B_P            4.384   PWM_4/Mmult_n0019
                                                       PWM_4/Mmult_n0019
    DSP48_X0Y5.C36       net (fanout=18)       1.262   PWM_4/Mmult_n0019_P47_to_Mmult_n00191
    DSP48_X0Y5.CLK       Tdspdck_C_PREG        2.250   PWM_4/Mmult_n00191
                                                       PWM_4/Mmult_n00191
    -------------------------------------------------  ---------------------------
    Total                                     10.650ns (7.323ns logic, 3.327ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_0 (SLICE_X7Y34.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_transceiver_1/SPI_receiver_1/data_0 (FF)
  Destination:          SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_transceiver_1/SPI_receiver_1/data_0 to SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.AQ       Tcko                  0.200   SPI_transceiver_1/SPI_receiver_1/data<3>
                                                       SPI_transceiver_1/SPI_receiver_1/data_0
    SLICE_X7Y34.AX       net (fanout=2)        0.141   SPI_transceiver_1/SPI_receiver_1/data<0>
    SLICE_X7Y34.CLK      Tckdi       (-Th)    -0.059   SPI_transceiver_1/SPI_receiver_1/spi_packet_inter<3>
                                                       SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_2 (SLICE_X7Y34.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_transceiver_1/SPI_receiver_1/data_2 (FF)
  Destination:          SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_transceiver_1/SPI_receiver_1/data_2 to SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y34.CQ       Tcko                  0.200   SPI_transceiver_1/SPI_receiver_1/data<3>
                                                       SPI_transceiver_1/SPI_receiver_1/data_2
    SLICE_X7Y34.CX       net (fanout=2)        0.144   SPI_transceiver_1/SPI_receiver_1/data<2>
    SLICE_X7Y34.CLK      Tckdi       (-Th)    -0.059   SPI_transceiver_1/SPI_receiver_1/spi_packet_inter<3>
                                                       SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_2
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Paths for end point SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_14 (SLICE_X7Y35.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_transceiver_1/SPI_receiver_1/data_14 (FF)
  Destination:          SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_transceiver_1/SPI_receiver_1/data_14 to SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CQ       Tcko                  0.200   SPI_transceiver_1/SPI_receiver_1/data<15>
                                                       SPI_transceiver_1/SPI_receiver_1/data_14
    SLICE_X7Y35.CX       net (fanout=2)        0.144   SPI_transceiver_1/SPI_receiver_1/data<14>
    SLICE_X7Y35.CLK      Tckdi       (-Th)    -0.059   SPI_transceiver_1/SPI_receiver_1/spi_packet_inter<15>
                                                       SPI_transceiver_1/SPI_receiver_1/spi_packet_inter_14
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.259ns logic, 0.144ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: PWM_4/Mmult_n00191/CLK
  Logical resource: PWM_4/Mmult_n00191/CLK
  Location pin: DSP48_X0Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: PWM_3/Mmult_n00191/CLK
  Logical resource: PWM_3/Mmult_n00191/CLK
  Location pin: DSP48_X0Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: PWM_2/Mmult_n00191/CLK
  Logical resource: PWM_2/Mmult_n00191/CLK
  Location pin: DSP48_X0Y9.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.005|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 12388 paths, 0 nets, and 1944 connections

Design statistics:
   Minimum period:  11.005ns{1}   (Maximum frequency:  90.868MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 12 14:37:41 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4570 MB



