Analysis & Synthesis report for CoogsLite_FinalProj_top
Tue Apr 28 15:07:24 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |CoogsLite_FinalProj_top|score_tracker:scoretrack|state
 10. State Machine - |CoogsLite_FinalProj_top|accessCont:accessController|state
 11. State Machine - |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|state
 12. State Machine - |CoogsLite_FinalProj_top|button_shaper:oneSecShape|state
 13. State Machine - |CoogsLite_FinalProj_top|button_shaper:butIn|state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated
 19. Source assignments for accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated
 20. Source assignments for score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component|altsyncram_o2k1:auto_generated
 21. Parameter Settings for User Entity Instance: button_shaper:butIn
 22. Parameter Settings for User Entity Instance: button_shaper:oneSecShape
 23. Parameter Settings for User Entity Instance: accessCont:accessController
 24. Parameter Settings for User Entity Instance: accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: accessCont:accessController|memory_game:mem_game
 27. Parameter Settings for User Entity Instance: score_tracker:scoretrack
 28. Parameter Settings for User Entity Instance: score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "score_tracker:scoretrack"
 31. Port Connectivity Checks: "digitTimer:digit2"
 32. Port Connectivity Checks: "digitTimer:digit1"
 33. Port Connectivity Checks: "accessCont:accessController|memory_game:mem_game"
 34. Port Connectivity Checks: "accessCont:accessController"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages
 38. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 28 15:07:24 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; CoogsLite_FinalProj_top                     ;
; Top-level Entity Name              ; CoogsLite_FinalProj_top                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 34                                          ;
;     Total combinational functions  ; 34                                          ;
;     Dedicated logic registers      ; 15                                          ;
; Total registers                    ; 15                                          ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+------------------------------------------------------------------+-------------------------+-------------------------+
; Option                                                           ; Setting                 ; Default Value           ;
+------------------------------------------------------------------+-------------------------+-------------------------+
; Device                                                           ; EP4CE115F29C7           ;                         ;
; Top-level entity name                                            ; CoogsLite_FinalProj_top ; CoogsLite_FinalProj_top ;
; Family name                                                      ; Cyclone IV E            ; Cyclone V               ;
; Use smart compilation                                            ; Off                     ; Off                     ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                      ; On                      ;
; Enable compact report table                                      ; Off                     ; Off                     ;
; Restructure Multiplexers                                         ; Auto                    ; Auto                    ;
; Create Debugging Nodes for IP Cores                              ; Off                     ; Off                     ;
; Preserve fewer node names                                        ; On                      ; On                      ;
; Intel FPGA IP Evaluation Mode                                    ; Enable                  ; Enable                  ;
; Verilog Version                                                  ; Verilog_2001            ; Verilog_2001            ;
; VHDL Version                                                     ; VHDL_1993               ; VHDL_1993               ;
; State Machine Processing                                         ; Auto                    ; Auto                    ;
; Safe State Machine                                               ; Off                     ; Off                     ;
; Extract Verilog State Machines                                   ; On                      ; On                      ;
; Extract VHDL State Machines                                      ; On                      ; On                      ;
; Ignore Verilog initial constructs                                ; Off                     ; Off                     ;
; Iteration limit for constant Verilog loops                       ; 5000                    ; 5000                    ;
; Iteration limit for non-constant Verilog loops                   ; 250                     ; 250                     ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                      ; On                      ;
; Infer RAMs from Raw Logic                                        ; On                      ; On                      ;
; Parallel Synthesis                                               ; On                      ; On                      ;
; DSP Block Balancing                                              ; Auto                    ; Auto                    ;
; NOT Gate Push-Back                                               ; On                      ; On                      ;
; Power-Up Don't Care                                              ; On                      ; On                      ;
; Remove Redundant Logic Cells                                     ; Off                     ; Off                     ;
; Remove Duplicate Registers                                       ; On                      ; On                      ;
; Ignore CARRY Buffers                                             ; Off                     ; Off                     ;
; Ignore CASCADE Buffers                                           ; Off                     ; Off                     ;
; Ignore GLOBAL Buffers                                            ; Off                     ; Off                     ;
; Ignore ROW GLOBAL Buffers                                        ; Off                     ; Off                     ;
; Ignore LCELL Buffers                                             ; Off                     ; Off                     ;
; Ignore SOFT Buffers                                              ; On                      ; On                      ;
; Limit AHDL Integers to 32 Bits                                   ; Off                     ; Off                     ;
; Optimization Technique                                           ; Balanced                ; Balanced                ;
; Carry Chain Length                                               ; 70                      ; 70                      ;
; Auto Carry Chains                                                ; On                      ; On                      ;
; Auto Open-Drain Pins                                             ; On                      ; On                      ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                     ; Off                     ;
; Auto ROM Replacement                                             ; On                      ; On                      ;
; Auto RAM Replacement                                             ; On                      ; On                      ;
; Auto DSP Block Replacement                                       ; On                      ; On                      ;
; Auto Shift Register Replacement                                  ; Auto                    ; Auto                    ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                    ; Auto                    ;
; Auto Clock Enable Replacement                                    ; On                      ; On                      ;
; Strict RAM Replacement                                           ; Off                     ; Off                     ;
; Allow Synchronous Control Signals                                ; On                      ; On                      ;
; Force Use of Synchronous Clear Signals                           ; Off                     ; Off                     ;
; Auto RAM Block Balancing                                         ; On                      ; On                      ;
; Auto RAM to Logic Cell Conversion                                ; Off                     ; Off                     ;
; Auto Resource Sharing                                            ; Off                     ; Off                     ;
; Allow Any RAM Size For Recognition                               ; Off                     ; Off                     ;
; Allow Any ROM Size For Recognition                               ; Off                     ; Off                     ;
; Allow Any Shift Register Size For Recognition                    ; Off                     ; Off                     ;
; Use LogicLock Constraints during Resource Balancing              ; On                      ; On                      ;
; Ignore translate_off and synthesis_off directives                ; Off                     ; Off                     ;
; Timing-Driven Synthesis                                          ; On                      ; On                      ;
; Report Parameter Settings                                        ; On                      ; On                      ;
; Report Source Assignments                                        ; On                      ; On                      ;
; Report Connectivity Checks                                       ; On                      ; On                      ;
; Ignore Maximum Fan-Out Assignments                               ; Off                     ; Off                     ;
; Synchronization Register Chain Length                            ; 2                       ; 2                       ;
; Power Optimization During Synthesis                              ; Normal compilation      ; Normal compilation      ;
; HDL message level                                                ; Level2                  ; Level2                  ;
; Suppress Register Optimization Related Messages                  ; Off                     ; Off                     ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                    ; 5000                    ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                    ; 5000                    ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                     ; 100                     ;
; Clock MUX Protection                                             ; On                      ; On                      ;
; Auto Gated Clock Conversion                                      ; Off                     ; Off                     ;
; Block Design Naming                                              ; Auto                    ; Auto                    ;
; SDC constraint protection                                        ; Off                     ; Off                     ;
; Synthesis Effort                                                 ; Auto                    ; Auto                    ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                      ; On                      ;
; Pre-Mapping Resynthesis Optimization                             ; Off                     ; Off                     ;
; Analysis & Synthesis Message Level                               ; Medium                  ; Medium                  ;
; Disable Register Merging Across Hierarchies                      ; Auto                    ; Auto                    ;
; Resource Aware Inference For Block RAM                           ; On                      ; On                      ;
+------------------------------------------------------------------+-------------------------+-------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                    ; Library ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+
; ../src/ROM_USER.v                                                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v                     ;         ;
; ../src/ROM_PASS.v                                                                                           ; yes             ; User Wizard-Generated File             ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v                     ;         ;
; ../accessCont.v                                                                                             ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v                       ;         ;
; ../src/seven_seg.v                                                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/seven_seg.v                    ;         ;
; ../src/score_tracker.v                                                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v                ;         ;
; ../src/RAMinitial.v                                                                                         ; yes             ; User Wizard-Generated File             ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v                   ;         ;
; ../src/one_second_timer.v                                                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_second_timer.v             ;         ;
; ../src/one_ms_timer.v                                                                                       ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_ms_timer.v                 ;         ;
; ../src/one_hundred_ms_timer.v                                                                               ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_hundred_ms_timer.v         ;         ;
; ../src/memoryPairs.v                                                                                        ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs.v                  ;         ;
; ../src/memory_game.v                                                                                        ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v                  ;         ;
; ../src/LFSR_random_number_generator.v                                                                       ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_random_number_generator.v ;         ;
; ../src/digitTimer.v                                                                                         ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/digitTimer.v                   ;         ;
; ../src/countTo100.v                                                                                         ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo100.v                   ;         ;
; ../src/countTo10.v                                                                                          ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo10.v                    ;         ;
; ../src/CoogsLite_FinalProj_top.v                                                                            ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v      ;         ;
; ../src/button_shaper.v                                                                                      ; yes             ; User Verilog HDL File                  ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/button_shaper.v                ;         ;
; altsyncram.tdf                                                                                              ; yes             ; Megafunction                           ; f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                           ;         ;
; stratix_ram_block.inc                                                                                       ; yes             ; Megafunction                           ; f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                    ;         ;
; lpm_mux.inc                                                                                                 ; yes             ; Megafunction                           ; f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                              ;         ;
; lpm_decode.inc                                                                                              ; yes             ; Megafunction                           ; f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                           ;         ;
; aglobal181.inc                                                                                              ; yes             ; Megafunction                           ; f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                           ;         ;
; a_rdenreg.inc                                                                                               ; yes             ; Megafunction                           ; f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                            ;         ;
; altrom.inc                                                                                                  ; yes             ; Megafunction                           ; f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                               ;         ;
; altram.inc                                                                                                  ; yes             ; Megafunction                           ; f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                               ;         ;
; altdpram.inc                                                                                                ; yes             ; Megafunction                           ; f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                             ;         ;
; db/altsyncram_rg91.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf         ;         ;
; db/altsyncram_ami1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf         ;         ;
; /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_pass.mif ; yes             ; Auto-Found Memory Initialization File  ; /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_pass.mif                     ;         ;
; db/altsyncram_o2k1.tdf                                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_o2k1.tdf         ;         ;
+-------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 34        ;
;                                             ;           ;
; Total combinational functions               ; 34        ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 22        ;
;     -- 3 input functions                    ; 10        ;
;     -- <=2 input functions                  ; 2         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 34        ;
;     -- arithmetic mode                      ; 0         ;
;                                             ;           ;
; Total registers                             ; 15        ;
;     -- Dedicated logic registers            ; 15        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 66        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 15        ;
; Total fan-out                               ; 231       ;
; Average fan-out                             ; 1.28      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                       ; Entity Name             ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+-------------------------+--------------+
; |CoogsLite_FinalProj_top         ; 34 (0)              ; 15 (0)                    ; 0           ; 0            ; 0       ; 0         ; 66   ; 0            ; |CoogsLite_FinalProj_top                                                  ; CoogsLite_FinalProj_top ; work         ;
;    |accessCont:accessController| ; 5 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CoogsLite_FinalProj_top|accessCont:accessController                      ; accessCont              ; work         ;
;       |memory_game:mem_game|     ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game ; memory_game             ; work         ;
;    |button_shaper:butIn|         ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CoogsLite_FinalProj_top|button_shaper:butIn                              ; button_shaper           ; work         ;
;    |button_shaper:oneSecShape|   ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CoogsLite_FinalProj_top|button_shaper:oneSecShape                        ; button_shaper           ; work         ;
;    |digitTimer:digit1|           ; 16 (16)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CoogsLite_FinalProj_top|digitTimer:digit1                                ; digitTimer              ; work         ;
;    |digitTimer:digit2|           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CoogsLite_FinalProj_top|digitTimer:digit2                                ; digitTimer              ; work         ;
;    |seven_seg:digit1Seg|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CoogsLite_FinalProj_top|seven_seg:digit1Seg                              ; seven_seg               ; work         ;
+----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                 ; IP Include File   ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-------------------+
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |CoogsLite_FinalProj_top|accessCont:accessController|ROM_PASS:ROM_PASS_instance ; ../src/ROM_PASS.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |CoogsLite_FinalProj_top|accessCont:accessController|ROM_USER:ROM_USER_instance ; ../src/ROM_USER.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CoogsLite_FinalProj_top|score_tracker:scoretrack|state                                                                                                                                                                                                                         ;
+----------------------+------------------+--------------------+-------------+-------------+-----------------+-------------+------------+-------------+-------------------+----------------------+--------------------+---------------+-------------------+---------------------+-----------------+
; Name                 ; state.RAM_RESET2 ; state.COMPARE_MAX2 ; state.WAIT5 ; state.WAIT4 ; state.STORE_MAX ; state.WAIT1 ; state.INIT ; state.WAIT2 ; state.DISPLAY_MAX ; state.COMPARE_SCORE1 ; state.COMPARE_MAX1 ; state.GET_MAX ; state.STORE_SCORE ; state.COMPARE_SCORE ; state.RAM_RESET ;
+----------------------+------------------+--------------------+-------------+-------------+-----------------+-------------+------------+-------------+-------------------+----------------------+--------------------+---------------+-------------------+---------------------+-----------------+
; state.RAM_RESET      ; 0                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 0               ;
; state.COMPARE_SCORE  ; 0                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 1                   ; 1               ;
; state.STORE_SCORE    ; 0                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 1                 ; 0                   ; 1               ;
; state.GET_MAX        ; 0                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 1             ; 0                 ; 0                   ; 1               ;
; state.COMPARE_MAX1   ; 0                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 1                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.COMPARE_SCORE1 ; 0                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 1                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.DISPLAY_MAX    ; 0                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 0           ; 1                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.WAIT2          ; 0                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 1           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.INIT           ; 0                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 1          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.WAIT1          ; 0                ; 0                  ; 0           ; 0           ; 0               ; 1           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.STORE_MAX      ; 0                ; 0                  ; 0           ; 0           ; 1               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.WAIT4          ; 0                ; 0                  ; 0           ; 1           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.WAIT5          ; 0                ; 0                  ; 1           ; 0           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.COMPARE_MAX2   ; 0                ; 1                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
; state.RAM_RESET2     ; 1                ; 0                  ; 0           ; 0           ; 0               ; 0           ; 0          ; 0           ; 0                 ; 0                    ; 0                  ; 0             ; 0                 ; 0                   ; 1               ;
+----------------------+------------------+--------------------+-------------+-------------+-----------------+-------------+------------+-------------+-------------------+----------------------+--------------------+---------------+-------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CoogsLite_FinalProj_top|accessCont:accessController|state                                                                                      ;
+-----------------+-----------------+---------------+------------+--------------+------------+----------------+------------+------------+------------+------------+
; Name            ; state.gameStart ; state.setTime ; state.auth ; state.adjust ; state.pass ; state.compData ; state.bp_4 ; state.bp_3 ; state.bp_2 ; state.bp_1 ;
+-----------------+-----------------+---------------+------------+--------------+------------+----------------+------------+------------+------------+------------+
; state.bp_1      ; 0               ; 0             ; 0          ; 0            ; 0          ; 0              ; 0          ; 0          ; 0          ; 0          ;
; state.bp_2      ; 0               ; 0             ; 0          ; 0            ; 0          ; 0              ; 0          ; 0          ; 1          ; 1          ;
; state.bp_3      ; 0               ; 0             ; 0          ; 0            ; 0          ; 0              ; 0          ; 1          ; 0          ; 1          ;
; state.bp_4      ; 0               ; 0             ; 0          ; 0            ; 0          ; 0              ; 1          ; 0          ; 0          ; 1          ;
; state.compData  ; 0               ; 0             ; 0          ; 0            ; 0          ; 1              ; 0          ; 0          ; 0          ; 1          ;
; state.pass      ; 0               ; 0             ; 0          ; 0            ; 1          ; 0              ; 0          ; 0          ; 0          ; 1          ;
; state.adjust    ; 0               ; 0             ; 0          ; 1            ; 0          ; 0              ; 0          ; 0          ; 0          ; 1          ;
; state.auth      ; 0               ; 0             ; 1          ; 0            ; 0          ; 0              ; 0          ; 0          ; 0          ; 1          ;
; state.setTime   ; 0               ; 1             ; 0          ; 0            ; 0          ; 0              ; 0          ; 0          ; 0          ; 1          ;
; state.gameStart ; 1               ; 0             ; 0          ; 0            ; 0          ; 0              ; 0          ; 0          ; 0          ; 1          ;
+-----------------+-----------------+---------------+------------+--------------+------------+----------------+------------+------------+------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|state                                                                      ;
+----------------+---------------+-------------+-------------+-------------+--------------+--------------+--------------+----------------+------------+----------------+
; Name           ; state.GAMEEND ; state.PAIR3 ; state.PAIR2 ; state.PAIR1 ; state.FLASH3 ; state.FLASH2 ; state.FLASH1 ; state.RETRIEVE ; state.INIT ; state.GAMEWAIT ;
+----------------+---------------+-------------+-------------+-------------+--------------+--------------+--------------+----------------+------------+----------------+
; state.GAMEWAIT ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0              ; 0          ; 0              ;
; state.INIT     ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0              ; 1          ; 1              ;
; state.RETRIEVE ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1              ; 0          ; 1              ;
; state.FLASH1   ; 0             ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0              ; 0          ; 1              ;
; state.FLASH2   ; 0             ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0              ; 0          ; 1              ;
; state.FLASH3   ; 0             ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0              ; 0          ; 1              ;
; state.PAIR1    ; 0             ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0              ; 0          ; 1              ;
; state.PAIR2    ; 0             ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0              ; 0          ; 1              ;
; state.PAIR3    ; 0             ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0              ; 0          ; 1              ;
; state.GAMEEND  ; 1             ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0              ; 0          ; 1              ;
+----------------+---------------+-------------+-------------+-------------+--------------+--------------+--------------+----------------+------------+----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |CoogsLite_FinalProj_top|button_shaper:oneSecShape|state ;
+-------------+------------+------------+----------------------------------+
; Name        ; state.INIT ; state.WAIT ; state.PULSE                      ;
+-------------+------------+------------+----------------------------------+
; state.INIT  ; 0          ; 0          ; 0                                ;
; state.PULSE ; 1          ; 0          ; 1                                ;
; state.WAIT  ; 1          ; 1          ; 0                                ;
+-------------+------------+------------+----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |CoogsLite_FinalProj_top|button_shaper:butIn|state ;
+-------------+------------+------------+----------------------------+
; Name        ; state.INIT ; state.WAIT ; state.PULSE                ;
+-------------+------------+------------+----------------------------+
; state.INIT  ; 0          ; 0          ; 0                          ;
; state.PULSE ; 1          ; 0          ; 1                          ;
; state.WAIT  ; 1          ; 1          ; 0                          ;
+-------------+------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; Register name                                                                                                                                                       ; Reason for Removal                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+
; accessCont:accessController|memory_game:mem_game|num3[0..15]                                                                                                        ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|num2[0..15]                                                                                                        ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|num1[0..15]                                                                                                        ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|score[0..3]                                                                                                        ; Stuck at GND due to stuck port data_in                          ;
; score_tracker:scoretrack|scoreIN[0..2]                                                                                                                              ; Stuck at GND due to stuck port data_in                          ;
; score_tracker:scoretrack|maxSeg[0..2]                                                                                                                               ; Stuck at GND due to stuck port data_in                          ;
; digitTimer:digit2|count[3]                                                                                                                                          ; Merged with digitTimer:digit2|count[0]                          ;
; digitTimer:digit2|count[2]                                                                                                                                          ; Merged with digitTimer:digit2|count[1]                          ;
; accessCont:accessController|memory_game:mem_game|g2                                                                                                                 ; Merged with accessCont:accessController|memory_game:mem_game|g1 ;
; accessCont:accessController|memory_game:mem_game|g3                                                                                                                 ; Merged with accessCont:accessController|memory_game:mem_game|g1 ;
; accessCont:accessController|USER[14,15]                                                                                                                             ; Merged with accessCont:accessController|USER[13]                ;
; accessCont:accessController|USER[9,11]                                                                                                                              ; Merged with accessCont:accessController|USER[10]                ;
; accessCont:accessController|USER[6,7]                                                                                                                               ; Merged with accessCont:accessController|USER[5]                 ;
; accessCont:accessController|PASSWORD[18,19]                                                                                                                         ; Merged with accessCont:accessController|PASSWORD[17]            ;
; accessCont:accessController|PASSWORD[14,15]                                                                                                                         ; Merged with accessCont:accessController|PASSWORD[13]            ;
; accessCont:accessController|PASSWORD[9,11]                                                                                                                          ; Merged with accessCont:accessController|PASSWORD[10]            ;
; accessCont:accessController|PASSWORD[2,3]                                                                                                                           ; Merged with accessCont:accessController|PASSWORD[1]             ;
; score_tracker:scoretrack|data[1,2]                                                                                                                                  ; Merged with score_tracker:scoretrack|data[0]                    ;
; accessCont:accessController|USER[2,3]                                                                                                                               ; Merged with accessCont:accessController|USER[1]                 ;
; accessCont:accessController|PASSWORD[6,7]                                                                                                                           ; Merged with accessCont:accessController|PASSWORD[5]             ;
; accessCont:accessController|PASSWORD[1,5,10,13,17]                                                                                                                  ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|USER[1,5,10,13]                                                                                                                         ; Stuck at GND due to stuck port data_in                          ;
; score_tracker:scoretrack|data[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|g1                                                                                                                 ; Stuck at GND due to stuck port data_in                          ;
; score_tracker:scoretrack|maxPoints[0..2]                                                                                                                            ; Lost fanout                                                     ;
; digitTimer:digit2|count[1]                                                                                                                                          ; Stuck at GND due to stuck port data_in                          ;
; score_tracker:scoretrack|state~2                                                                                                                                    ; Lost fanout                                                     ;
; score_tracker:scoretrack|state~3                                                                                                                                    ; Lost fanout                                                     ;
; score_tracker:scoretrack|state~4                                                                                                                                    ; Lost fanout                                                     ;
; score_tracker:scoretrack|state~5                                                                                                                                    ; Lost fanout                                                     ;
; accessCont:accessController|state~12                                                                                                                                ; Lost fanout                                                     ;
; accessCont:accessController|state~13                                                                                                                                ; Lost fanout                                                     ;
; accessCont:accessController|state~14                                                                                                                                ; Lost fanout                                                     ;
; accessCont:accessController|state~15                                                                                                                                ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|state~2                                                                                                            ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|state~3                                                                                                            ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|state~4                                                                                                            ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|state~5                                                                                                            ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.STORE_MAX                                                                                                                            ; Stuck at GND due to stuck port data_in                          ;
; score_tracker:scoretrack|state.DISPLAY_MAX                                                                                                                          ; Stuck at GND due to stuck port data_in                          ;
; score_tracker:scoretrack|currentScore[0..2]                                                                                                                         ; Lost fanout                                                     ;
; score_tracker:scoretrack|RAMaddr[2]                                                                                                                                 ; Lost fanout                                                     ;
; accessCont:accessController|USER[0,4,8,12]                                                                                                                          ; Lost fanout                                                     ;
; accessCont:accessController|addr1[0..7]                                                                                                                             ; Lost fanout                                                     ;
; accessCont:accessController|PASSWORD[0,4,8,12,16]                                                                                                                   ; Lost fanout                                                     ;
; accessCont:accessController|dummy1                                                                                                                                  ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|endGame                                                                                                            ; Lost fanout                                                     ;
; score_tracker:scoretrack|RAMaddr[0,1]                                                                                                                               ; Lost fanout                                                     ;
; accessCont:accessController|addr2[0..7]                                                                                                                             ; Lost fanout                                                     ;
; score_tracker:scoretrack|wren                                                                                                                                       ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.RAM_RESET                                                                                                                            ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.COMPARE_SCORE                                                                                                                        ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.STORE_SCORE                                                                                                                          ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.GET_MAX                                                                                                                              ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.COMPARE_MAX1                                                                                                                         ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.COMPARE_SCORE1                                                                                                                       ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.WAIT2                                                                                                                                ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.INIT                                                                                                                                 ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.WAIT1                                                                                                                                ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.WAIT4                                                                                                                                ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.WAIT5                                                                                                                                ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.COMPARE_MAX2                                                                                                                         ; Lost fanout                                                     ;
; score_tracker:scoretrack|state.RAM_RESET2                                                                                                                           ; Lost fanout                                                     ;
; accessCont:accessController|state.bp_1                                                                                                                              ; Lost fanout                                                     ;
; accessCont:accessController|state.bp_2                                                                                                                              ; Lost fanout                                                     ;
; accessCont:accessController|state.bp_3                                                                                                                              ; Lost fanout                                                     ;
; accessCont:accessController|state.bp_4                                                                                                                              ; Lost fanout                                                     ;
; accessCont:accessController|state.compData                                                                                                                          ; Lost fanout                                                     ;
; accessCont:accessController|state.pass                                                                                                                              ; Lost fanout                                                     ;
; accessCont:accessController|state.adjust                                                                                                                            ; Lost fanout                                                     ;
; accessCont:accessController|state.auth                                                                                                                              ; Lost fanout                                                     ;
; accessCont:accessController|state.setTime                                                                                                                           ; Lost fanout                                                     ;
; accessCont:accessController|state.gameStart                                                                                                                         ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|state.PAIR1                                                                                                        ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|state.PAIR2                                                                                                        ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|state.PAIR3                                                                                                        ; Lost fanout                                                     ;
; button_shaper:oneSecShape|state.WAIT                                                                                                                                ; Lost fanout                                                     ;
; button_shaper:butIn|state.WAIT                                                                                                                                      ; Lost fanout                                                     ;
; button_shaper:butIn|state.PULSE                                                                                                                                     ; Merged with button_shaper:butIn|bOut                            ;
; button_shaper:oneSecShape|state.PULSE                                                                                                                               ; Merged with button_shaper:oneSecShape|bOut                      ;
; accessCont:accessController|memory_game:mem_game|state.INIT                                                                                                         ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|enablePairs                                                                                                        ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|state.RETRIEVE                                                                                                     ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|state.FLASH1                                                                                                       ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|countWait                                                                                     ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|counter[0..3]                                                                                 ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|endState                                                                                      ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|state.FLASH2                                                                                                       ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|state.FLASH3                                                                                                       ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|oneSecEnable                                                                                                       ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|timeout      ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|timeout         ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|redLight[0..15]                                                                                                    ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1|count[0..3]                                                  ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|count[0..6]     ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[0..15] ; Stuck at GND due to stuck port data_in                          ;
; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1|timeout                                                      ; Lost fanout                                                     ;
; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[0..15]                                                 ; Lost fanout                                                     ;
; digitTimer:digit2|count[0]                                                                                                                                          ; Stuck at GND due to stuck port data_in                          ;
; Total Number of Removed Registers = 251                                                                                                                             ;                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; accessCont:accessController|memory_game:mem_game|state.INIT                                                                                                 ; Stuck at GND              ; accessCont:accessController|memory_game:mem_game|enablePairs,                                                                                                     ;
;                                                                                                                                                             ; due to stuck port data_in ; accessCont:accessController|memory_game:mem_game|state.RETRIEVE,                                                                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|state.FLASH1,                                                                                                    ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|endState,                                                                                   ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|oneSecEnable,                                                                                                    ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|timeout,   ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[0],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[1],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[2],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[3],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[4],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[5],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[6],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[7],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[8],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[9],                                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[10],                                                                                                    ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[11],                                                                                                    ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[12],                                                                                                    ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[13],                                                                                                    ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[14],                                                                                                    ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|redLight[15],                                                                                                    ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|count[0],     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|count[1],     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|count[2],     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|count[3],     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|count[4],     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|count[5],     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|count[6],     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[0],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[1],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[2],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[3],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[4],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[5],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[6],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[7],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[8],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[9],  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[10], ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[11], ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[12], ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[13], ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[14], ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[15], ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1|timeout                                                    ;
; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[3]                                             ; Lost Fanouts              ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[2],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[1],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[0],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[4],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[15],                                                 ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[14],                                                 ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[13],                                                 ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[12],                                                 ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[11],                                                 ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[10],                                                 ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[9],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[8],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[7],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[6],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR|LFSR[5]                                                   ;
; accessCont:accessController|memory_game:mem_game|score[0]                                                                                                   ; Stuck at GND              ; score_tracker:scoretrack|scoreIN[0], score_tracker:scoretrack|maxSeg[0],                                                                                          ;
;                                                                                                                                                             ; due to stuck port data_in ; score_tracker:scoretrack|data[0], score_tracker:scoretrack|maxPoints[2],                                                                                          ;
;                                                                                                                                                             ;                           ; score_tracker:scoretrack|maxPoints[1], score_tracker:scoretrack|maxPoints[0],                                                                                     ;
;                                                                                                                                                             ;                           ; score_tracker:scoretrack|currentScore[2], score_tracker:scoretrack|currentScore[0],                                                                               ;
;                                                                                                                                                             ;                           ; score_tracker:scoretrack|currentScore[1], score_tracker:scoretrack|RAMaddr[2],                                                                                    ;
;                                                                                                                                                             ;                           ; accessCont:accessController|addr1[1], score_tracker:scoretrack|RAMaddr[0],                                                                                        ;
;                                                                                                                                                             ;                           ; score_tracker:scoretrack|RAMaddr[1], score_tracker:scoretrack|wren                                                                                                ;
; accessCont:accessController|USER[1]                                                                                                                         ; Stuck at GND              ; accessCont:accessController|USER[12], accessCont:accessController|USER[8],                                                                                        ;
;                                                                                                                                                             ; due to stuck port data_in ; accessCont:accessController|PASSWORD[16], accessCont:accessController|addr2[1],                                                                                   ;
;                                                                                                                                                             ;                           ; accessCont:accessController|addr2[2], accessCont:accessController|addr2[3],                                                                                       ;
;                                                                                                                                                             ;                           ; accessCont:accessController|addr2[4], accessCont:accessController|addr2[6],                                                                                       ;
;                                                                                                                                                             ;                           ; accessCont:accessController|addr2[7], accessCont:accessController|state.bp_1,                                                                                     ;
;                                                                                                                                                             ;                           ; accessCont:accessController|state.bp_2, accessCont:accessController|state.adjust                                                                                  ;
; score_tracker:scoretrack|state~2                                                                                                                            ; Lost Fanouts              ; score_tracker:scoretrack|state.RAM_RESET,                                                                                                                         ;
;                                                                                                                                                             ;                           ; score_tracker:scoretrack|state.COMPARE_SCORE,                                                                                                                     ;
;                                                                                                                                                             ;                           ; score_tracker:scoretrack|state.GET_MAX, score_tracker:scoretrack|state.INIT,                                                                                      ;
;                                                                                                                                                             ;                           ; score_tracker:scoretrack|state.WAIT1, score_tracker:scoretrack|state.RAM_RESET2                                                                                   ;
; score_tracker:scoretrack|state.STORE_MAX                                                                                                                    ; Stuck at GND              ; score_tracker:scoretrack|state.DISPLAY_MAX, accessCont:accessController|addr1[2],                                                                                 ;
;                                                                                                                                                             ; due to stuck port data_in ; accessCont:accessController|addr1[0], score_tracker:scoretrack|state.STORE_SCORE,                                                                                 ;
;                                                                                                                                                             ;                           ; score_tracker:scoretrack|state.COMPARE_SCORE1                                                                                                                     ;
; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|timeout ; Stuck at GND              ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1|count[0],                                                  ;
;                                                                                                                                                             ; due to stuck port data_in ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1|count[1],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1|count[2],                                                  ;
;                                                                                                                                                             ;                           ; accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1|count[3]                                                   ;
; accessCont:accessController|state~12                                                                                                                        ; Lost Fanouts              ; accessCont:accessController|memory_game:mem_game|endGame,                                                                                                         ;
;                                                                                                                                                             ;                           ; accessCont:accessController|state.auth,                                                                                                                           ;
;                                                                                                                                                             ;                           ; accessCont:accessController|state.gameStart                                                                                                                       ;
; accessCont:accessController|memory_game:mem_game|score[1]                                                                                                   ; Stuck at GND              ; score_tracker:scoretrack|scoreIN[1], score_tracker:scoretrack|maxSeg[1]                                                                                           ;
;                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                   ;
; accessCont:accessController|memory_game:mem_game|score[2]                                                                                                   ; Stuck at GND              ; score_tracker:scoretrack|scoreIN[2], score_tracker:scoretrack|maxSeg[2]                                                                                           ;
;                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                   ;
; accessCont:accessController|PASSWORD[5]                                                                                                                     ; Stuck at GND              ; accessCont:accessController|PASSWORD[12], accessCont:accessController|dummy1                                                                                      ;
;                                                                                                                                                             ; due to stuck port data_in ;                                                                                                                                                                   ;
; score_tracker:scoretrack|state~3                                                                                                                            ; Lost Fanouts              ; score_tracker:scoretrack|state.WAIT4, score_tracker:scoretrack|state.WAIT5                                                                                        ;
; score_tracker:scoretrack|state~4                                                                                                                            ; Lost Fanouts              ; score_tracker:scoretrack|state.COMPARE_MAX1                                                                                                                       ;
; accessCont:accessController|state~13                                                                                                                        ; Lost Fanouts              ; accessCont:accessController|state.pass                                                                                                                            ;
; accessCont:accessController|state~15                                                                                                                        ; Lost Fanouts              ; accessCont:accessController|state.setTime                                                                                                                         ;
; accessCont:accessController|memory_game:mem_game|state~2                                                                                                    ; Lost Fanouts              ; accessCont:accessController|memory_game:mem_game|state.PAIR2                                                                                                      ;
; accessCont:accessController|memory_game:mem_game|state~3                                                                                                    ; Lost Fanouts              ; accessCont:accessController|memory_game:mem_game|state.PAIR1                                                                                                      ;
; accessCont:accessController|memory_game:mem_game|state~5                                                                                                    ; Lost Fanouts              ; accessCont:accessController|memory_game:mem_game|state.PAIR3                                                                                                      ;
; accessCont:accessController|USER[4]                                                                                                                         ; Lost Fanouts              ; accessCont:accessController|state.bp_3                                                                                                                            ;
; accessCont:accessController|USER[0]                                                                                                                         ; Lost Fanouts              ; accessCont:accessController|state.bp_4                                                                                                                            ;
; accessCont:accessController|addr1[7]                                                                                                                        ; Lost Fanouts              ; accessCont:accessController|state.compData                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 15    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 4     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|enablePairs                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|addr1[1]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|A[3]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|F[1]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|B[0]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|E[0]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|C[0]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|D[1]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1|count[3]                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1|count[5]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1|count[0] ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|counter[0]                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|digitTimer:digit1|count[1]                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CoogsLite_FinalProj_top|digitTimer:digit2|count[0]                                                                                                                                      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |CoogsLite_FinalProj_top|accessCont:accessController|addr2[1]                                                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|state                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|state                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|state                                                                                                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |CoogsLite_FinalProj_top|accessCont:accessController|memory_game:mem_game|state                                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |CoogsLite_FinalProj_top|accessCont:accessController|state                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |CoogsLite_FinalProj_top|accessCont:accessController|state                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component|altsyncram_o2k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_shaper:butIn ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; INIT           ; 00    ; Unsigned Binary                         ;
; PULSE          ; 01    ; Unsigned Binary                         ;
; WAIT           ; 10    ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: button_shaper:oneSecShape ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; INIT           ; 00    ; Unsigned Binary                               ;
; PULSE          ; 01    ; Unsigned Binary                               ;
; WAIT           ; 10    ; Unsigned Binary                               ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accessCont:accessController ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; bp_1           ; 0     ; Signed Integer                                  ;
; bp_2           ; 1     ; Signed Integer                                  ;
; bp_3           ; 2     ; Signed Integer                                  ;
; bp_4           ; 3     ; Signed Integer                                  ;
; compData       ; 4     ; Signed Integer                                  ;
; pass           ; 5     ; Signed Integer                                  ;
; adjust         ; 6     ; Signed Integer                                  ;
; auth           ; 7     ; Signed Integer                                  ;
; setTime        ; 8     ; Signed Integer                                  ;
; gameStart      ; 9     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                 ;
; INIT_FILE                          ; ROM_USER.mif         ; Untyped                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_rg91      ; Untyped                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component                                 ;
+------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                                         ; Type           ;
+------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                                             ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                                                                           ; Untyped        ;
; WIDTH_A                            ; 20                                                                                                            ; Signed Integer ;
; WIDTHAD_A                          ; 8                                                                                                             ; Signed Integer ;
; NUMWORDS_A                         ; 256                                                                                                           ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                                                                                        ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                                          ; Untyped        ;
; WIDTH_B                            ; 1                                                                                                             ; Untyped        ;
; WIDTHAD_B                          ; 1                                                                                                             ; Untyped        ;
; NUMWORDS_B                         ; 1                                                                                                             ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                                                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                                             ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                                                                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                                          ; Untyped        ;
; INIT_FILE                          ; C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                                                                  ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_ami1                                                                                               ; Untyped        ;
+------------------------------------+---------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: accessCont:accessController|memory_game:mem_game ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; GAMEWAIT       ; 0000  ; Unsigned Binary                                                      ;
; INIT           ; 0001  ; Unsigned Binary                                                      ;
; RETRIEVE       ; 0010  ; Unsigned Binary                                                      ;
; FLASH1         ; 0011  ; Unsigned Binary                                                      ;
; FLASH2         ; 0100  ; Unsigned Binary                                                      ;
; FLASH3         ; 0101  ; Unsigned Binary                                                      ;
; PAIR1          ; 0110  ; Unsigned Binary                                                      ;
; PAIR2          ; 0111  ; Unsigned Binary                                                      ;
; PAIR3          ; 1000  ; Unsigned Binary                                                      ;
; GAMEEND        ; 1001  ; Unsigned Binary                                                      ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_tracker:scoretrack ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; RAM_RESET      ; 0     ; Signed Integer                               ;
; COMPARE_SCORE  ; 1     ; Signed Integer                               ;
; STORE_SCORE    ; 2     ; Signed Integer                               ;
; GET_MAX        ; 3     ; Signed Integer                               ;
; COMPARE_MAX1   ; 4     ; Signed Integer                               ;
; COMPARE_SCORE1 ; 5     ; Signed Integer                               ;
; DISPLAY_MAX    ; 6     ; Signed Integer                               ;
; WAIT2          ; 7     ; Signed Integer                               ;
; INIT           ; 8     ; Signed Integer                               ;
; WAIT1          ; 9     ; Signed Integer                               ;
; STORE_MAX      ; 10    ; Signed Integer                               ;
; WAIT4          ; 11    ; Signed Integer                               ;
; WAIT5          ; 12    ; Signed Integer                               ;
; WAIT6          ; 13    ; Signed Integer                               ;
; COMPARE_MAX2   ; 14    ; Signed Integer                               ;
; RAM_RESET2     ; 15    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------------+------------------------------------------+
; Parameter Name                     ; Value                                       ; Type                                     ;
+------------------------------------+---------------------------------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                           ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                                          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                         ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                                           ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                                 ; Untyped                                  ;
; WIDTH_A                            ; 3                                           ; Signed Integer                           ;
; WIDTHAD_A                          ; 3                                           ; Signed Integer                           ;
; NUMWORDS_A                         ; 8                                           ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0                                      ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                                        ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                                        ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                        ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                                        ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                                        ; Untyped                                  ;
; WIDTH_B                            ; 1                                           ; Untyped                                  ;
; WIDTHAD_B                          ; 1                                           ; Untyped                                  ;
; NUMWORDS_B                         ; 1                                           ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1                                      ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                      ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                      ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                      ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                                ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                      ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                                        ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                                        ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                                        ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                        ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                                        ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                                           ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                                           ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                                        ; Untyped                                  ;
; BYTE_SIZE                          ; 8                                           ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                        ; Untyped                                  ;
; INIT_FILE                          ; ../../intelFPGA/18.1/RAM_SIM/RAMinitial.mif ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                      ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                                           ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                      ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                      ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                             ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                             ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                                       ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                       ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                                           ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                                ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_o2k1                             ; Untyped                                  ;
+------------------------------------+---------------------------------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                   ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                  ;
+-------------------------------------------+----------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                      ;
; Entity Instance                           ; accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 16                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                    ;
;     -- WIDTH_A                            ; 20                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
; Entity Instance                           ; score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                            ;
;     -- WIDTH_A                            ; 3                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                 ;
;     -- WIDTH_B                            ; 1                                                                                      ;
;     -- NUMWORDS_B                         ; 1                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                              ;
+-------------------------------------------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score_tracker:scoretrack"                                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                          ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; playerID ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; enable   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; maxSeg   ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (4 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digitTimer:digit2"                                                                                                                            ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                       ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; numIn ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "numIn[3..1]" will be connected to GND. ;
; numIn ; Input ; Info     ; Stuck at GND                                                                                                                                  ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "digitTimer:digit1"                                                                                                                                   ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                       ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; numIn       ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "numIn[3..3]" will be connected to GND. ;
; numIn[2..1] ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
; numIn[1]    ; Input  ; Info     ; Stuck at GND                                                                                                                                  ;
; borrowUp    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; noBorrowUp  ; Input  ; Info     ; Stuck at VCC                                                                                                                                  ;
+-------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accessCont:accessController|memory_game:mem_game"                                                                                                                      ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                               ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; score ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (5 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "accessCont:accessController"                                                                                                                          ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                        ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; swt_ac      ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "swt_ac[3..1]" will be connected to GND. ;
; addr1[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                            ;
; score       ; Output ; Warning  ; Output or bidir port (5 bits) is wider than the port expression (4 bits) it drives; bit(s) "score[4..4]" have no fanouts                       ;
; gameEnd     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
; timerEnable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                       ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 15                          ;
;     ENA SCLR          ; 1                           ;
;     SLD               ; 4                           ;
;     plain             ; 10                          ;
; cycloneiii_lcell_comb ; 37                          ;
;     normal            ; 37                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 10                          ;
;         4 data inputs ; 22                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.80                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Apr 28 15:07:09 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CoogsLite_FinalProj_top -c CoogsLite_FinalProj_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker_tb.v
    Info (12023): Found entity 1: score_tracker_tb File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker_tb.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_user.v
    Info (12023): Found entity 1: ROM_USER File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/rom_pass.v
    Info (12023): Found entity 1: ROM_PASS File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs_tb.v
    Info (12023): Found entity 1: memoryPairs_tb File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game_tb.v
    Info (12023): Found entity 1: memory_game_tb File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator_tb.v
    Info (12023): Found entity 1: LFSR_random_number_generator_tb File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_random_number_generator_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/access_controller.v
    Info (12023): Found entity 1: access_controller File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/access_controller.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/accesscont.v
    Info (12023): Found entity 1: accessCont File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/seven_seg.v
    Info (12023): Found entity 1: seven_seg File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/seven_seg.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/score_tracker.v
    Info (12023): Found entity 1: score_tracker File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/raminitial.v
    Info (12023): Found entity 1: RAMinitial File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_second_timer.v
    Info (12023): Found entity 1: one_second_timer File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_second_timer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_ms_timer.v
    Info (12023): Found entity 1: one_ms_timer File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_ms_timer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/one_hundred_ms_timer.v
    Info (12023): Found entity 1: one_hundred_ms_timer File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_hundred_ms_timer.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memorypairs.v
    Info (12023): Found entity 1: memoryPairs File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/memory_game.v
    Info (12023): Found entity 1: memory_game File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/load_register.v
    Info (12023): Found entity 1: load_register File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/load_register.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_random_number_generator.v
    Info (12023): Found entity 1: LFSR_random_number_generator File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_random_number_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/lfsr_1_ms_timer.v
    Info (12023): Found entity 1: LFSR_1_ms_timer File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_1_ms_timer.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/digittimer.v
    Info (12023): Found entity 1: digitTimer File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/digitTimer.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto100.v
    Info (12023): Found entity 1: countTo100 File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo100.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/countto10.v
    Info (12023): Found entity 1: countTo10 File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo10.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/counter.v
    Info (12023): Found entity 1: counter File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/counter.v Line: 5
Warning (10463): Verilog HDL Declaration warning at CoogsLite_FinalProj_top.v(17): "final" is SystemVerilog-2005 keyword File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/coogslite_finalproj_top.v
    Info (12023): Found entity 1: CoogsLite_FinalProj_top File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/button_shaper.v
    Info (12023): Found entity 1: button_shaper File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/button_shaper.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /users/baig_/onedrive/advanced digital design/finalproject_baig_o/fpga-memory-game-verilog/src/adder.v
    Info (12023): Found entity 1: adder File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/adder.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at accessCont.v(28): created implicit net for "gameButton" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at CoogsLite_FinalProj_top.v(11): created implicit net for "passwordSwitch" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 11
Info (12127): Elaborating entity "CoogsLite_FinalProj_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at CoogsLite_FinalProj_top.v(11): truncated value with size 4 to match size of target (1) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 11
Info (12128): Elaborating entity "button_shaper" for hierarchy "button_shaper:butIn" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 20
Info (12128): Elaborating entity "accessCont" for hierarchy "accessCont:accessController" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 24
Warning (10036): Verilog HDL or VHDL warning at accessCont.v(26): object "gameEnable" assigned a value but never read File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 26
Warning (10230): Verilog HDL assignment warning at accessCont.v(111): truncated value with size 32 to match size of target (8) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 111
Warning (10230): Verilog HDL assignment warning at accessCont.v(112): truncated value with size 32 to match size of target (8) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 112
Warning (10230): Verilog HDL assignment warning at accessCont.v(134): truncated value with size 32 to match size of target (8) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 134
Info (10264): Verilog HDL Case Statement information at accessCont.v(55): all case item expressions in this case statement are onehot File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 55
Info (12128): Elaborating entity "ROM_USER" for hierarchy "accessCont:accessController|ROM_USER:ROM_USER_instance" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 18
Info (12128): Elaborating entity "altsyncram" for hierarchy "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v Line: 81
Info (12130): Elaborated megafunction instantiation "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v Line: 81
Info (12133): Instantiated megafunction "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_USER.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "ROM_USER.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rg91.tdf
    Info (12023): Found entity 1: altsyncram_rg91 File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rg91" for hierarchy "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated" File: f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "ROM_PASS" for hierarchy "accessCont:accessController|ROM_PASS:ROM_PASS_instance" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 19
Info (12128): Elaborating entity "altsyncram" for hierarchy "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v Line: 81
Info (12130): Elaborated megafunction instantiation "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v Line: 81
Info (12133): Instantiated megafunction "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/ROM_PASS.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "20"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ami1.tdf
    Info (12023): Found entity 1: altsyncram_ami1 File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ami1" for hierarchy "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated" File: f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "memory_game" for hierarchy "accessCont:accessController|memory_game:mem_game" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/accessCont.v Line: 29
Warning (10230): Verilog HDL assignment warning at memory_game.v(171): truncated value with size 32 to match size of target (4) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v Line: 171
Info (12128): Elaborating entity "memoryPairs" for hierarchy "accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v Line: 23
Warning (10230): Verilog HDL assignment warning at memoryPairs.v(35): truncated value with size 32 to match size of target (4) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs.v Line: 35
Info (12128): Elaborating entity "LFSR_random_number_generator" for hierarchy "accessCont:accessController|memory_game:mem_game|memoryPairs:memPairs|LFSR_random_number_generator:LFSR" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memoryPairs.v Line: 12
Warning (10230): Verilog HDL assignment warning at LFSR_random_number_generator.v(21): truncated value with size 16 to match size of target (4) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/LFSR_random_number_generator.v Line: 21
Info (12128): Elaborating entity "one_second_timer" for hierarchy "accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/memory_game.v Line: 24
Info (12128): Elaborating entity "one_hundred_ms_timer" for hierarchy "accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_second_timer.v Line: 11
Info (12128): Elaborating entity "one_ms_timer" for hierarchy "accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|one_ms_timer:one_ms_timer1" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_hundred_ms_timer.v Line: 11
Warning (10230): Verilog HDL assignment warning at one_ms_timer.v(26): truncated value with size 32 to match size of target (16) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_ms_timer.v Line: 26
Info (12128): Elaborating entity "countTo100" for hierarchy "accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|one_hundred_ms_timer:one_hundred_ms_timer1|countTo100:countTo100_1" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_hundred_ms_timer.v Line: 12
Warning (10230): Verilog HDL assignment warning at countTo100.v(26): truncated value with size 32 to match size of target (7) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo100.v Line: 26
Info (12128): Elaborating entity "countTo10" for hierarchy "accessCont:accessController|memory_game:mem_game|one_second_timer:oneSecondTimer|countTo10:countTo10_1" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/one_second_timer.v Line: 12
Warning (10230): Verilog HDL assignment warning at countTo10.v(26): truncated value with size 32 to match size of target (4) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/countTo10.v Line: 26
Info (12128): Elaborating entity "digitTimer" for hierarchy "digitTimer:digit1" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 26
Warning (10230): Verilog HDL assignment warning at digitTimer.v(55): truncated value with size 32 to match size of target (4) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/digitTimer.v Line: 55
Info (12128): Elaborating entity "score_tracker" for hierarchy "score_tracker:scoretrack" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 30
Critical Warning (10169): Verilog HDL warning at score_tracker.v(14): the port and data declarations for array port "maxSeg" do not specify the same range for each dimension File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v Line: 14
Warning (10359): HDL warning at score_tracker.v(24): see declaration for object "maxSeg" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v Line: 24
Warning (10230): Verilog HDL assignment warning at score_tracker.v(58): truncated value with size 32 to match size of target (3) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v Line: 58
Warning (10230): Verilog HDL assignment warning at score_tracker.v(68): truncated value with size 4 to match size of target (3) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v Line: 68
Warning (10230): Verilog HDL assignment warning at score_tracker.v(69): truncated value with size 4 to match size of target (3) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v Line: 69
Warning (10230): Verilog HDL assignment warning at score_tracker.v(104): truncated value with size 4 to match size of target (3) File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v Line: 104
Info (12128): Elaborating entity "RAMinitial" for hierarchy "score_tracker:scoretrack|RAMinitial:Ram_init_1" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/score_tracker.v Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v Line: 85
Info (12130): Elaborated megafunction instantiation "score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v Line: 85
Info (12133): Instantiated megafunction "score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/RAMinitial.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../intelFPGA/18.1/RAM_SIM/RAMinitial.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o2k1.tdf
    Info (12023): Found entity 1: altsyncram_o2k1 File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_o2k1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o2k1" for hierarchy "score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component|altsyncram_o2k1:auto_generated" File: f:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "seven_seg" for hierarchy "seven_seg:maxScoreSeg" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 32
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "maxScore[3]" is missing source, defaulting to GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 14
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "maxScore[3]" is missing source, defaulting to GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 14
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "maxScore[3]" is missing source, defaulting to GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 14
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "maxScore[3]" is missing source, defaulting to GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 14
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "maxScore[3]" is missing source, defaulting to GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 14
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "maxScore[3]" is missing source, defaulting to GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 14
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[15]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 364
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[14]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 342
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[13]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 320
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[12]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 298
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[11]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 276
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[10]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 254
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[9]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 232
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[8]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 210
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[7]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 188
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[6]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 166
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[5]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 144
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[4]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 122
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[3]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 100
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[2]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 78
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[1]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 56
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_USER:ROM_USER_instance|altsyncram:altsyncram_component|altsyncram_rg91:auto_generated|q_a[0]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_rg91.tdf Line: 34
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[19]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 452
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[18]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 430
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[17]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 408
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[16]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 386
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[15]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 364
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[14]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 342
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[13]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 320
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[12]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 298
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[11]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 276
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[10]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 254
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[9]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 232
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[8]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 210
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[7]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 188
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[6]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 166
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[5]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 144
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[4]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 122
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[3]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 100
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[2]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 78
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[1]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 56
        Warning (14320): Synthesized away node "accessCont:accessController|ROM_PASS:ROM_PASS_instance|altsyncram:altsyncram_component|altsyncram_ami1:auto_generated|q_a[0]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_ami1.tdf Line: 34
        Warning (14320): Synthesized away node "score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component|altsyncram_o2k1:auto_generated|q_a[2]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_o2k1.tdf Line: 86
        Warning (14320): Synthesized away node "score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component|altsyncram_o2k1:auto_generated|q_a[0]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_o2k1.tdf Line: 36
        Warning (14320): Synthesized away node "score_tracker:scoretrack|RAMinitial:Ram_init_1|altsyncram:altsyncram_component|altsyncram_o2k1:auto_generated|q_a[1]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/db/altsyncram_o2k1.tdf Line: 61
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "max7seg[0]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "max7seg[1]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "max7seg[2]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "max7seg[3]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "max7seg[4]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "max7seg[5]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "max7seg[6]" is stuck at VCC File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "score7seg[0]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "score7seg[1]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "score7seg[2]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "score7seg[3]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "score7seg[4]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "score7seg[5]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "score7seg[6]" is stuck at VCC File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "digit27seg[0]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "digit27seg[1]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "digit27seg[2]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "digit27seg[3]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "digit27seg[4]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "digit27seg[5]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "digit27seg[6]" is stuck at VCC File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 8
    Warning (13410): Pin "g1" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 7
    Warning (13410): Pin "g2" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 7
    Warning (13410): Pin "g3" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 7
    Warning (13410): Pin "redLight[0]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[1]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[2]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[3]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[4]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[5]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[6]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[7]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[8]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[9]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[10]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[11]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[12]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[13]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[14]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
    Warning (13410): Pin "redLight[15]" is stuck at GND File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 142 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/output_files/CoogsLite_FinalProj_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "switches[1]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[2]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[3]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[4]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[5]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[6]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[7]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[8]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[9]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[10]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[11]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[12]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[13]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[14]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[15]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
    Warning (15610): No output dependent on input pin "switches[0]" File: C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/src/CoogsLite_FinalProj_top.v Line: 5
Info (21057): Implemented 100 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 47 output pins
    Info (21061): Implemented 34 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Tue Apr 28 15:07:24 2020
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/baig_/OneDrive/Advanced Digital Design/FinalProject_BAIG_O/FPGA-Memory-Game-Verilog/syn/output_files/CoogsLite_FinalProj_top.map.smsg.


