// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="cmpy_complex_top,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=8.700000,HLS_SYN_LAT=-1,HLS_SYN_TPT=-1,HLS_SYN_MEM=6,HLS_SYN_DSP=12,HLS_SYN_FF=2843,HLS_SYN_LUT=8136}" *)

module cmpy_complex_top (
        ap_clk,
        ap_rst_n,
        sig_TDATA,
        sigRef_TDATA,
        prealign_V_TDATA,
        cmp_TDATA,
        nL,
        nLExp,
        nLen,
        factor_V,
        sigRef_TVALID,
        sigRef_TREADY,
        prealign_V_TVALID,
        prealign_V_TREADY,
        sig_TVALID,
        sig_TREADY,
        cmp_TVALID,
        cmp_TREADY,
        ap_done,
        ap_start,
        ap_idle,
        ap_ready
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_lv40_0 = 40'b0000000000000000000000000000000000000000;
parameter    ap_const_lv20_0 = 20'b00000000000000000000;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst_n;
input  [23:0] sig_TDATA;
input  [23:0] sigRef_TDATA;
input  [23:0] prealign_V_TDATA;
output  [39:0] cmp_TDATA;
input  [31:0] nL;
input  [31:0] nLExp;
input  [31:0] nLen;
input  [9:0] factor_V;
input   sigRef_TVALID;
output   sigRef_TREADY;
input   prealign_V_TVALID;
output   prealign_V_TREADY;
input   sig_TVALID;
output   sig_TREADY;
output   cmp_TVALID;
input   cmp_TREADY;
output   ap_done;
input   ap_start;
output   ap_idle;
output   ap_ready;

reg ap_idle;
reg    ap_rst_n_inv;
wire   [10:0] refAtans_V_i_address0;
wire    refAtans_V_i_ce0;
wire    refAtans_V_i_we0;
wire   [19:0] refAtans_V_i_d0;
wire   [19:0] refAtans_V_i_q0;
wire   [10:0] refAtans_V_t_address0;
wire    refAtans_V_t_ce0;
wire    refAtans_V_t_we0;
wire   [19:0] refAtans_V_t_d0;
wire   [19:0] refAtans_V_t_q0;
wire    refAtans_V_U_ap_dummy_ce;
wire    cmpy_complex_top_Loop_1_proc143_U0_ap_start;
wire    cmpy_complex_top_Loop_1_proc143_U0_ap_done;
wire    cmpy_complex_top_Loop_1_proc143_U0_ap_continue;
wire    cmpy_complex_top_Loop_1_proc143_U0_ap_idle;
wire    cmpy_complex_top_Loop_1_proc143_U0_ap_ready;
wire   [31:0] cmpy_complex_top_Loop_1_proc143_U0_nL;
wire   [10:0] cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_address0;
wire    cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_ce0;
wire    cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_we0;
wire   [19:0] cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_d0;
wire   [23:0] cmpy_complex_top_Loop_1_proc143_U0_sigRef_TDATA;
wire    cmpy_complex_top_Loop_1_proc143_U0_sigRef_TVALID;
wire    cmpy_complex_top_Loop_1_proc143_U0_sigRef_TREADY;
wire   [9:0] cmpy_complex_top_Loop_1_proc143_U0_factor_V;
wire   [31:0] cmpy_complex_top_Loop_1_proc143_U0_nL_out_din;
wire    cmpy_complex_top_Loop_1_proc143_U0_nL_out_full_n;
wire    cmpy_complex_top_Loop_1_proc143_U0_nL_out_write;
wire   [9:0] cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_din;
wire    cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_full_n;
wire    cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_write;
wire    ap_chn_write_cmpy_complex_top_Loop_1_proc143_U0_refAtans_V;
wire    cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_pipo_status;
wire    cmpy_complex_top_Loop_2_proc_U0_ap_start;
wire    cmpy_complex_top_Loop_2_proc_U0_ap_done;
wire    cmpy_complex_top_Loop_2_proc_U0_ap_continue;
wire    cmpy_complex_top_Loop_2_proc_U0_ap_idle;
wire    cmpy_complex_top_Loop_2_proc_U0_ap_ready;
wire   [9:0] cmpy_complex_top_Loop_2_proc_U0_factor_V_dout;
wire    cmpy_complex_top_Loop_2_proc_U0_factor_V_empty_n;
wire    cmpy_complex_top_Loop_2_proc_U0_factor_V_read;
wire   [31:0] cmpy_complex_top_Loop_2_proc_U0_nL_dout;
wire    cmpy_complex_top_Loop_2_proc_U0_nL_empty_n;
wire    cmpy_complex_top_Loop_2_proc_U0_nL_read;
wire   [10:0] cmpy_complex_top_Loop_2_proc_U0_refAtans_V_address0;
wire    cmpy_complex_top_Loop_2_proc_U0_refAtans_V_ce0;
wire   [19:0] cmpy_complex_top_Loop_2_proc_U0_refAtans_V_q0;
wire   [23:0] cmpy_complex_top_Loop_2_proc_U0_prealign_V_TDATA;
wire    cmpy_complex_top_Loop_2_proc_U0_prealign_V_TVALID;
wire    cmpy_complex_top_Loop_2_proc_U0_prealign_V_TREADY;
wire   [23:0] cmpy_complex_top_Loop_2_proc_U0_sig_TDATA;
wire    cmpy_complex_top_Loop_2_proc_U0_sig_TVALID;
wire    cmpy_complex_top_Loop_2_proc_U0_sig_TREADY;
wire   [39:0] cmpy_complex_top_Loop_2_proc_U0_cmp_TDATA;
wire    cmpy_complex_top_Loop_2_proc_U0_cmp_TVALID;
wire    cmpy_complex_top_Loop_2_proc_U0_cmp_TREADY;
wire    ap_sig_hs_continue;
wire    refAtans_V_i_full_n;
wire    refAtans_V_i_write;
wire    refAtans_V_t_empty_n;
wire    refAtans_V_t_read;
wire    nL_channel_U_ap_dummy_ce;
wire   [31:0] nL_channel_din;
wire    nL_channel_full_n;
wire    nL_channel_write;
wire   [31:0] nL_channel_dout;
wire    nL_channel_empty_n;
wire    nL_channel_read;
wire    factor_V_channel_U_ap_dummy_ce;
wire   [9:0] factor_V_channel_din;
wire    factor_V_channel_full_n;
wire    factor_V_channel_write;
wire   [9:0] factor_V_channel_dout;
wire    factor_V_channel_empty_n;
wire    factor_V_channel_read;
reg    ap_reg_procdone_cmpy_complex_top_Loop_1_proc143_U0 = 1'b0;
reg    ap_sig_hs_done;
reg    ap_reg_procdone_cmpy_complex_top_Loop_2_proc_U0 = 1'b0;
reg    ap_CS;
reg    ap_sig_top_allready;
reg    ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready = 1'b0;
reg    ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready;
reg    ap_sig_start_in_cmpy_complex_top_Loop_2_proc_U0_ap_start;
reg    ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready = 1'b0;
reg    ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready;
reg    ap_sig_start_in_cmpy_complex_top_Loop_1_proc143_U0_ap_start;


cmpy_complex_top_refAtans_V #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
refAtans_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .i_address0( refAtans_V_i_address0 ),
    .i_ce0( refAtans_V_i_ce0 ),
    .i_we0( refAtans_V_i_we0 ),
    .i_d0( refAtans_V_i_d0 ),
    .i_q0( refAtans_V_i_q0 ),
    .t_address0( refAtans_V_t_address0 ),
    .t_ce0( refAtans_V_t_ce0 ),
    .t_we0( refAtans_V_t_we0 ),
    .t_d0( refAtans_V_t_d0 ),
    .t_q0( refAtans_V_t_q0 ),
    .i_ce( refAtans_V_U_ap_dummy_ce ),
    .t_ce( refAtans_V_U_ap_dummy_ce ),
    .i_full_n( refAtans_V_i_full_n ),
    .i_write( refAtans_V_i_write ),
    .t_empty_n( refAtans_V_t_empty_n ),
    .t_read( refAtans_V_t_read )
);

cmpy_complex_top_Loop_1_proc143 cmpy_complex_top_Loop_1_proc143_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( cmpy_complex_top_Loop_1_proc143_U0_ap_start ),
    .ap_done( cmpy_complex_top_Loop_1_proc143_U0_ap_done ),
    .ap_continue( cmpy_complex_top_Loop_1_proc143_U0_ap_continue ),
    .ap_idle( cmpy_complex_top_Loop_1_proc143_U0_ap_idle ),
    .ap_ready( cmpy_complex_top_Loop_1_proc143_U0_ap_ready ),
    .nL( cmpy_complex_top_Loop_1_proc143_U0_nL ),
    .refAtans_V_address0( cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_address0 ),
    .refAtans_V_ce0( cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_ce0 ),
    .refAtans_V_we0( cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_we0 ),
    .refAtans_V_d0( cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_d0 ),
    .sigRef_TDATA( cmpy_complex_top_Loop_1_proc143_U0_sigRef_TDATA ),
    .sigRef_TVALID( cmpy_complex_top_Loop_1_proc143_U0_sigRef_TVALID ),
    .sigRef_TREADY( cmpy_complex_top_Loop_1_proc143_U0_sigRef_TREADY ),
    .factor_V( cmpy_complex_top_Loop_1_proc143_U0_factor_V ),
    .nL_out_din( cmpy_complex_top_Loop_1_proc143_U0_nL_out_din ),
    .nL_out_full_n( cmpy_complex_top_Loop_1_proc143_U0_nL_out_full_n ),
    .nL_out_write( cmpy_complex_top_Loop_1_proc143_U0_nL_out_write ),
    .factor_V_out_din( cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_din ),
    .factor_V_out_full_n( cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_full_n ),
    .factor_V_out_write( cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_write )
);

cmpy_complex_top_Loop_2_proc cmpy_complex_top_Loop_2_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( cmpy_complex_top_Loop_2_proc_U0_ap_start ),
    .ap_done( cmpy_complex_top_Loop_2_proc_U0_ap_done ),
    .ap_continue( cmpy_complex_top_Loop_2_proc_U0_ap_continue ),
    .ap_idle( cmpy_complex_top_Loop_2_proc_U0_ap_idle ),
    .ap_ready( cmpy_complex_top_Loop_2_proc_U0_ap_ready ),
    .factor_V_dout( cmpy_complex_top_Loop_2_proc_U0_factor_V_dout ),
    .factor_V_empty_n( cmpy_complex_top_Loop_2_proc_U0_factor_V_empty_n ),
    .factor_V_read( cmpy_complex_top_Loop_2_proc_U0_factor_V_read ),
    .nL_dout( cmpy_complex_top_Loop_2_proc_U0_nL_dout ),
    .nL_empty_n( cmpy_complex_top_Loop_2_proc_U0_nL_empty_n ),
    .nL_read( cmpy_complex_top_Loop_2_proc_U0_nL_read ),
    .refAtans_V_address0( cmpy_complex_top_Loop_2_proc_U0_refAtans_V_address0 ),
    .refAtans_V_ce0( cmpy_complex_top_Loop_2_proc_U0_refAtans_V_ce0 ),
    .refAtans_V_q0( cmpy_complex_top_Loop_2_proc_U0_refAtans_V_q0 ),
    .prealign_V_TDATA( cmpy_complex_top_Loop_2_proc_U0_prealign_V_TDATA ),
    .prealign_V_TVALID( cmpy_complex_top_Loop_2_proc_U0_prealign_V_TVALID ),
    .prealign_V_TREADY( cmpy_complex_top_Loop_2_proc_U0_prealign_V_TREADY ),
    .sig_TDATA( cmpy_complex_top_Loop_2_proc_U0_sig_TDATA ),
    .sig_TVALID( cmpy_complex_top_Loop_2_proc_U0_sig_TVALID ),
    .sig_TREADY( cmpy_complex_top_Loop_2_proc_U0_sig_TREADY ),
    .cmp_TDATA( cmpy_complex_top_Loop_2_proc_U0_cmp_TDATA ),
    .cmp_TVALID( cmpy_complex_top_Loop_2_proc_U0_cmp_TVALID ),
    .cmp_TREADY( cmpy_complex_top_Loop_2_proc_U0_cmp_TREADY )
);

FIFO_cmpy_complex_top_nL_channel nL_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( nL_channel_U_ap_dummy_ce ),
    .if_write_ce( nL_channel_U_ap_dummy_ce ),
    .if_din( nL_channel_din ),
    .if_full_n( nL_channel_full_n ),
    .if_write( nL_channel_write ),
    .if_dout( nL_channel_dout ),
    .if_empty_n( nL_channel_empty_n ),
    .if_read( nL_channel_read )
);

FIFO_cmpy_complex_top_factor_V_channel factor_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( factor_V_channel_U_ap_dummy_ce ),
    .if_write_ce( factor_V_channel_U_ap_dummy_ce ),
    .if_din( factor_V_channel_din ),
    .if_full_n( factor_V_channel_full_n ),
    .if_write( factor_V_channel_write ),
    .if_dout( factor_V_channel_dout ),
    .if_empty_n( factor_V_channel_empty_n ),
    .if_read( factor_V_channel_read )
);



always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_cmpy_complex_top_Loop_1_proc143_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_cmpy_complex_top_Loop_1_proc143_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_cmpy_complex_top_Loop_1_proc143_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == cmpy_complex_top_Loop_1_proc143_U0_ap_done)) begin
            ap_reg_procdone_cmpy_complex_top_Loop_1_proc143_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_cmpy_complex_top_Loop_2_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_cmpy_complex_top_Loop_2_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_cmpy_complex_top_Loop_2_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == cmpy_complex_top_Loop_2_proc_U0_ap_done)) begin
            ap_reg_procdone_cmpy_complex_top_Loop_2_proc_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == cmpy_complex_top_Loop_1_proc143_U0_ap_ready)) begin
            ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_top_allready))) begin
            ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == cmpy_complex_top_Loop_2_proc_U0_ap_ready)) begin
            ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_CS <= ap_const_logic_0;
end

always @ (cmpy_complex_top_Loop_1_proc143_U0_ap_idle or cmpy_complex_top_Loop_2_proc_U0_ap_idle or refAtans_V_t_empty_n) begin
    if (((ap_const_logic_1 == cmpy_complex_top_Loop_1_proc143_U0_ap_idle) & (ap_const_logic_1 == cmpy_complex_top_Loop_2_proc_U0_ap_idle) & (refAtans_V_t_empty_n == ap_const_logic_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (cmpy_complex_top_Loop_2_proc_U0_ap_done) begin
    if ((ap_const_logic_1 == cmpy_complex_top_Loop_2_proc_U0_ap_done)) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end

always @ (cmpy_complex_top_Loop_1_proc143_U0_ap_ready or ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready) begin
    if ((ap_const_logic_0 == ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready)) begin
        ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready = cmpy_complex_top_Loop_1_proc143_U0_ap_ready;
    end else begin
        ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready = ap_const_logic_1;
    end
end

always @ (cmpy_complex_top_Loop_2_proc_U0_ap_ready or ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready) begin
    if ((ap_const_logic_0 == ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready)) begin
        ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready = cmpy_complex_top_Loop_2_proc_U0_ap_ready;
    end else begin
        ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready = ap_const_logic_1;
    end
end

always @ (ap_start or ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready) begin
    if (((ap_const_logic_1 == ap_start) & (ap_const_logic_0 == ap_reg_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready))) begin
        ap_sig_start_in_cmpy_complex_top_Loop_1_proc143_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_cmpy_complex_top_Loop_1_proc143_U0_ap_start = ap_const_logic_0;
    end
end

always @ (ap_start or ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready) begin
    if (((ap_const_logic_0 == ap_reg_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready) & (ap_const_logic_1 == ap_start))) begin
        ap_sig_start_in_cmpy_complex_top_Loop_2_proc_U0_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_cmpy_complex_top_Loop_2_proc_U0_ap_start = ap_const_logic_0;
    end
end

always @ (ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready or ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready) begin
    if (((ap_const_logic_1 == ap_sig_ready_cmpy_complex_top_Loop_2_proc_U0_ap_ready) & (ap_const_logic_1 == ap_sig_ready_cmpy_complex_top_Loop_1_proc143_U0_ap_ready))) begin
        ap_sig_top_allready = ap_const_logic_1;
    end else begin
        ap_sig_top_allready = ap_const_logic_0;
    end
end

assign ap_chn_write_cmpy_complex_top_Loop_1_proc143_U0_refAtans_V = cmpy_complex_top_Loop_1_proc143_U0_ap_done;

assign ap_done = ap_sig_hs_done;

assign ap_ready = ap_sig_top_allready;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sig_hs_continue = ap_const_logic_1;

assign cmp_TDATA = cmpy_complex_top_Loop_2_proc_U0_cmp_TDATA;

assign cmp_TVALID = cmpy_complex_top_Loop_2_proc_U0_cmp_TVALID;

assign cmpy_complex_top_Loop_1_proc143_U0_ap_continue = cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_pipo_status;

assign cmpy_complex_top_Loop_1_proc143_U0_ap_start = ap_sig_start_in_cmpy_complex_top_Loop_1_proc143_U0_ap_start;

assign cmpy_complex_top_Loop_1_proc143_U0_factor_V = factor_V;

assign cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_full_n = factor_V_channel_full_n;

assign cmpy_complex_top_Loop_1_proc143_U0_nL = nL;

assign cmpy_complex_top_Loop_1_proc143_U0_nL_out_full_n = nL_channel_full_n;

assign cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_pipo_status = refAtans_V_i_full_n;

assign cmpy_complex_top_Loop_1_proc143_U0_sigRef_TDATA = sigRef_TDATA;

assign cmpy_complex_top_Loop_1_proc143_U0_sigRef_TVALID = sigRef_TVALID;

assign cmpy_complex_top_Loop_2_proc_U0_ap_continue = ap_sig_hs_continue;

assign cmpy_complex_top_Loop_2_proc_U0_ap_start = (refAtans_V_t_empty_n & ap_sig_start_in_cmpy_complex_top_Loop_2_proc_U0_ap_start);

assign cmpy_complex_top_Loop_2_proc_U0_cmp_TREADY = cmp_TREADY;

assign cmpy_complex_top_Loop_2_proc_U0_factor_V_dout = factor_V_channel_dout;

assign cmpy_complex_top_Loop_2_proc_U0_factor_V_empty_n = factor_V_channel_empty_n;

assign cmpy_complex_top_Loop_2_proc_U0_nL_dout = nL_channel_dout;

assign cmpy_complex_top_Loop_2_proc_U0_nL_empty_n = nL_channel_empty_n;

assign cmpy_complex_top_Loop_2_proc_U0_prealign_V_TDATA = prealign_V_TDATA;

assign cmpy_complex_top_Loop_2_proc_U0_prealign_V_TVALID = prealign_V_TVALID;

assign cmpy_complex_top_Loop_2_proc_U0_refAtans_V_q0 = refAtans_V_t_q0;

assign cmpy_complex_top_Loop_2_proc_U0_sig_TDATA = sig_TDATA;

assign cmpy_complex_top_Loop_2_proc_U0_sig_TVALID = sig_TVALID;

assign factor_V_channel_U_ap_dummy_ce = ap_const_logic_1;

assign factor_V_channel_din = cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_din;

assign factor_V_channel_read = cmpy_complex_top_Loop_2_proc_U0_factor_V_read;

assign factor_V_channel_write = cmpy_complex_top_Loop_1_proc143_U0_factor_V_out_write;

assign nL_channel_U_ap_dummy_ce = ap_const_logic_1;

assign nL_channel_din = cmpy_complex_top_Loop_1_proc143_U0_nL_out_din;

assign nL_channel_read = cmpy_complex_top_Loop_2_proc_U0_nL_read;

assign nL_channel_write = cmpy_complex_top_Loop_1_proc143_U0_nL_out_write;

assign prealign_V_TREADY = cmpy_complex_top_Loop_2_proc_U0_prealign_V_TREADY;

assign refAtans_V_U_ap_dummy_ce = ap_const_logic_1;

assign refAtans_V_i_address0 = cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_address0;

assign refAtans_V_i_ce0 = cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_ce0;

assign refAtans_V_i_d0 = cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_d0;

assign refAtans_V_i_we0 = cmpy_complex_top_Loop_1_proc143_U0_refAtans_V_we0;

assign refAtans_V_i_write = ap_chn_write_cmpy_complex_top_Loop_1_proc143_U0_refAtans_V;

assign refAtans_V_t_address0 = cmpy_complex_top_Loop_2_proc_U0_refAtans_V_address0;

assign refAtans_V_t_ce0 = cmpy_complex_top_Loop_2_proc_U0_refAtans_V_ce0;

assign refAtans_V_t_d0 = ap_const_lv20_0;

assign refAtans_V_t_read = cmpy_complex_top_Loop_2_proc_U0_ap_ready;

assign refAtans_V_t_we0 = ap_const_logic_0;

assign sigRef_TREADY = cmpy_complex_top_Loop_1_proc143_U0_sigRef_TREADY;

assign sig_TREADY = cmpy_complex_top_Loop_2_proc_U0_sig_TREADY;


endmodule //cmpy_complex_top

