,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/ultraembedded/biriscv.git,2020-02-10 22:38:34+00:00,32-bit Superscalar RISC-V CPU,135,ultraembedded/biriscv,239628306,Verilog,biriscv,3121,759,2024-04-12 09:26:04+00:00,"['risc-v', 'rv32i', 'rv32im', 'superscalar', 'cpu', 'fpga', 'verilog', 'pipelined-processors', 'verilator', 'coremark', 'asic', 'branch-prediction', 'in-order', 'linux', 'riscv-linux', 'xilinx', 'artix-7']",https://api.github.com/licenses/apache-2.0
1,https://github.com/Nitcloud/Digital-IDE.git,2020-02-15 04:12:03+00:00,在vscode上的数字设计开发插件,16,Nitcloud/Digital-IDE,240643035,Verilog,Digital-IDE,256739,292,2024-04-09 04:49:28+00:00,[],https://api.github.com/licenses/gpl-3.0
2,https://github.com/nonarkitten/amiga_replacement_project.git,2020-02-20 19:52:51+00:00,This is an attempt to make clean Verilog sources for each chip on the Amiga.,22,nonarkitten/amiga_replacement_project,241976035,Verilog,amiga_replacement_project,111837,181,2024-04-11 11:43:18+00:00,[],
3,https://github.com/IObundle/iob-soc.git,2020-02-27 16:19:43+00:00,RISC-V System on Chip Template,86,IObundle/iob-soc,243560772,Verilog,iob-soc,194150,135,2024-04-04 23:26:30+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/mflowgen/freepdk-45nm.git,2020-03-04 22:40:07+00:00,ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen,32,mflowgen/freepdk-45nm,245018960,Verilog,freepdk-45nm,17762,113,2024-03-28 10:34:53+00:00,[],None
5,https://github.com/georgia-tech-synergy-lab/SIGMA.git,2020-02-22 00:45:34+00:00,RTL implementation of Flex-DPE.,26,georgia-tech-synergy-lab/SIGMA,242256312,Verilog,SIGMA,1419,80,2024-03-18 08:28:30+00:00,[],None
6,https://github.com/WangXuan95/FPGA-PNG-decoder.git,2020-03-03 05:43:57+00:00,"An FPGA-based PNG image decoder, which can extract original pixels from PNG files. 基于FPGA的PNG图像解码器，可以从PNG文件中解码出原始像素。",13,WangXuan95/FPGA-PNG-decoder,244552028,Verilog,FPGA-PNG-decoder,1829,77,2024-03-09 21:11:49+00:00,"['fpga', 'verilog', 'png', 'decoder', 'huffman', 'lz77', 'rtl', 'systemverilog', 'png-decoder']",https://api.github.com/licenses/gpl-3.0
7,https://github.com/SySS-Research/icestick-lpc-tpm-sniffer.git,2020-02-13 07:46:44+00:00,FPGA-based LPC bus sniffing tool for Lattice iCEstick Evaluation Kit,20,SySS-Research/icestick-lpc-tpm-sniffer,240204414,Verilog,icestick-lpc-tpm-sniffer,1836,74,2024-03-22 01:18:59+00:00,"['security', 'fpga', 'tool', 'security-vulnerability', 'it-security', 'ice40', 'security-tools', 'lpc', 'sniffer', 'sniffing', 'attack', 'icestick']",https://api.github.com/licenses/gpl-3.0
8,https://github.com/lekgolo167/enxor-logic-analyzer.git,2020-03-06 06:54:35+00:00,FPGA Logic Analyzer and GUI,15,lekgolo167/enxor-logic-analyzer,245350326,Verilog,enxor-logic-analyzer,363,68,2024-04-08 13:26:04+00:00,[],https://api.github.com/licenses/gpl-3.0
9,https://github.com/twomonkeyclub/UART.git,2020-02-15 07:37:51+00:00,ARM中通过APB总线连接的UART模块,9,twomonkeyclub/UART,240664389,Verilog,UART,158,53,2024-03-30 14:52:10+00:00,[],None
10,https://github.com/VenciFreeman/FFT_ChipDesign.git,2020-03-04 11:57:13+00:00,"A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.",13,VenciFreeman/FFT_ChipDesign,244888495,Verilog,FFT_ChipDesign,73182,40,2024-04-11 15:48:10+00:00,[],https://api.github.com/licenses/mpl-2.0
11,https://github.com/tongplw/HW-Syn-Lab.git,2020-02-17 07:36:47+00:00,⚙Hardware Synthesis Laboratory Using Verilog,9,tongplw/HW-Syn-Lab,241046470,Verilog,HW-Syn-Lab,16940,36,2023-12-07 08:37:35+00:00,"['verilog', 'vivado', 'xilinx', 'basys3', 'hardware', 'hardware-synthesis', 'uart', 'vga']",https://api.github.com/licenses/mit
12,https://github.com/chipsalliance/UHDM-integration-tests.git,2020-03-02 14:05:21+00:00,,8,chipsalliance/UHDM-integration-tests,244386059,Verilog,UHDM-integration-tests,2029,29,2023-07-28 22:04:33+00:00,[],https://api.github.com/licenses/apache-2.0
13,https://github.com/zhangmozhe/microshift_compression.git,2020-03-12 07:12:25+00:00,Microshift Compression: An Efficient Image Compression Algorithm for Hardware,13,zhangmozhe/microshift_compression,246767317,Verilog,microshift_compression,51299,28,2024-02-28 02:13:56+00:00,"['image-compression', 'image-processing', 'low-power', 'hardware-architectures', 'image-sensor', 'matlab', 'hdlcoder', 'vlsi-design', 'fpga', 'computational-photography', 'smart-image-sensor', 'verilog']",https://api.github.com/licenses/apache-2.0
14,https://github.com/betrusted-io/gateware.git,2020-02-26 06:59:47+00:00,"IP submodules, formatted for easier CI integration",4,betrusted-io/gateware,243190844,Verilog,gateware,1834,25,2024-03-27 14:10:07+00:00,[],
15,https://github.com/grokthis/ucisc.git,2020-02-28 08:22:18+00:00,,1,grokthis/ucisc,243712739,Verilog,ucisc,1975,23,2022-11-04 21:02:03+00:00,[],None
16,https://github.com/KoroB14/DVP_to_UDP.git,2020-02-10 16:24:10+00:00,Uncompressed video uver UDP using 1000BASE-T Ethernet on Cyclone IV FPGA,9,KoroB14/DVP_to_UDP,239557256,Verilog,DVP_to_UDP,71,23,2024-04-12 11:42:02+00:00,[],https://api.github.com/licenses/gpl-3.0
17,https://github.com/nju-mips/noop-lo.git,2020-02-07 04:38:28+00:00,"A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.",4,nju-mips/noop-lo,238844747,Verilog,noop-lo,20384,22,2024-04-10 16:25:50+00:00,"['noop', 'mips', 'uart', 'gpio', 'verilator', 'vivado', 'fpga', 'sbt']",
18,https://github.com/xiaoerlang0359/FPGA-for-svpwm.git,2020-03-12 13:56:55+00:00,用fpga实现直流电机或永磁同步伺服电机的电流环控制,9,xiaoerlang0359/FPGA-for-svpwm,246847858,Verilog,FPGA-for-svpwm,618,18,2024-03-28 03:32:35+00:00,[],None
19,https://github.com/gillianGan/ahb_sram_master.git,2020-03-06 03:17:47+00:00,,6,gillianGan/ahb_sram_master,245320092,Verilog,ahb_sram_master,11,18,2024-01-29 12:25:03+00:00,[],None
20,https://github.com/felipesanches/AnotherWorld_FPGA.git,2020-02-26 02:22:05+00:00,FPGA implementation of the AnotherWorld CPU (equivalent to the original VM),4,felipesanches/AnotherWorld_FPGA,243148804,Verilog,AnotherWorld_FPGA,54,17,2023-01-04 02:51:41+00:00,[],
21,https://github.com/maxs-well/FIR_Implementation.git,2020-02-28 06:37:11+00:00,FIR filter implementation,7,maxs-well/FIR_Implementation,243695467,Verilog,FIR_Implementation,2057,17,2024-04-08 03:37:39+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/emeb/ulx3s_6502.git,2020-02-15 03:55:05+00:00,Simple 6502 system on a ULX3S FPGA board,2,emeb/ulx3s_6502,240641422,Verilog,ulx3s_6502,395,16,2024-03-19 22:48:26+00:00,[],None
23,https://github.com/KevinWang96/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip.git,2020-03-07 00:21:50+00:00,EE577b-Course-Project,5,KevinWang96/Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip,245540990,Verilog,Chip-Multi-processor-System-based-on-Cardinal-Bidirectional-Ring-Network-on-chip,38625,13,2023-12-19 09:29:30+00:00,"['networkonchip', 'processor-design', 'verilog-hdl', 'synopsys-dc', 'cadence-ncverilog', 'cadence-conformal', 'multiprocessor']",None
24,https://github.com/nitheeshkm/sigmoid_tanh_verilog.git,2020-03-09 01:59:04+00:00,Verilog Sigmoid and Tanh functions which can be configured and added to your neural network project,3,nitheeshkm/sigmoid_tanh_verilog,245922127,Verilog,sigmoid_tanh_verilog,18,12,2024-03-20 09:07:07+00:00,"['sigmoid-tanh-verilog', 'tanh-functions', 'neural-network']",https://api.github.com/licenses/gpl-3.0
25,https://github.com/mcleod-ideafix/zxuno_spectrum_core.git,2020-02-09 23:36:11+00:00,A ZX Spectrum hardware description for the ZXUNO hardware and other platforms,4,mcleod-ideafix/zxuno_spectrum_core,239391420,Verilog,zxuno_spectrum_core,4151,11,2022-04-27 10:32:11+00:00,[],https://api.github.com/licenses/gpl-3.0
26,https://github.com/MorgothCreator/atmega-xmega-soft-core.git,2020-02-10 07:04:44+00:00,Mega/Xmega soft core RTL design.,3,MorgothCreator/atmega-xmega-soft-core,239448629,Verilog,atmega-xmega-soft-core,103,11,2024-03-01 10:45:51+00:00,[],https://api.github.com/licenses/gpl-2.0
27,https://github.com/MiSTer-devel/Arduboy_MiSTer.git,2020-02-15 20:53:54+00:00,"Arduboy core for MiSTer, based on Iulian Gheorghiu's atmega core.",5,MiSTer-devel/Arduboy_MiSTer,240786329,Verilog,Arduboy_MiSTer,17234,11,2023-05-12 21:33:18+00:00,[],https://api.github.com/licenses/gpl-2.0
28,https://github.com/risclite/rv32m-multiplier-and-divider.git,2020-03-12 08:08:31+00:00,a multiplier&divider verilog RTL file for RV32M instructions ,3,risclite/rv32m-multiplier-and-divider,246777570,Verilog,rv32m-multiplier-and-divider,9,11,2023-07-24 07:27:05+00:00,[],None
29,https://github.com/EECS150/project_skeleton_sp20.git,2020-03-13 17:18:56+00:00,EECS 151/251A FPGA Project Skeleton for Spring 2020,5,EECS150/project_skeleton_sp20,247124950,Verilog,project_skeleton_sp20,4054,11,2023-01-28 13:17:57+00:00,[],None
30,https://github.com/icwiki/ahb_course.git,2020-03-12 14:49:48+00:00,,7,icwiki/ahb_course,246860105,Verilog,ahb_course,6,10,2023-07-14 09:10:58+00:00,[],None
31,https://github.com/tinyvision-ai-inc/tinyVision_sensai.git,2020-02-28 16:44:03+00:00,Making Lattice SensAI work properly on tinyVision products,4,tinyvision-ai-inc/tinyVision_sensai,243809698,Verilog,tinyVision_sensai,21938,10,2022-12-08 08:57:46+00:00,[],
32,https://github.com/jefferie/digital_recognition.git,2020-03-11 03:00:23+00:00,利用ov5640摄像头采集图像，利用4.3寸RGB屏显示捕获到的数字，并将识别到的数字显示在数码管上。,1,jefferie/digital_recognition,246461103,Verilog,digital_recognition,131,10,2023-11-19 11:09:34+00:00,[],None
33,https://github.com/wzk1015/Computer-Organization.git,2020-03-06 17:20:55+00:00,BUAA Computer Organization 北航 计组,3,wzk1015/Computer-Organization,245478270,Verilog,Computer-Organization,29475,9,2023-09-07 05:04:59+00:00,[],None
34,https://github.com/JackZhao98/T-rex-verilog.git,2020-02-25 04:41:54+00:00,Google's TRex mini game in Verilog on Xilinx Nexys3 FPGA,5,JackZhao98/T-rex-verilog,242911401,Verilog,T-rex-verilog,57072,9,2024-03-02 02:48:11+00:00,"['trex', 'dino', 'verilog', 'fpga']",None
35,https://github.com/thomascp/nnCpu.git,2020-03-05 10:38:23+00:00,a simple new ISA nnISA and nnSOC nnCPU nnAs nnCc,4,thomascp/nnCpu,245135202,Verilog,nnCpu,75970,9,2023-09-14 15:09:07+00:00,[],None
36,https://github.com/yuehniu/CNN.frequencyFPGA.git,2020-02-22 02:24:50+00:00,CNN Accelerator in Frequency Domain,3,yuehniu/CNN.frequencyFPGA,242266310,Verilog,CNN.frequencyFPGA,9019,9,2024-03-14 21:30:05+00:00,[],None
37,https://github.com/ZipCPU/axidmacheck.git,2020-03-11 16:59:44+00:00,AXI DMA Check: A utility to measure DMA speeds in simulation,7,ZipCPU/axidmacheck,246630323,Verilog,axidmacheck,2616,8,2023-06-27 01:50:43+00:00,[],None
38,https://github.com/dev-board-tech/hdl-core-riscv-lite.git,2020-03-11 19:05:39+00:00,The core files for RISCv designs.,0,dev-board-tech/hdl-core-riscv-lite,246657636,Verilog,hdl-core-riscv-lite,88,8,2023-11-07 12:53:53+00:00,[],https://api.github.com/licenses/gpl-2.0
39,https://github.com/jinhwindy/MIPS_CPU.git,2020-02-27 03:54:59+00:00,同济的计算机组成原理实验要求的54条指令CPU,1,jinhwindy/MIPS_CPU,243425702,Verilog,MIPS_CPU,762,8,2024-01-10 12:15:06+00:00,[],None
40,https://github.com/matbi86/01_ai_accelerator_basic_for_student.git,2020-03-07 17:34:18+00:00,ai_accelerator_basic_for_student (no solve),1,matbi86/01_ai_accelerator_basic_for_student,245676869,Verilog,01_ai_accelerator_basic_for_student,25,8,2024-03-31 08:52:51+00:00,[],None
41,https://github.com/ehw-fit/approx-fpgas.git,2020-02-18 08:10:45+00:00,Approximate arithmetic circuits for FPGAs,8,ehw-fit/approx-fpgas,241305963,Verilog,approx-fpgas,3295,8,2024-03-01 20:24:49+00:00,"['approximate-computing', 'verilog', 'fpga']",https://api.github.com/licenses/mit
42,https://github.com/kunliu7/FPGA-based-image-processing.git,2020-03-10 15:19:26+00:00,Uart transport + image processing + VGA display 基于FPGA的图像处理，包括Uart和VGA,1,kunliu7/FPGA-based-image-processing,246336016,Verilog,FPGA-based-image-processing,38824,8,2024-03-21 18:14:45+00:00,[],None
43,https://github.com/dev-board-tech/hdl-core-mega-xmega.git,2020-03-11 20:50:21+00:00,The core files for Mega/Xmega designs.,0,dev-board-tech/hdl-core-mega-xmega,246677186,Verilog,hdl-core-mega-xmega,344,8,2023-10-24 02:33:08+00:00,[],https://api.github.com/licenses/gpl-2.0
44,https://github.com/RobertRWu/Dynamic-Pipeline-CPU.git,2020-03-01 06:56:00+00:00,A simple dynamic pipeline CPU with 54 instructions based on MIPS architecture.,0,RobertRWu/Dynamic-Pipeline-CPU,244102241,Verilog,Dynamic-Pipeline-CPU,482,7,2023-12-24 09:18:04+00:00,[],None
45,https://github.com/ExerciseBook/MIPSModel.git,2020-03-07 04:30:44+00:00,计算机组成与设计课程设计,1,ExerciseBook/MIPSModel,245568290,Verilog,MIPSModel,89,6,2022-03-30 07:54:45+00:00,[],None
46,https://github.com/wangchenxuhit/iVerilogLab.git,2020-03-13 04:45:39+00:00,Lab code for Chenxu's Verilog teaching.,2,wangchenxuhit/iVerilogLab,246990007,Verilog,iVerilogLab,59,6,2024-03-28 12:18:27+00:00,[],https://api.github.com/licenses/gpl-2.0
47,https://github.com/marsohod4you/UsbHost.git,2020-03-03 16:27:38+00:00,Simple FIFO-based USB Host Controller,3,marsohod4you/UsbHost,244686033,Verilog,UsbHost,76,6,2023-05-28 19:29:56+00:00,[],None
48,https://github.com/TheWrangler/PSTR17R5B.git,2020-02-14 09:29:10+00:00,使用DDS芯片AD9914产生线性扫频信号,6,TheWrangler/PSTR17R5B,240472290,Verilog,PSTR17R5B,13512,6,2023-05-02 16:41:08+00:00,[],None
49,https://github.com/KevinWang96/EE599_YihaoWang_7410178057.git,2020-03-06 23:31:15+00:00,EE599 Accelerated Computing on FPGA,3,KevinWang96/EE599_YihaoWang_7410178057,245535440,Verilog,EE599_YihaoWang_7410178057,10762,6,2024-02-21 15:46:02+00:00,"['fpga', 'verilog', 'vivado', 'odd-even-sort', 'matrix-multiplication', 'systolic-arrays', 'barrel-shifter']",None
50,https://github.com/Column1018/FPGA.git,2020-02-19 06:06:17+00:00,《无线通信FPGA设计》里面的一些内容，以及其他一些FPGA的设计,0,Column1018/FPGA,241545942,Verilog,FPGA,42437,5,2024-04-01 06:59:59+00:00,[],None
51,https://github.com/nietzhuang/2019-CIC-Contest---Image-Convolutional-Circuit-Design.git,2020-02-27 05:55:44+00:00,2019 CIC contest preliminary topic,0,nietzhuang/2019-CIC-Contest---Image-Convolutional-Circuit-Design,243442571,Verilog,2019-CIC-Contest---Image-Convolutional-Circuit-Design,4156,5,2023-08-11 14:02:27+00:00,[],None
52,https://github.com/RobertRWu/Static-Pipeline-CPU.git,2020-03-01 06:46:48+00:00,A simple static pipeline CPU with 54 instructions based on MIPS architecture.,1,RobertRWu/Static-Pipeline-CPU,244101169,Verilog,Static-Pipeline-CPU,480,5,2021-12-10 13:52:32+00:00,[],None
53,https://github.com/herocodemaster/dls_cores.git,2020-02-26 07:23:47+00:00,,2,herocodemaster/dls_cores,243195463,Verilog,dls_cores,3231,5,2024-01-11 12:55:28+00:00,[],None
54,https://github.com/danielholanda/LeBug.git,2020-03-04 21:30:08+00:00,Flexible Instrumentation for Live On-Chip Debug of Machine Learning Training on FPGAs,5,danielholanda/LeBug,245007922,Verilog,LeBug,28378,5,2022-02-25 03:18:39+00:00,[],
55,https://github.com/akita11/MandelbrotTangNano.git,2020-03-04 02:40:13+00:00,Mandelbrot calculation accelerator,0,akita11/MandelbrotTangNano,244790973,Verilog,MandelbrotTangNano,18,4,2022-01-25 14:07:22+00:00,[],https://api.github.com/licenses/mit
56,https://github.com/josh-macfie/sonarSense.git,2020-02-22 16:09:10+00:00,Verilog code to drive a sonar sensor,0,josh-macfie/sonarSense,242370659,Verilog,sonarSense,3,4,2023-11-26 21:14:00+00:00,[],None
57,https://github.com/sdadsp/LEDMAT3.git,2020-02-24 18:21:02+00:00,HDMI - LED Display Controller (FPGA),4,sdadsp/LEDMAT3,242809748,Verilog,LEDMAT3,41210,4,2023-07-15 12:09:46+00:00,[],None
58,https://github.com/SymbioticEDA/traffic-lights.git,2020-02-20 17:15:58+00:00,,1,SymbioticEDA/traffic-lights,241943962,Verilog,traffic-lights,19,4,2024-01-16 14:16:58+00:00,[],None
59,https://github.com/isuckatdrifting/verilog-dvp.git,2020-03-06 04:17:11+00:00,"verilog dvp transceivers, TX implemented on Arty A7-35T, RX implemented on Basys 3 with direct VGA output",1,isuckatdrifting/verilog-dvp,245328418,Verilog,verilog-dvp,55,4,2023-12-25 06:22:00+00:00,"['verilog', 'fpga', 'dvp']",https://api.github.com/licenses/gpl-3.0
60,https://github.com/searsm8/MSDAP.git,2020-03-06 18:03:56+00:00,"Verilog project to implement an ASIC chip from specification to tape out. Performs audio filtering, known as the Mini Stereo Digital Audio Processor (MSDAP)",0,searsm8/MSDAP,245486439,Verilog,MSDAP,27071,4,2024-03-25 19:09:25+00:00,[],None
61,https://github.com/riple/triple-speed-ethernet-tester.git,2020-02-24 12:29:17+00:00,10/100/1000M Ethernet tester,4,riple/triple-speed-ethernet-tester,242730890,Verilog,triple-speed-ethernet-tester,3318,4,2024-01-29 08:54:58+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/susiejojo/MIPS_processor.git,2020-03-11 20:26:04+00:00,"A simple MIPS processor implemented using Verilog capable of supporting basic I,J and R type instructions. Built using Xilinx Vivado 2019.1",1,susiejojo/MIPS_processor,246672981,Verilog,MIPS_processor,170,4,2020-10-06 13:36:26+00:00,"['verilog', 'processor', 'mips-architecture', 'mips']",None
63,https://github.com/dev-board-tech/hdl-core-common.git,2020-03-11 19:00:46+00:00,HDL IO modules and utilities for core designs.,0,dev-board-tech/hdl-core-common,246656646,Verilog,hdl-core-common,253,4,2023-10-24 02:32:53+00:00,[],https://api.github.com/licenses/gpl-2.0
64,https://github.com/mcupro/simple-FSK.git,2020-02-25 07:44:40+00:00,A simple FSK modulation and demodulation in verilog. Tested in Zedboard+FMCOMMS3 ,1,mcupro/simple-FSK,242940093,Verilog,simple-FSK,8,3,2023-12-14 12:56:10+00:00,[],None
65,https://github.com/denchu314/denchu_cpu.git,2020-02-29 12:40:41+00:00,,0,denchu314/denchu_cpu,243966621,Verilog,denchu_cpu,1656,3,2022-08-12 03:53:25+00:00,[],None
66,https://github.com/vipinkmenon/imageFilterIP.git,2020-03-08 14:19:34+00:00,Source code for AXI4-Stream based image inversion IP,0,vipinkmenon/imageFilterIP,245827910,Verilog,imageFilterIP,12,3,2023-05-14 16:25:56+00:00,[],None
67,https://github.com/vlvassilev/network-interconnect-tester-cores.git,2020-02-28 23:53:38+00:00,Library of cores for network interconnect tester instruments,3,vlvassilev/network-interconnect-tester-cores,243875119,Verilog,network-interconnect-tester-cores,1952,3,2024-03-20 15:13:46+00:00,[],
68,https://github.com/yueyang0115/Duke-ECE-550.git,2020-02-07 20:15:24+00:00,,6,yueyang0115/Duke-ECE-550,239014765,Verilog,Duke-ECE-550,1571,3,2023-09-11 01:45:03+00:00,[],None
69,https://github.com/pcornier/coco2.git,2020-02-10 10:55:21+00:00,,0,pcornier/coco2,239489807,Verilog,coco2,2542,3,2022-02-11 03:48:09+00:00,[],None
70,https://github.com/trivedidvijen/SPI-to-I2C-Protocol-Conversion-Using-Verilog.git,2020-02-16 16:25:05+00:00,SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.,1,trivedidvijen/SPI-to-I2C-Protocol-Conversion-Using-Verilog,240924219,Verilog,SPI-to-I2C-Protocol-Conversion-Using-Verilog,253,3,2023-11-08 16:42:43+00:00,[],None
71,https://github.com/xingyuuchen/Pipeline-CPU-mips32.git,2020-03-08 10:11:58+00:00,基于MIPS32指令集（部分指令）的五级流水线CPU。验证方法：使用指令跑通了斐波那契数列（可用寄存器指定项数）。,1,xingyuuchen/Pipeline-CPU-mips32,245791882,Verilog,Pipeline-CPU-mips32,6,3,2022-11-26 00:57:01+00:00,[],None
72,https://github.com/scarv/aes-risc-pipeline.git,2020-03-13 15:21:53+00:00,Ways to accelerate AES in a RISC-like CPU pipeline.,4,scarv/aes-risc-pipeline,247102052,Verilog,aes-risc-pipeline,1703,3,2024-02-21 11:53:12+00:00,[],https://api.github.com/licenses/mit
73,https://github.com/fumimaker/Hello_TangPrimer.git,2020-03-09 08:49:51+00:00,Test samples of FPGA Sipeed TangPrimer,0,fumimaker/Hello_TangPrimer,245985399,Verilog,Hello_TangPrimer,19322,3,2023-12-19 07:07:31+00:00,['fpga'],None
74,https://github.com/KSM479/BIST-Module-for-256x4b-SRAM.git,2020-02-16 04:41:15+00:00,,0,KSM479/BIST-Module-for-256x4b-SRAM,240832361,Verilog,BIST-Module-for-256x4b-SRAM,13,3,2024-04-04 15:15:08+00:00,[],None
75,https://github.com/JB-toriel/MIPS-R2000.git,2020-03-06 18:17:46+00:00,,1,JB-toriel/MIPS-R2000,245488842,Verilog,MIPS-R2000,5197,3,2023-10-05 08:07:30+00:00,[],None
76,https://github.com/jefferie/multi-function-digital-clock.git,2020-02-19 10:04:46+00:00,多功能电子钟，能实现基本走时、 调时调分、 整点报时以及闹钟功能,0,jefferie/multi-function-digital-clock,241588822,Verilog,multi-function-digital-clock,22,3,2022-12-29 10:09:05+00:00,[],None
77,https://github.com/yutongshen/VLSI-Face-Detection-SoC.git,2020-02-14 03:28:08+00:00,,0,yutongshen/VLSI-Face-Detection-SoC,240420193,Verilog,VLSI-Face-Detection-SoC,70676,3,2023-02-23 16:31:14+00:00,[],https://api.github.com/licenses/mit
78,https://github.com/hww/XiBus.git,2020-02-10 19:43:14+00:00,Implementation of NuBus controller with Verilog for Risc5 CPU,1,hww/XiBus,239597798,Verilog,XiBus,2096,3,2022-03-29 16:44:51+00:00,"['nubus-controller', 'nubus', 'risc-v']",https://api.github.com/licenses/mit
79,https://github.com/TheWrangler/bpsk_sin_sim.git,2020-02-25 04:11:10+00:00,使用Xilinx FIR IP核和Matlab FDA Tool工具进行根升余弦滤波器设计和脉冲成型,2,TheWrangler/bpsk_sin_sim,242907023,Verilog,bpsk_sin_sim,11312,3,2023-04-13 06:18:39+00:00,[],None
80,https://github.com/Dhiraj03/MIPSALU_Verilog.git,2020-03-13 08:32:31+00:00,Verilog code for 32-bit ALU in MIPS ISA.,3,Dhiraj03/MIPSALU_Verilog,247023228,Verilog,MIPSALU_Verilog,10,3,2022-10-06 19:19:11+00:00,[],None
81,https://github.com/smita181298/MACUnit.git,2020-03-06 11:06:42+00:00,Multiplier Accumulator unit using booth multiplier and carry select adder,0,smita181298/MACUnit,245398417,Verilog,MACUnit,3,3,2023-10-15 16:11:56+00:00,[],None
82,https://github.com/Aaronzb/e203_opensource.git,2020-02-16 12:41:20+00:00,used to learn rsic-v core,1,Aaronzb/e203_opensource,240889326,Verilog,e203_opensource,9592,3,2023-09-18 12:05:03+00:00,[],None
83,https://github.com/litex-hub/pythondata-cpu-picorv32.git,2020-02-23 02:01:13+00:00,Python module containing verilog files for picorv32 cpu (for use with LiteX).,0,litex-hub/pythondata-cpu-picorv32,242440829,Verilog,pythondata-cpu-picorv32,974,3,2023-10-23 22:05:07+00:00,[],
84,https://github.com/RobertRWu/VGA-Verilog.git,2020-03-01 06:27:43+00:00,A simple VGA interface for FPGA written in verilog.,0,RobertRWu/VGA-Verilog,244098993,Verilog,VGA-Verilog,2,3,2022-11-23 03:53:54+00:00,[],None
85,https://github.com/TomLBZ/EE2026_FinalProject2020S1.git,2020-03-13 15:43:17+00:00,EE 2026 Final Project (Group) 2020 S1,0,TomLBZ/EE2026_FinalProject2020S1,247106433,Verilog,EE2026_FinalProject2020S1,32342,3,2020-09-04 07:25:12+00:00,[],None
86,https://github.com/JustBrenkman/riscv_cpu.git,2020-02-14 21:10:58+00:00,A basic riscv processor designed in system verilog.,1,JustBrenkman/riscv_cpu,240599263,Verilog,riscv_cpu,2507,3,2023-12-01 02:11:43+00:00,[],None
87,https://github.com/wisdom1972/RISCV_in_Efinix_Trion.git,2020-02-18 12:42:01+00:00,How to embedded RISCV MCU into Efinix Trion FPGA,5,wisdom1972/RISCV_in_Efinix_Trion,241358214,Verilog,RISCV_in_Efinix_Trion,4110,3,2021-12-02 06:59:09+00:00,[],None
88,https://github.com/nietzhuang/2019-CIC-Contest---IoT-Data-Filtering.git,2020-03-13 06:09:29+00:00,2019 CIC contest Final topic,0,nietzhuang/2019-CIC-Contest---IoT-Data-Filtering,247000218,Verilog,2019-CIC-Contest---IoT-Data-Filtering,903,3,2023-08-11 14:03:07+00:00,[],None
89,https://github.com/mbekmyrz/lstm.git,2020-03-05 09:36:45+00:00,Scripts for the LSTM project,0,mbekmyrz/lstm,245122044,Verilog,lstm,170,2,2020-05-31 09:44:28+00:00,[],None
90,https://github.com/AMITROY71/DIJKSTRA-S-SHORTEST-PATH-IN-HARDWARE.git,2020-02-22 09:58:56+00:00,,0,AMITROY71/DIJKSTRA-S-SHORTEST-PATH-IN-HARDWARE,242318141,Verilog,DIJKSTRA-S-SHORTEST-PATH-IN-HARDWARE,1145,2,2024-02-29 01:52:28+00:00,[],None
91,https://github.com/Mockingjay1316/MacroMIPS.git,2020-02-20 11:18:58+00:00,,0,Mockingjay1316/MacroMIPS,241865445,Verilog,MacroMIPS,3597,2,2020-07-18 02:55:19+00:00,[],None
92,https://github.com/canesche/hdl_code.git,2020-02-24 15:00:31+00:00,study about verilog language.,0,canesche/hdl_code,242765087,Verilog,hdl_code,150,2,2023-05-01 02:11:52+00:00,[],None
93,https://github.com/Sh-Zh-7/tiny-CPU.git,2020-03-02 02:42:01+00:00,Tiny series: A handwritten CPU of MIPS instruction set.,0,Sh-Zh-7/tiny-CPU,244264359,Verilog,tiny-CPU,2666,2,2022-04-16 02:17:21+00:00,"['tiny-series', 'cpu-model', 'mips-architecture', 'computer-organization']",https://api.github.com/licenses/mit
94,https://github.com/cppbear/FPGA-Project.git,2020-02-08 09:08:07+00:00,南京大学数字电路与数字系统实验课程代码（部分）,1,cppbear/FPGA-Project,239098083,Verilog,FPGA-Project,106239,2,2023-11-08 05:47:27+00:00,[],None
95,https://github.com/dh73/Reactive_Synthesis.git,2020-02-20 05:42:35+00:00,Reactive Synthesis Examples,0,dh73/Reactive_Synthesis,241803344,Verilog,Reactive_Synthesis,17,2,2022-08-23 15:03:15+00:00,[],https://api.github.com/licenses/gpl-3.0
96,https://github.com/ppguo/UCSB-ECE-154A-COMP-ARCH.git,2020-02-19 11:24:37+00:00,6 LABS IN ECE 154A,0,ppguo/UCSB-ECE-154A-COMP-ARCH,241604177,Verilog,UCSB-ECE-154A-COMP-ARCH,17,2,2023-06-02 06:16:17+00:00,[],None
97,https://github.com/MrNullPointer/BIST-Implementation.git,2020-03-02 20:20:17+00:00,"Designed and implemented the DFT tool in Verilog to add BIST capabilities to any given digital circuit. The components Pattern Generator (PG), Response analyzer (RA), and the BIST controller were designed to form a complete BIST circuit. The implementation of BIST circuitry was carried out on an Arithmetic Unit.",2,MrNullPointer/BIST-Implementation,244466833,Verilog,BIST-Implementation,661,2,2021-10-16 11:30:55+00:00,[],None
98,https://github.com/sensille/conan_fpga.git,2020-02-16 18:02:51+00:00,FPGA HDL for conan fpga board with klipper,0,sensille/conan_fpga,240939364,Verilog,conan_fpga,472,2,2024-01-07 15:31:01+00:00,[],None
99,https://github.com/nehaprabhu1718/Simple-Verilog---Lab2.git,2020-03-02 19:17:02+00:00,"This project is a part of my CS233 class (Computer Architecture). Here, I built a simple working ALU using Verilog. ",0,nehaprabhu1718/Simple-Verilog---Lab2,244454648,Verilog,Simple-Verilog---Lab2,118,2,2024-01-27 05:14:17+00:00,[],None
100,https://github.com/vanjoe/ORCA.git,2020-03-02 17:30:34+00:00,,4,vanjoe/ORCA,244432840,Verilog,ORCA,7728,2,2020-04-03 06:23:30+00:00,[],
101,https://github.com/z80-ro/verilog-tests.git,2020-03-13 21:48:29+00:00,Tests with verilog ,0,z80-ro/verilog-tests,247167016,Verilog,verilog-tests,11,2,2022-12-03 03:07:27+00:00,[],None
102,https://github.com/osafune/usjtag.git,2020-03-03 17:44:43+00:00,USB-Serial to Soft core JTAG I/O,2,osafune/usjtag,244702381,Verilog,usjtag,144,2,2021-01-03 19:19:57+00:00,[],https://api.github.com/licenses/mit
103,https://github.com/dh73/Model_Checking_Labs.git,2020-02-13 19:42:49+00:00,"Toy Examples for Model Checking (FPV, Formal, Static Verification, etc)",0,dh73/Model_Checking_Labs,240346150,Verilog,Model_Checking_Labs,5056,2,2022-07-02 23:12:56+00:00,[],https://api.github.com/licenses/gpl-3.0
104,https://github.com/abinayg/verilog_examples.git,2020-02-12 16:05:20+00:00,"This folder contains all the basic design units such as mux, decoders and many more which can be used for building up some complex digital systems. This is my personal project and will be adding a lot more down the road.",0,abinayg/verilog_examples,240055356,Verilog,verilog_examples,26,2,2021-09-30 08:37:28+00:00,[],None
105,https://github.com/SHIELDJY/ZhixinTongde_WJ100.git,2020-03-03 07:55:42+00:00,GitHub repository for Tongji Uni. Team Zhixin Tongde based on WJ100 FPGA,0,SHIELDJY/ZhixinTongde_WJ100,244574729,Verilog,ZhixinTongde_WJ100,535564,2,2020-09-03 06:15:46+00:00,[],https://api.github.com/licenses/apache-2.0
106,https://github.com/meghnamandava/Bit-Fusion-Analysis.git,2020-02-15 23:03:47+00:00,,1,meghnamandava/Bit-Fusion-Analysis,240800257,Verilog,Bit-Fusion-Analysis,61,2,2024-04-02 12:41:57+00:00,[],None
107,https://github.com/JianmingTONG/Activation-Func.git,2020-03-07 02:20:31+00:00,Activation Func,0,JianmingTONG/Activation-Func,245553545,Verilog,Activation-Func,613,2,2023-10-26 20:00:36+00:00,[],None
108,https://github.com/ToufiqurChowdhury/DMFB-Train-Transportation-FPGA-App.git,2020-02-09 05:43:31+00:00,Interface Microcontroller Design and Prototype Demo in FPGA/ALTERA DE2 board for DMFB Train-like Mass Transportation,0,ToufiqurChowdhury/DMFB-Train-Transportation-FPGA-App,239253566,Verilog,DMFB-Train-Transportation-FPGA-App,960,2,2022-06-09 20:13:45+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/trifling-mips/trifling-mips.git,2020-02-26 14:26:13+00:00,a trifling mips implementation.,0,trifling-mips/trifling-mips,243282051,Verilog,trifling-mips,12839,2,2023-02-13 15:25:10+00:00,[],https://api.github.com/licenses/mit
110,https://github.com/anand873/DigitalVLSI.git,2020-02-10 13:20:24+00:00,"This repository consists of verilog codes for Digital VLSI Lab (EC39004), IIT KGP.",0,anand873/DigitalVLSI,239516744,Verilog,DigitalVLSI,1090,2,2023-01-15 13:21:51+00:00,"['shifter', 'finite-state-machine', 'multiplier', 'booth-multiplier', 'pipeline']",None
111,https://github.com/grantbreaksthings/gcap.git,2020-02-23 10:07:37+00:00,,0,grantbreaksthings/gcap,242494522,Verilog,gcap,67,2,2022-10-29 09:18:39+00:00,[],None
112,https://github.com/mxmtar/isoiec7816.git,2020-02-27 07:41:08+00:00,,0,mxmtar/isoiec7816,243460073,Verilog,isoiec7816,4,2,2021-05-05 17:03:48+00:00,[],None
113,https://github.com/alvislin/CortexM3_SoC.git,2020-02-20 04:44:24+00:00,,9,alvislin/CortexM3_SoC,241795192,,CortexM3_SoC,6210,2,2023-09-07 07:27:56+00:00,[],None
114,https://github.com/go4retro/PhantomRAM.git,2020-03-02 03:14:31+00:00,,0,go4retro/PhantomRAM,244269474,Verilog,PhantomRAM,21,2,2023-01-28 19:53:33+00:00,[],None
115,https://github.com/mbekmyrz/max-number-finder.git,2020-03-04 17:16:31+00:00,IC Design Project in Verilog.,0,mbekmyrz/max-number-finder,244959696,Verilog,max-number-finder,1857,2,2020-05-31 09:44:33+00:00,[],None
116,https://github.com/FakeNameSE/fpga_accelerator.git,2020-03-05 00:21:09+00:00,Final Project for CS 241 Honors,0,FakeNameSE/fpga_accelerator,245032140,Verilog,fpga_accelerator,795,2,2020-09-04 04:45:32+00:00,"['fpga', 'kernel-module']",None
117,https://github.com/achen173/Modeling_Embedding_Systems.git,2020-02-22 00:52:27+00:00,UMASS ECE597,0,achen173/Modeling_Embedding_Systems,242256939,Verilog,Modeling_Embedding_Systems,3590,2,2020-03-07 20:01:34+00:00,[],None
118,https://github.com/pgroup-usc/edge-centric-graph-processing.git,2020-03-02 23:44:05+00:00,,1,pgroup-usc/edge-centric-graph-processing,244499633,Verilog,edge-centric-graph-processing,32,2,2022-05-19 15:56:54+00:00,[],None
119,https://github.com/secworks/chaskey.git,2020-03-04 16:30:06+00:00,Verilog implementation of the Chaskey lightweight message authentication code (MAC) function.,2,secworks/chaskey,244949708,Verilog,chaskey,52,2,2022-06-06 06:54:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
120,https://github.com/victor-espinoza/32_Bit_Pipelined_RISC_Processor.git,2020-02-08 00:48:27+00:00,32-Bit Pipelined Reduced Instruction Set Computer (RISC) processor in Verilog along with sorting code written in Assembly.,0,victor-espinoza/32_Bit_Pipelined_RISC_Processor,239048132,Verilog,32_Bit_Pipelined_RISC_Processor,5568,2,2023-01-31 12:01:10+00:00,[],None
121,https://github.com/alanswx/Arcade-Tempest_MiSTer.git,2020-02-07 23:32:41+00:00,,0,alanswx/Arcade-Tempest_MiSTer,239040926,Verilog,Arcade-Tempest_MiSTer,426,2,2022-09-18 23:16:53+00:00,[],None
122,https://github.com/wjdwls0630/khu_sensor.git,2020-02-11 09:40:32+00:00,"khu_sensor (MPR121, ADS1292)",1,wjdwls0630/khu_sensor,239725707,Verilog,khu_sensor,906264,2,2023-04-12 02:02:20+00:00,[],None
123,https://github.com/tan14007/HWSynQuiz2020.git,2020-03-09 16:19:25+00:00,Editorial and Answer for 2110363 Hardware Synthesis Lab (2019/2),0,tan14007/HWSynQuiz2020,246084606,Verilog,HWSynQuiz2020,7544,2,2022-01-11 13:31:11+00:00,[],https://api.github.com/licenses/gpl-3.0
124,https://github.com/cassiersg/present_hpc.git,2020-02-11 18:31:57+00:00,Masked PRESENT harwdare implementation using the HPC masking scheme,0,cassiersg/present_hpc,239835113,Verilog,present_hpc,10,1,2023-06-30 14:36:30+00:00,[],None
125,https://github.com/AkiMiyazawa/Light-Cycles.git,2020-02-20 10:34:06+00:00,"Light Cycles is a 2-player game inspired by the 1982 arcade game, Tron, implemented on the FPGA.",1,AkiMiyazawa/Light-Cycles,241856990,Verilog,Light-Cycles,17,1,2020-02-20 11:14:51+00:00,[],None
126,https://github.com/zhb2000/ComputerOrganizationExperiment.git,2020-03-02 03:03:49+00:00,计算机组成与设计课程实验,0,zhb2000/ComputerOrganizationExperiment,244267839,Verilog,ComputerOrganizationExperiment,915,1,2022-03-30 07:55:30+00:00,"['verilog', 'computer-organization']",None
127,https://github.com/begumcelik/automated-teller-machine-design.git,2020-03-04 22:11:48+00:00,Automated Teller Machine (ATM) designed using Verilog and implemented on the BASYS FPGA board,2,begumcelik/automated-teller-machine-design,245014661,Verilog,automated-teller-machine-design,25,1,2023-04-14 17:22:44+00:00,[],None
128,https://github.com/marqs85/ic_frontends.git,2020-03-11 19:00:41+00:00,,0,marqs85/ic_frontends,246656624,Verilog,ic_frontends,40,1,2022-03-15 22:55:32+00:00,[],None
129,https://github.com/masterCopipaster/ask_rcv.git,2020-02-18 13:40:58+00:00,ASK receiver on FPGA CycloneII,0,masterCopipaster/ask_rcv,241370706,Verilog,ask_rcv,3818,1,2023-11-04 15:16:17+00:00,[],None
130,https://github.com/victor-espinoza/16_Bit_RISC_Register_Files.git,2020-02-08 00:12:55+00:00,Register File implemented using Verilog.,0,victor-espinoza/16_Bit_RISC_Register_Files,239044897,Verilog,16_Bit_RISC_Register_Files,2004,1,2022-08-13 02:01:46+00:00,[],None
131,https://github.com/janFrancoo/Verilog-Lib.git,2020-03-02 21:02:12+00:00,My verilog code store & examples,0,janFrancoo/Verilog-Lib,244474605,Verilog,Verilog-Lib,6746,1,2021-09-30 08:38:47+00:00,"['verilog', 'verilog-library', 'arithmetic-computation']",None
132,https://github.com/jhpark1013/image_rotator.git,2020-03-06 01:34:39+00:00,FPGA project for rotating AXI stream images.,1,jhpark1013/image_rotator,245304965,Verilog,image_rotator,750,1,2021-02-27 15:41:40+00:00,[],None
133,https://github.com/nus-wira/EE2026-FPGA-Project.git,2020-03-09 06:39:35+00:00,Sound & Entertainment System built using Verilog,1,nus-wira/EE2026-FPGA-Project,245961821,Verilog,EE2026-FPGA-Project,2437,1,2024-03-21 20:27:07+00:00,"['verilog', 'tetris', 'pong', 'basys3', 'pmod']",https://api.github.com/licenses/mit
134,https://github.com/DillonHeinen/Decoder-and-Multiplexer.git,2020-02-14 18:53:07+00:00,Decoder and multiplexer in verilog with testbenches and constraint files,0,DillonHeinen/Decoder-and-Multiplexer,240577922,Verilog,Decoder-and-Multiplexer,10,1,2022-05-23 03:45:22+00:00,[],None
135,https://github.com/JAMBD/ice_pdm.git,2020-02-16 21:19:52+00:00,,0,JAMBD/ice_pdm,240967624,Verilog,ice_pdm,249,1,2020-06-28 17:13:26+00:00,[],None
136,https://github.com/zeroeth/alchitry_cu_ripple_example.git,2020-02-12 02:48:48+00:00,A hello world for the Alchitry CU ice40 fpga board. Should work with any verilog friendly compiler and a board with some LEDS. Built using APIO and the Symbiflow Icestorm toolchain,0,zeroeth/alchitry_cu_ripple_example,239913146,Verilog,alchitry_cu_ripple_example,4,1,2020-02-13 06:25:38+00:00,[],None
137,https://github.com/cebarobot/UCAS-Experiments-of-Digital-Circuits.git,2020-02-16 07:49:40+00:00,数字电路实验课 2019秋季 UCAS,2,cebarobot/UCAS-Experiments-of-Digital-Circuits,240852348,Verilog,UCAS-Experiments-of-Digital-Circuits,814,1,2021-08-11 15:40:52+00:00,[],https://api.github.com/licenses/mit
138,https://github.com/QPham-H/Artifical-Neural-Network-on-FPGA.git,2020-02-27 08:11:00+00:00,"UIUC's ECE 385. Coded from scratch, a single layer neural network within a Field Programmable Gate Array (in Verilog code) as a proof of concept that it can be trained on any image in real time. The program was robust enough to be able to detect whether a person was smiling or not in from the camera.",0,QPham-H/Artifical-Neural-Network-on-FPGA,243465338,Verilog,Artifical-Neural-Network-on-FPGA,1892,1,2022-04-13 05:58:24+00:00,[],None
139,https://github.com/0x6770/DECA_5.git,2020-02-24 14:44:36+00:00,,0,0x6770/DECA_5,242761252,Verilog,DECA_5,3011,1,2022-01-03 18:42:21+00:00,[],None
140,https://github.com/Eri-Gutierrez/CSE401-Lab6.git,2020-02-24 06:36:33+00:00,Lab 6 Files and Pictures,0,Eri-Gutierrez/CSE401-Lab6,242664316,Verilog,CSE401-Lab6,289,1,2020-03-16 01:08:01+00:00,[],None
141,https://github.com/selvaruban-johnson/verilog-project.git,2020-02-22 17:10:50+00:00,,0,selvaruban-johnson/verilog-project,242379847,Verilog,verilog-project,6,1,2020-07-09 10:24:47+00:00,[],None
142,https://github.com/mostofashakib/Autonomous_Hardware_Delivery_Rover.git,2020-02-23 04:58:46+00:00,"This is an implementation of an autonomous hardware delivery rover using a IPS sensor, magnetic robotic hands, RGB color sensor, Basys3 board, H-Bridge for ECE 3331 - Project Lab 1.",0,mostofashakib/Autonomous_Hardware_Delivery_Rover,242459180,Verilog,Autonomous_Hardware_Delivery_Rover,12376,1,2022-02-01 14:57:02+00:00,[],https://api.github.com/licenses/gpl-3.0
143,https://github.com/Linyxus/accumulator-verilog.git,2020-02-25 11:07:54+00:00,A simple accumulator written in Verilog.,0,Linyxus/accumulator-verilog,242979853,Verilog,accumulator-verilog,9,1,2023-09-08 18:52:02+00:00,[],https://api.github.com/licenses/mit
144,https://github.com/yifanzhu1592/Trinity-Digital-Logic-Design.git,2020-02-19 20:14:41+00:00,"The programs I wrote in the course ""Digital Logic Design"" at Trinity",0,yifanzhu1592/Trinity-Digital-Logic-Design,241716001,Verilog,Trinity-Digital-Logic-Design,18,1,2020-12-04 13:30:27+00:00,[],None
145,https://github.com/nju-mips/workbench.git,2020-02-29 05:23:43+00:00,"Workbench of nju-mips, this repo implements a ready-to-work framework for CPU development. It uses differential testing to help find implementation bugs.",3,nju-mips/workbench,243909947,Verilog,workbench,353,1,2022-03-14 13:30:00+00:00,"['differential-testing', 'noop', 'mips', 'sbt', 'chisel', 'chisel3', 'verilator', 'vivado', 'soc', 'uncore', 'core']",
146,https://github.com/woodrowb96/FPGA-Soc-Digital-Storage-Oscilloscope.git,2020-02-20 01:02:07+00:00,,0,woodrowb96/FPGA-Soc-Digital-Storage-Oscilloscope,241762296,Verilog,FPGA-Soc-Digital-Storage-Oscilloscope,1756,1,2022-06-23 00:40:41+00:00,[],None
147,https://github.com/MiSTer-devel/Arcade-BlackWidow_MiSTer.git,2020-02-16 23:34:06+00:00,Atari Black Widow Vector on MiSTer,5,MiSTer-devel/Arcade-BlackWidow_MiSTer,240983520,Verilog,Arcade-BlackWidow_MiSTer,5324,1,2021-09-15 21:33:31+00:00,[],https://api.github.com/licenses/gpl-3.0
148,https://github.com/ladmanj/rgbi2lcd.git,2020-03-07 16:35:20+00:00,ZX Spectrum RGBI output to 640x480 LCD screen convertor,0,ladmanj/rgbi2lcd,245668002,Verilog,rgbi2lcd,4037,1,2021-08-19 15:54:33+00:00,[],None
149,https://github.com/DhruvkBhatt/mips-single-cycle.git,2020-03-13 19:07:08+00:00,This contain mips single cycle code,0,DhruvkBhatt/mips-single-cycle,247143840,Verilog,mips-single-cycle,13,1,2023-08-12 15:35:38+00:00,[],None
150,https://github.com/anirs1017/CSE590_8Bit_Microprocessor.git,2020-02-08 17:10:36+00:00,8 Bit Microprocessor design using Xilinx. ,0,anirs1017/CSE590_8Bit_Microprocessor,239170886,Verilog,CSE590_8Bit_Microprocessor,97,1,2020-12-09 02:24:14+00:00,[],None
151,https://github.com/RobertRWu/Multi-Cycle-CPU.git,2020-03-01 06:02:28+00:00,A simple multi-cycle CPU with 54 instructions based on MIPS architecture.,0,RobertRWu/Multi-Cycle-CPU,244096245,Verilog,Multi-Cycle-CPU,466,1,2021-09-27 02:47:28+00:00,[],None
152,https://github.com/ARF1939261764/RISCV_CPU.git,2020-02-21 07:38:23+00:00,我的毕业设计,2,ARF1939261764/RISCV_CPU,242081393,Verilog,RISCV_CPU,4161,1,2021-01-29 14:01:01+00:00,[],None
153,https://github.com/YN-Zheng/CPU-Simulation-for-CA-course.git,2020-03-12 07:47:23+00:00,For Computer Architecture exercise session,0,YN-Zheng/CPU-Simulation-for-CA-course,246773513,Verilog,CPU-Simulation-for-CA-course,5104,1,2020-07-14 18:48:54+00:00,[],None
154,https://github.com/salmeenessam/mips-single-cycle.git,2020-03-10 20:06:55+00:00,Single Cycle MIPS (Verilog),0,salmeenessam/mips-single-cycle,246397139,Verilog,mips-single-cycle,7,1,2020-03-10 20:54:50+00:00,[],None
155,https://github.com/MrNullPointer/8-bit-Microprocessor.git,2020-03-02 20:57:18+00:00,Design and Implementation an 8-bit Microprocessor in Verilog. The design utilized sixteen 8-bit registers and one accumulator register. The data path was designed in a non-pipelined fashion. ModelSim was leveraged as a simulation environment for design.,0,MrNullPointer/8-bit-Microprocessor,244473762,Verilog,8-bit-Microprocessor,5,1,2020-03-02 20:59:01+00:00,[],None
156,https://github.com/betrusted-io/gateware-ci.git,2020-03-11 14:12:22+00:00,CI skeleton for building gateware,1,betrusted-io/gateware-ci,246589491,Verilog,gateware-ci,84,1,2023-06-04 10:17:35+00:00,[],
157,https://github.com/victor-espinoza/32_Bit_RISC_Register_File.git,2020-02-08 00:41:27+00:00,Register File using Verilog ,0,victor-espinoza/32_Bit_RISC_Register_File,239047525,Verilog,32_Bit_RISC_Register_File,1908,1,2022-03-22 08:27:02+00:00,[],None
158,https://github.com/DhruvkBhatt/non_restoring_divider.git,2020-03-12 19:18:05+00:00,Verilog code for non restoring divider,0,DhruvkBhatt/non_restoring_divider,246913262,Verilog,non_restoring_divider,9,1,2023-08-12 15:35:28+00:00,[],None
159,https://github.com/neolixia/SUSTech-RISC-V-MCU.git,2020-03-08 04:17:57+00:00,For RISC-V MCU development,1,neolixia/SUSTech-RISC-V-MCU,245750585,Verilog,SUSTech-RISC-V-MCU,43129,1,2020-04-21 12:42:33+00:00,[],None
160,https://github.com/cornell-ece5745/ece5745-S05-srams.git,2020-02-28 05:17:47+00:00,Section 05: SRAM Generators,0,cornell-ece5745/ece5745-S05-srams,243684321,Verilog,ece5745-S05-srams,394,1,2023-11-07 18:10:39+00:00,[],None
161,https://github.com/zwm/dcmi.git,2020-03-07 04:23:05+00:00,,0,zwm/dcmi,245567488,Verilog,dcmi,40,1,2023-07-18 01:11:00+00:00,[],None
162,https://github.com/tymcgrew/EEPROM_Data_Logger.git,2020-03-12 21:16:25+00:00,6kHz 8-bit data logger using SPI ADC & I2C EEPROM with an FPGA,0,tymcgrew/EEPROM_Data_Logger,246932404,Verilog,EEPROM_Data_Logger,10490,1,2024-03-08 08:00:12+00:00,[],None
163,https://github.com/thewonderidiot/cdu.git,2020-02-15 05:52:09+00:00,,0,thewonderidiot/cdu,240652765,Verilog,cdu,75650,1,2023-12-02 21:22:56+00:00,[],https://api.github.com/licenses/mit
164,https://github.com/blendid3/ECE260B_mini_proj.git,2020-02-20 05:11:15+00:00,,0,blendid3/ECE260B_mini_proj,241799012,Verilog,ECE260B_mini_proj,30936,1,2020-02-23 22:39:27+00:00,[],None
165,https://github.com/StefanGheorghe996/Complex-Numbers-Multiplier.git,2020-03-06 07:56:22+00:00,Master - First Year - Second Semester - HDL Project,0,StefanGheorghe996/Complex-Numbers-Multiplier,245360916,Verilog,Complex-Numbers-Multiplier,10945,1,2021-05-13 22:28:24+00:00,[],https://api.github.com/licenses/mit
166,https://github.com/narcis4/vga-controller.git,2020-03-13 07:51:07+00:00,,1,narcis4/vga-controller,247015843,Verilog,vga-controller,271,1,2020-10-01 08:04:50+00:00,[],None
167,https://github.com/hetsthr/Verilog-Project.git,2020-02-13 21:30:30+00:00,,0,hetsthr/Verilog-Project,240366450,Verilog,Verilog-Project,9,1,2021-05-13 22:16:14+00:00,[],None
168,https://github.com/yarair/yara.git,2020-02-25 23:54:19+00:00,,0,yarair/yara,243128158,Verilog,yara,11,1,2020-11-27 15:53:25+00:00,[],None
169,https://github.com/Yan-Zhang-Yi/source_code.git,2020-02-27 10:14:35+00:00,,0,Yan-Zhang-Yi/source_code,243489692,Verilog,source_code,11,1,2023-08-03 17:03:26+00:00,[],None
170,https://github.com/Eri-Gutierrez/CSE401-Lab3.git,2020-02-23 20:30:53+00:00,Lab 3 Files and Pictures,0,Eri-Gutierrez/CSE401-Lab3,242586074,Verilog,CSE401-Lab3,144,1,2020-03-16 01:07:09+00:00,[],None
171,https://github.com/Eri-Gutierrez/CSE401-Lab4.git,2020-02-24 06:02:33+00:00,Lab 4 Files and Pictures,0,Eri-Gutierrez/CSE401-Lab4,242658886,Verilog,CSE401-Lab4,255,1,2020-03-16 01:07:26+00:00,[],None
172,https://github.com/abdkgd/FPGA-Combinational-and-Sequential-Logic-Circuit-Trainer.git,2020-02-17 20:36:15+00:00,"This is the software part of the ""FPGA Combinational and Sequential Logic Circuit Trainer"" Tutorial. Kindly download all the files that here Enjoy! Project by: ""Biaco, Raylyn"", ""Bragais, Derrick Martin"" and ""Esma, Jeffrey"".",0,abdkgd/FPGA-Combinational-and-Sequential-Logic-Circuit-Trainer,241202699,Verilog,FPGA-Combinational-and-Sequential-Logic-Circuit-Trainer,162,1,2020-10-12 20:56:03+00:00,[],None
173,https://github.com/mircodemarchi/MasterDegree.git,2020-02-22 21:51:39+00:00,Master's degree in Computer Science and Engineering Projects,1,mircodemarchi/MasterDegree,242416789,Verilog,MasterDegree,1892,1,2023-05-24 02:56:24+00:00,[],None
174,https://github.com/source-droid/one_bit_comparator.git,2020-02-09 05:39:44+00:00,"Verilog HDL, FPGA, NEXYS 4DDR",0,source-droid/one_bit_comparator,239253190,Verilog,one_bit_comparator,54,1,2022-05-23 03:59:49+00:00,[],None
175,https://github.com/PineXmas/ECE540_Proj_02_Rojobot.git,2020-02-07 04:52:14+00:00,,0,PineXmas/ECE540_Proj_02_Rojobot,238846374,Verilog,ECE540_Proj_02_Rojobot,4014,1,2020-11-11 00:05:48+00:00,[],None
176,https://github.com/mcupro/Simple-ILA.git,2020-02-25 08:15:54+00:00,"This is an Integrated Logic Analyzer,update to PC via UART and generated .VCD file for GTKWAVE.",0,mcupro/Simple-ILA,242945824,Verilog,Simple-ILA,141,1,2022-04-29 23:02:40+00:00,[],None
177,https://github.com/ameetgohil/usb_uart_tinybx.git,2020-02-18 03:26:21+00:00,working usb uart on tinyfpga bx,0,ameetgohil/usb_uart_tinybx,241263171,Verilog,usb_uart_tinybx,28,1,2022-07-02 23:26:57+00:00,[],https://api.github.com/licenses/unlicense
178,https://github.com/litex-hub/pythondata-cpu-mor1kx.git,2020-02-23 02:01:17+00:00,Python module containing verilog files for mor1kx cpu (for use with LiteX).,0,litex-hub/pythondata-cpu-mor1kx,242440835,Verilog,pythondata-cpu-mor1kx,1897,1,2022-01-10 18:04:18+00:00,[],https://api.github.com/licenses/mpl-2.0
179,https://github.com/pvlkhm/MIPS-CPU.git,2020-02-20 12:45:30+00:00,"MIPS CPU [PIPELINE, CACHE, INTERRUPT]",0,pvlkhm/MIPS-CPU,241881839,Verilog,MIPS-CPU,6031,1,2024-03-26 11:49:54+00:00,[],None
180,https://github.com/DhruvkBhatt/16_bit_mips_single_cycle.git,2020-03-09 17:27:41+00:00,Code contains 16 bits mips single cycle,0,DhruvkBhatt/16_bit_mips_single_cycle,246099344,Verilog,16_bit_mips_single_cycle,12,1,2023-08-12 15:35:39+00:00,[],None
181,https://github.com/BeeMan3/ECE_474.git,2020-02-20 01:50:59+00:00,Projects for VLSI System Design,0,BeeMan3/ECE_474,241769339,Verilog,ECE_474,5891,1,2020-12-16 02:23:06+00:00,[],None
182,https://github.com/GhazaleZe/Verilog-Codes.git,2020-03-11 07:06:37+00:00,Simple codes for FPGA,0,GhazaleZe/Verilog-Codes,246499309,Verilog,Verilog-Codes,10,1,2021-12-06 09:28:04+00:00,"['verilog-codes', 'fpga', 'modular']",None
183,https://github.com/Gogomoe/SUSTech_CS202_works.git,2020-03-01 03:31:17+00:00,Solutions of exercises in Computer Organization in SUSTech.,1,Gogomoe/SUSTech_CS202_works,244080239,Verilog,SUSTech_CS202_works,6880,1,2023-06-07 06:32:30+00:00,['sustech'],None
184,https://github.com/Eri-Gutierrez/CSE401-Lab1.git,2020-02-20 04:34:56+00:00,Lab 1 Files and Pictures,0,Eri-Gutierrez/CSE401-Lab1,241793827,Verilog,CSE401-Lab1,82,1,2020-03-16 01:06:25+00:00,[],None
185,https://github.com/zigon15/RiscyZiglerCPU.git,2020-02-24 05:21:49+00:00,Multicycle RISC-V CPU,0,zigon15/RiscyZiglerCPU,242653105,Verilog,RiscyZiglerCPU,136,1,2021-04-02 07:59:25+00:00,['multicycle-risc-v-cpu'],None
186,https://github.com/source-droid/2-bit-Adder-gate-level-modeling.git,2020-02-09 05:41:14+00:00,"Verilog HDL, FPGA, NEXYS 4DDR",0,source-droid/2-bit-Adder-gate-level-modeling,239253355,Verilog,2-bit-Adder-gate-level-modeling,71,1,2022-05-23 03:59:48+00:00,[],None
187,https://github.com/unal-edigital2-2019-2/work03-lm32-grupo-1.git,2020-02-10 12:47:08+00:00,work03-lm32-grupo-1 created by GitHub Classroom,0,unal-edigital2-2019-2/work03-lm32-grupo-1,239510098,Verilog,work03-lm32-grupo-1,7680,1,2021-07-08 01:38:42+00:00,[],None
188,https://github.com/dimitris-lagos/Vga-Keyboard_FPGA-Controller.git,2020-02-12 17:30:59+00:00,,0,dimitris-lagos/Vga-Keyboard_FPGA-Controller,240073455,Verilog,Vga-Keyboard_FPGA-Controller,200,1,2023-01-19 06:27:01+00:00,[],None
189,https://github.com/yadzad/Pipelined-MIPS.git,2020-03-12 12:24:19+00:00,5-stage Pipelined MIPS Processor Implemented by Verilog HDL(Include Bypass and Stall),0,yadzad/Pipelined-MIPS,246827727,,Pipelined-MIPS,1627,1,2021-03-18 16:24:08+00:00,[],None
190,https://github.com/alexgalayda/PLD_lab.git,2020-03-01 17:04:17+00:00,My awesome PLG labs,0,alexgalayda/PLD_lab,244189156,Verilog,PLD_lab,75,1,2020-05-31 21:17:47+00:00,[],None
191,https://github.com/crusader2000/2stage-processor.git,2020-02-17 16:19:10+00:00,Code for the assignment,0,crusader2000/2stage-processor,241152668,Verilog,2stage-processor,62,1,2022-06-23 19:28:08+00:00,[],None
192,https://github.com/Eri-Gutierrez/CSE401-Lab2.git,2020-02-20 04:46:21+00:00,Lab 2 Files and Pictures,0,Eri-Gutierrez/CSE401-Lab2,241795505,Verilog,CSE401-Lab2,150,1,2020-03-16 01:06:53+00:00,[],None
193,https://github.com/yih108321040/README_yh-tw.md.git,2020-03-03 14:13:17+00:00,,0,yih108321040/README_yh-tw.md,244653748,Verilog,README_yh-tw.md,13,1,2021-01-15 03:46:08+00:00,[],None
194,https://github.com/mcupro/simple_dds.git,2020-02-25 07:36:18+00:00,A simple DDS generator in verilog ,0,mcupro/simple_dds,242938608,Verilog,simple_dds,4,1,2022-04-29 23:02:25+00:00,[],None
195,https://github.com/tamsri/RPN-Calculator.git,2020-02-10 21:15:57+00:00,A Reverse Polish Notation Calculator in Verilog,0,tamsri/RPN-Calculator,239614933,Verilog,RPN-Calculator,896,1,2021-11-02 12:50:33+00:00,[],None
196,https://github.com/YC-Vertex/GroundZero.git,2020-02-18 12:07:59+00:00,A FPGA implementation of nand2tetris HACK machine,0,YC-Vertex/GroundZero,241351499,Verilog,GroundZero,6,1,2023-05-05 02:44:57+00:00,[],https://api.github.com/licenses/mit
197,https://github.com/timeo-schmidt/MU0-CPU-Design.git,2020-02-17 13:09:41+00:00,,0,timeo-schmidt/MU0-CPU-Design,241110436,Verilog,MU0-CPU-Design,15311,1,2020-08-26 09:30:51+00:00,[],None
198,https://github.com/litex-hub/pythondata-cpu-lm32.git,2020-02-23 02:01:10+00:00,Python module containing verilog files for lm32 cpu (for use with LiteX).,1,litex-hub/pythondata-cpu-lm32,242440824,Verilog,pythondata-cpu-lm32,248,1,2022-01-10 18:04:14+00:00,[],https://api.github.com/licenses/epl-1.0
199,https://github.com/DhruvkBhatt/Booth_multiplication.git,2020-03-12 17:48:51+00:00,Verilog code for booth multiplier,0,DhruvkBhatt/Booth_multiplication,246897147,Verilog,Booth_multiplication,15,1,2023-08-12 15:35:30+00:00,[],None
200,https://github.com/source-droid/Full_Adder.git,2020-02-09 05:36:20+00:00,"Verilog HDL, FPGA, NEXYS 4DDR",0,source-droid/Full_Adder,239252888,Verilog,Full_Adder,58,1,2022-05-23 03:59:51+00:00,[],None
201,https://github.com/AaronTYin/O-HDL-ComputerForm_lab.git,2020-02-28 12:58:05+00:00,ComputerForm_lab,0,AaronTYin/O-HDL-ComputerForm_lab,243762869,Verilog,O-HDL-ComputerForm_lab,1033,1,2022-06-23 20:27:31+00:00,[],https://api.github.com/licenses/gpl-3.0
202,https://github.com/tkingr/gr8b0nd_multicycle.git,2020-03-04 18:31:49+00:00,An attempt at CPE 480 Project 2,2,tkingr/gr8b0nd_multicycle,244975205,Verilog,gr8b0nd_multicycle,206,1,2020-03-17 02:17:26+00:00,[],None
203,https://github.com/jerry-jho/amber_modern.git,2020-02-22 14:57:15+00:00,OpenSource ARM on FPGA,1,jerry-jho/amber_modern,242359768,Verilog,amber_modern,869,1,2020-04-24 12:38:05+00:00,[],None
204,https://github.com/bdzanko17/FPGA-Bridge.git,2020-02-11 21:54:40+00:00,FPGA implementation of network bridge,0,bdzanko17/FPGA-Bridge,239872551,Verilog,FPGA-Bridge,58306,1,2024-03-18 11:12:49+00:00,[],None
205,https://github.com/crusader2000/verilog_integration.git,2020-03-10 14:45:11+00:00,,0,crusader2000/verilog_integration,246327327,,verilog_integration,103,1,2022-06-23 19:28:15+00:00,[],None
206,https://github.com/asanaullah/mem-re.git,2020-03-11 00:15:43+00:00,A Research-Centric Open Source DDR3 Controller,1,asanaullah/mem-re,246436173,Verilog,mem-re,270,1,2021-01-17 02:17:13+00:00,[],None
207,https://github.com/gengyw15/Pipeline-Proccessor-.git,2020-02-17 10:48:53+00:00,Course Project: Realized 32-bit MIPS pipeline processor design and applied it on FGPA,0,gengyw15/Pipeline-Proccessor-,241083869,Verilog,Pipeline-Proccessor-,30,1,2023-05-19 10:52:38+00:00,[],None
208,https://github.com/myoan/td4.git,2020-03-01 09:00:28+00:00,td4 verilog HLD development,1,myoan/td4,244117274,Verilog,td4,9,1,2022-06-29 21:53:59+00:00,[],None
209,https://github.com/AaronTYin/O-HDL-VLSI_lab.git,2020-02-28 12:46:52+00:00,VLSI_lab,0,AaronTYin/O-HDL-VLSI_lab,243760816,Verilog,O-HDL-VLSI_lab,3233,1,2022-06-23 20:26:36+00:00,[],https://api.github.com/licenses/gpl-3.0
210,https://github.com/jmajer/iCEBcom.git,2020-02-19 09:11:10+00:00,,0,jmajer/iCEBcom,241578161,Verilog,iCEBcom,193,1,2021-03-29 10:35:49+00:00,[],https://api.github.com/licenses/gpl-3.0
211,https://github.com/Quarkstar/MIPS-C3.git,2020-02-21 09:45:17+00:00,,0,Quarkstar/MIPS-C3,242105352,Verilog,MIPS-C3,19,1,2023-03-10 07:16:50+00:00,[],https://api.github.com/licenses/mit
212,https://github.com/aaronrjmanj/verilog.git,2020-02-22 17:30:02+00:00,This is my HDL code page which I started to showcase my coding skills and documenting my work for future reference. I am pursuing my master's at Texas A&M University (2019-21). I am looking forward to be a verification engineer. If you have any doubts you are welcomed to email me @ arunraja08@gmail.com,0,aaronrjmanj/verilog,242382665,Verilog,verilog,581,1,2023-03-25 16:22:47+00:00,"['hdl', 'verilo', 'verilog-project', 'verilog-code', 'modelsim', 'questasim', 'gvim', 'verification']",None
213,https://github.com/Eri-Gutierrez/CSE401-Lab5.git,2020-02-24 06:14:32+00:00,Lab 5 Files and Pictures,0,Eri-Gutierrez/CSE401-Lab5,242660722,Verilog,CSE401-Lab5,259,1,2020-03-16 01:07:42+00:00,[],None
214,https://github.com/yydyid/CircuitTranslator.git,2020-02-11 22:45:37+00:00,some translators between different Hardware circuit discription format,0,yydyid/CircuitTranslator,239880298,Verilog,CircuitTranslator,604,1,2020-05-25 01:13:47+00:00,[],None
215,https://github.com/mingma1995/ECE540_Final_Project.git,2020-02-11 22:35:12+00:00,,0,mingma1995/ECE540_Final_Project,239878754,Verilog,ECE540_Final_Project,9575,1,2020-12-05 06:54:05+00:00,[],None
216,https://github.com/RTSYork/s3esk-vga.git,2020-02-19 19:56:38+00:00,VGA Core for the Xilinx Spartan-3E Starter Kit,1,RTSYork/s3esk-vga,241712325,Verilog,s3esk-vga,261,1,2022-04-28 22:56:38+00:00,[],None
217,https://github.com/NusDivad/Crypto-Accelerator.git,2020-02-13 03:25:52+00:00,Cryptographic Acceleration Module for FPGA,0,NusDivad/Crypto-Accelerator,240168472,Verilog,Crypto-Accelerator,64,1,2022-01-21 03:43:11+00:00,[],None
218,https://github.com/febinmathew/Rtl-Lab.git,2020-03-01 07:09:12+00:00,,0,febinmathew/Rtl-Lab,244103781,Verilog,Rtl-Lab,18,1,2020-03-01 23:42:20+00:00,[],None
219,https://github.com/amirajnigam/Two_State_16bit_Pipelined_Adder_EE275.git,2020-03-06 09:47:11+00:00,16- bit Adder in Verilog(VerIDE),0,amirajnigam/Two_State_16bit_Pipelined_Adder_EE275,245382860,Verilog,Two_State_16bit_Pipelined_Adder_EE275,282,1,2022-06-23 20:54:30+00:00,[],None
220,https://github.com/victor-espinoza/UART_Cell_RAM_Integration.git,2020-02-08 00:36:44+00:00,Fully Functional Universal Asynchronous Receiver/Transmitter with ability to store data in Cell RAM using Verilog and Assembly.,0,victor-espinoza/UART_Cell_RAM_Integration,239047090,Verilog,UART_Cell_RAM_Integration,22761,0,2020-02-08 00:38:04+00:00,[],None
221,https://github.com/unal-edigital1-2019-2/work04-EntregaFinal.git,2020-02-09 16:25:17+00:00,,0,unal-edigital1-2019-2/work04-EntregaFinal,239335260,Verilog,work04-EntregaFinal,1810,0,2020-02-10 01:39:13+00:00,[],None
222,https://github.com/ducnguyen510/abc.git,2020-02-14 10:46:46+00:00,,0,ducnguyen510/abc,240486428,Verilog,abc,1,0,2020-02-14 10:49:04+00:00,[],None
223,https://github.com/bman12three4/interaction-6502.git,2020-03-07 19:16:05+00:00,,0,bman12three4/interaction-6502,245691046,Verilog,interaction-6502,1438,0,2020-03-08 19:29:12+00:00,[],None
224,https://github.com/vedantmathur/UCLA-CS-152-Final-Project.git,2020-03-05 18:13:00+00:00,Connect 4 on FPGA using VGA.,0,vedantmathur/UCLA-CS-152-Final-Project,245235681,Verilog,UCLA-CS-152-Final-Project,3023,0,2020-03-05 18:45:12+00:00,[],None
225,https://github.com/ting3/ECE-540-Final-Project.git,2020-02-17 21:47:31+00:00,,0,ting3/ECE-540-Final-Project,241214716,Verilog,ECE-540-Final-Project,9696,0,2020-04-07 19:59:45+00:00,[],None
226,https://github.com/cuiyuebing/CPU.git,2020-02-25 05:18:23+00:00,Build a CPU,0,cuiyuebing/CPU,242916436,Verilog,CPU,1817,0,2020-02-25 09:32:39+00:00,[],None
227,https://github.com/quatrolavita/Verilog.git,2020-02-13 21:05:18+00:00,,0,quatrolavita/Verilog,240360911,Verilog,Verilog,9954,0,2020-06-23 14:45:18+00:00,[],https://api.github.com/licenses/mit
228,https://github.com/VOIDMalkuth/BUAA_CO_2019_Code.git,2020-02-20 06:45:31+00:00,BUAA Computer Organization（计算机组成，CO）的个人代码,0,VOIDMalkuth/BUAA_CO_2019_Code,241813199,Verilog,BUAA_CO_2019_Code,14625,0,2023-09-23 06:18:51+00:00,[],https://api.github.com/licenses/mit
229,https://github.com/hua7328/signal_sync.git,2020-02-20 05:00:05+00:00,原始文件,0,hua7328/signal_sync,241797490,Verilog,signal_sync,1,0,2020-02-20 05:10:46+00:00,[],None
230,https://github.com/leonardt/cosa_experiments.git,2020-02-18 23:24:52+00:00,,0,leonardt/cosa_experiments,241489197,Verilog,cosa_experiments,2,0,2020-02-19 19:11:01+00:00,[],None
231,https://github.com/jdiffendaffer/VZSuper-Expander.git,2020-02-19 00:29:14+00:00,,0,jdiffendaffer/VZSuper-Expander,241497794,Verilog,VZSuper-Expander,6,0,2023-05-07 04:06:19+00:00,[],None
232,https://github.com/JMravunac/DE2-115-InternalMemory.git,2020-02-27 20:22:11+00:00,Memory Controller for internal DPRAM on DE2-115,0,JMravunac/DE2-115-InternalMemory,243609166,Verilog,DE2-115-InternalMemory,1933,0,2020-03-06 00:47:27+00:00,[],None
233,https://github.com/lemms/artya7_uart.git,2020-02-27 07:51:26+00:00,"A demo for the Digilent Arty A7 Dev Board (Xilinx Artix-7) which prints ""Hello world!"" over UART.",0,lemms/artya7_uart,243461852,Verilog,artya7_uart,11,0,2020-02-28 06:06:19+00:00,[],https://api.github.com/licenses/mit
234,https://github.com/tannguyencoder/FPAU-multipler_32bits_vendic.git,2020-02-27 12:24:27+00:00,,0,tannguyencoder/FPAU-multipler_32bits_vendic,243513224,Verilog,FPAU-multipler_32bits_vendic,42,0,2020-02-27 12:25:29+00:00,[],None
235,https://github.com/DylanEtris/CPE480_P2.git,2020-03-02 21:06:58+00:00,Project 2 for CPE 480,0,DylanEtris/CPE480_P2,244475468,Verilog,CPE480_P2,502,0,2020-03-09 19:40:39+00:00,[],None
236,https://github.com/TsukiNoHana/capstone_synchronousIllumination.git,2020-03-02 22:35:02+00:00,Code for MATLAB/FPGA implementation of synchronous LED illumination of a monochrome camera,1,TsukiNoHana/capstone_synchronousIllumination,244490125,Verilog,capstone_synchronousIllumination,236536,0,2020-08-31 21:36:03+00:00,[],None
237,https://github.com/timlee0212/Code-Block-Segmentation.git,2020-02-28 00:22:24+00:00,This is for the course project of ECE559,0,timlee0212/Code-Block-Segmentation,243644416,Verilog,Code-Block-Segmentation,15178,0,2020-04-20 22:48:18+00:00,[],None
238,https://github.com/gurmukhhare/Simple-Ipod-EmbeddedProcessing.git,2020-02-28 08:43:08+00:00,,0,gurmukhhare/Simple-Ipod-EmbeddedProcessing,243716525,Verilog,Simple-Ipod-EmbeddedProcessing,29401,0,2020-07-03 00:43:09+00:00,[],None
239,https://github.com/dg-ice/test.git,2020-02-28 12:13:03+00:00,项目描述,0,dg-ice/test,243754668,Verilog,test,2,0,2020-03-30 14:46:03+00:00,[],None
240,https://github.com/robinfit01/RAIF-ARB-verilog.git,2020-03-01 05:01:55+00:00,"Request and acknowledge interface,DRAM multichannel arbitrator",0,robinfit01/RAIF-ARB-verilog,244089978,,RAIF-ARB-verilog,198,0,2020-05-20 14:28:18+00:00,[],None
241,https://github.com/wentian2018/Width_Trans.git,2020-02-29 16:11:56+00:00,,0,wentian2018/Width_Trans,243999775,Verilog,Width_Trans,88,0,2020-03-02 07:28:15+00:00,[],None
242,https://github.com/yvson18/donkius.git,2020-03-13 15:08:16+00:00,,1,yvson18/donkius,247099183,Verilog,donkius,487,0,2020-03-16 18:36:01+00:00,[],None
243,https://github.com/t-ROY-coder/FIFO-over-FPGA.git,2020-03-13 09:07:21+00:00,Designed basic FIFO operation over a Field Programmable Gate Array (FPGA) in Verilog HDL using Vivado 2018.3 software by Xilinx.,0,t-ROY-coder/FIFO-over-FPGA,247029673,Verilog,FIFO-over-FPGA,6208,0,2020-03-13 09:32:42+00:00,[],None
244,https://github.com/Brain-Simulator/ieee754-verilog.git,2020-03-13 07:48:09+00:00,IEEE 754 Adder in verilog,0,Brain-Simulator/ieee754-verilog,247015373,,ieee754-verilog,512,0,2022-09-25 20:45:12+00:00,[],None
245,https://github.com/weikleda/cs456s20lab3.git,2020-03-06 02:45:43+00:00,lab3 starter files,0,weikleda/cs456s20lab3,245315149,Verilog,cs456s20lab3,10,0,2020-03-06 02:48:48+00:00,[],None
246,https://github.com/Sdc97/TrafficSignal.git,2020-03-05 05:28:30+00:00,Traffic Signal mini project for CS120A,0,Sdc97/TrafficSignal,245077074,Verilog,TrafficSignal,172,0,2021-05-19 23:11:15+00:00,[],None
247,https://github.com/SlugSat/Encoding_2020.git,2020-03-09 19:38:38+00:00,This repository holds code for encoding and decoding data,0,SlugSat/Encoding_2020,246125981,Verilog,Encoding_2020,1457,0,2020-05-26 22:18:18+00:00,[],None
248,https://github.com/mbaltman/ECE385.git,2020-02-14 23:11:03+00:00,Course work for ECE 385. Programming an FPGA with system Verilog,0,mbaltman/ECE385,240614335,Verilog,ECE385,656703,0,2020-06-15 03:07:36+00:00,[],None
249,https://github.com/simsongqin/ce3001-lab1.git,2020-02-19 01:03:56+00:00,,0,simsongqin/ce3001-lab1,241502460,Verilog,ce3001-lab1,2,0,2020-02-19 01:04:53+00:00,[],None
250,https://github.com/GuRikO1/cpu.git,2020-02-12 05:35:41+00:00,cpu (MIPS),0,GuRikO1/cpu,239935489,Verilog,cpu,4,0,2020-02-12 05:37:50+00:00,[],None
251,https://github.com/dipaolo15/UART-to-LED-Display.git,2020-02-11 22:08:49+00:00,"Used Lattice FPGA and a programable LED display to display a user message when delivered through UART.  I designed the display driver to allow the user to change the between scrolling text, static text, change the scrolling speed, and choose between 3 present messages",1,dipaolo15/UART-to-LED-Display,239874830,Verilog,UART-to-LED-Display,16,0,2020-02-11 22:10:03+00:00,[],None
252,https://github.com/vt-ece4514-s20/pattern.git,2020-02-13 19:40:57+00:00,,0,vt-ece4514-s20/pattern,240345787,Verilog,pattern,1,0,2020-02-13 19:41:32+00:00,[],None
253,https://github.com/defnedilbaz/Feel-The-Grid.git,2020-02-09 17:32:15+00:00,Feel the Grid is a pattern memory game for visually impaired people in Verilog. ,0,defnedilbaz/Feel-The-Grid,239344915,Verilog,Feel-The-Grid,34235,0,2020-02-09 17:34:58+00:00,[],None
254,https://github.com/NoahDavid/Pipelined64.git,2020-02-10 15:11:39+00:00,A 64 bit pipelined RISC processor written in Verilog,0,NoahDavid/Pipelined64,239541121,Verilog,Pipelined64,9,0,2020-03-04 19:37:19+00:00,[],None
255,https://github.com/nonameplease/eecs151complete.git,2020-02-20 17:07:27+00:00,complete resources for EECS 151 Fall 2019,0,nonameplease/eecs151complete,241942059,Verilog,eecs151complete,177285,0,2020-02-20 17:11:17+00:00,[],None
256,https://github.com/kekellner/TinyFPGA_template.git,2020-02-20 23:25:15+00:00,Template folder and contents for a TinyFPGA project,0,kekellner/TinyFPGA_template,242011981,Verilog,TinyFPGA_template,1,0,2020-02-20 23:26:06+00:00,[],None
257,https://github.com/alfredangeline/Kaboom-game.git,2020-03-12 04:55:01+00:00,Verilog code for kaboom game,0,alfredangeline/Kaboom-game,246746892,Verilog,Kaboom-game,2779,0,2020-03-12 05:15:18+00:00,[],None
258,https://github.com/fernok/COSE221.git,2020-03-11 04:40:17+00:00,,0,fernok/COSE221,246476106,Verilog,COSE221,497,0,2020-03-11 04:43:46+00:00,[],None
259,https://github.com/QPham-H/UW-Stout-Robotics-Researchship.git,2020-02-27 08:16:55+00:00,Additional code from my summer at University of Wisconsin-Stout's Robotics Assistive Technology Summer Researchship funded by the NSF,1,QPham-H/UW-Stout-Robotics-Researchship,243466620,Verilog,UW-Stout-Robotics-Researchship,1439,0,2020-02-27 08:31:01+00:00,[],None
260,https://github.com/lpozdneev/my-mojo-projects.git,2020-02-26 21:55:11+00:00,Repository for my personal Xilinx Mojo V2 projects.,0,lpozdneev/my-mojo-projects,243374169,Verilog,my-mojo-projects,16,0,2020-02-27 05:10:16+00:00,[],None
261,https://github.com/ronjoethomas/ECE241.git,2020-03-08 15:13:41+00:00,Digital Systems (Verilog),0,ronjoethomas/ECE241,245836723,Verilog,ECE241,329,0,2020-03-08 15:34:18+00:00,[],None
262,https://github.com/moamoai/chisel_top.git,2020-03-07 16:47:15+00:00,,0,moamoai/chisel_top,245669864,Verilog,chisel_top,51,0,2023-09-21 08:03:22+00:00,[],None
263,https://github.com/Abeilles14/Microcontrollers.git,2020-03-05 00:08:00+00:00,"A second year Electrical Engineering 5 credit Microcomputers course consisting of 11 labs using Verilog, ARM Assembly, and a DE1 SoC",0,Abeilles14/Microcontrollers,245030465,Verilog,Microcontrollers,80,0,2022-12-29 21:49:43+00:00,[],None
264,https://github.com/HeshamRmah/SAP-II-Verilog-Implementation.git,2020-02-27 17:43:08+00:00,Implementation of SAP II in Verilog ,3,HeshamRmah/SAP-II-Verilog-Implementation,243578935,Verilog,SAP-II-Verilog-Implementation,1111,0,2020-03-06 06:16:20+00:00,[],None
265,https://github.com/apfusco/cs552-project.git,2020-03-02 23:57:31+00:00,,0,apfusco/cs552-project,244501326,Verilog,cs552-project,3692,0,2020-12-14 16:23:14+00:00,[],None
266,https://github.com/inhun/computer-architecture-project.git,2020-02-25 17:09:56+00:00,,0,inhun/computer-architecture-project,243054269,Verilog,computer-architecture-project,6,0,2020-02-25 17:13:57+00:00,[],None
267,https://github.com/tannguyencoder/FPAU-Rootsquare_32bits_sel_3bits.git,2020-02-27 12:27:00+00:00,,0,tannguyencoder/FPAU-Rootsquare_32bits_sel_3bits,243513730,Verilog,FPAU-Rootsquare_32bits_sel_3bits,698,0,2020-02-27 12:28:44+00:00,[],None
268,https://github.com/tannguyencoder/FPAU-division_32bit.git,2020-02-27 12:20:11+00:00,,0,tannguyencoder/FPAU-division_32bit,243512409,Verilog,FPAU-division_32bit,41,0,2020-02-27 12:21:03+00:00,[],None
269,https://github.com/tannguyencoder/FPAU-multipler_32bit.git,2020-02-27 12:17:23+00:00,,1,tannguyencoder/FPAU-multipler_32bit,243511853,Verilog,FPAU-multipler_32bit,791,0,2020-02-27 12:19:14+00:00,[],None
270,https://github.com/psyc3d/Verilog.git,2020-03-01 07:01:30+00:00,VHDL Lab files,0,psyc3d/Verilog,244102868,Verilog,Verilog,2123,0,2020-03-13 17:17:09+00:00,[],None
271,https://github.com/1DWalker/PixelTyper.git,2020-03-04 20:15:50+00:00,,0,1DWalker/PixelTyper,244995005,Verilog,PixelTyper,22,0,2020-03-05 05:52:24+00:00,[],None
272,https://github.com/harinidarapu/calc_2.git,2020-03-11 18:44:40+00:00,Fucntional Verification of a calculator,0,harinidarapu/calc_2,246653422,Verilog,calc_2,79,0,2020-04-03 05:28:47+00:00,[],None
273,https://github.com/gavinvaske/Simple_Instruction_Set_Computer_Project.git,2020-03-13 19:40:28+00:00,,0,gavinvaske/Simple_Instruction_Set_Computer_Project,247149228,Verilog,Simple_Instruction_Set_Computer_Project,365,0,2020-03-13 22:34:40+00:00,[],None
274,https://github.com/alu0101119373/algoritmoBooth-DP.git,2020-02-10 12:11:01+00:00,,0,alu0101119373/algoritmoBooth-DP,239503250,Verilog,algoritmoBooth-DP,433,0,2020-03-06 14:33:50+00:00,[],None
275,https://github.com/patoglu/32bit_cpu.git,2020-02-15 10:03:45+00:00,32bit MIPS CPU for I-type instructions,0,patoglu/32bit_cpu,240682337,Verilog,32bit_cpu,23,0,2020-02-15 11:45:18+00:00,[],None
276,https://github.com/xwang8998/test.git,2020-02-15 10:31:50+00:00,,0,xwang8998/test,240687171,Verilog,test,7,0,2020-02-16 16:23:28+00:00,[],None
277,https://github.com/DezeZhao/Verilog-based-MP3-Media-Player.git,2020-02-21 10:25:42+00:00,,0,DezeZhao/Verilog-based-MP3-Media-Player,242112849,Verilog,Verilog-based-MP3-Media-Player,1183,0,2020-02-21 10:29:17+00:00,[],None
278,https://github.com/arktur04/yarv.git,2020-02-21 18:37:33+00:00,Yet Another RISC V,0,arktur04/yarv,242206585,Verilog,yarv,4395,0,2021-08-14 20:37:43+00:00,[],None
279,https://github.com/yasnakateb/Threshold.git,2020-02-21 18:57:43+00:00,🖼✏️ My first baby steps into the world of image processing,0,yasnakateb/Threshold,242210010,Verilog,Threshold,1940,0,2020-02-26 22:33:54+00:00,"['verilog', 'verilog-hdl', 'threshold', 'xilinx-ise', 'grayscale', 'image-processing']",None
280,https://github.com/Ramonmcu/ECEN_2350_Digital_Logic.git,2020-02-20 18:39:02+00:00,,0,Ramonmcu/ECEN_2350_Digital_Logic,241961636,Verilog,ECEN_2350_Digital_Logic,4948,0,2020-02-20 20:40:30+00:00,[],None
281,https://github.com/nevragurses/32-Bit-ALU.git,2020-02-20 20:02:38+00:00, 32-Bit-ALU.,0,nevragurses/32-Bit-ALU,241977782,Verilog,32-Bit-ALU,719,0,2020-02-20 21:03:34+00:00,[],None
282,https://github.com/avargel/CoE113.git,2020-02-17 18:41:41+00:00,CoE 113,0,avargel/CoE113,241181370,Verilog,CoE113,8908,0,2020-02-17 19:21:11+00:00,[],None
283,https://github.com/jmsz/learning-verilog.git,2020-02-18 21:44:45+00:00,Using Quartus Lite 18.1 and Cyclone IV development board,0,jmsz/learning-verilog,241474084,Verilog,learning-verilog,2914,0,2020-02-21 21:50:58+00:00,[],None
284,https://github.com/Yuhung-Huang/single-cycle-riscv-cpu.ver1.git,2020-02-19 08:02:50+00:00,,0,Yuhung-Huang/single-cycle-riscv-cpu.ver1,241565381,Verilog,single-cycle-riscv-cpu.ver1,332,0,2020-02-19 08:04:00+00:00,[],None
285,https://github.com/Yuhung-Huang/DL_IC_LAB2.git,2020-02-19 08:06:26+00:00,,0,Yuhung-Huang/DL_IC_LAB2,241565979,Verilog,DL_IC_LAB2,351,0,2020-02-19 08:07:39+00:00,[],None
286,https://github.com/NyW8/CSCB58-Final-Project.git,2020-02-11 20:37:10+00:00,Our CSCB58 Final Project,0,NyW8/CSCB58-Final-Project,239859447,Verilog,CSCB58-Final-Project,23470,0,2020-03-12 21:19:29+00:00,[],None
287,https://github.com/jakeh12/simple_dvi.git,2020-02-13 03:00:17+00:00,,0,jakeh12/simple_dvi,240164845,Verilog,simple_dvi,6,0,2020-02-19 01:12:16+00:00,[],None
288,https://github.com/Dragon201701/ECE552.git,2020-02-13 03:20:24+00:00,,0,Dragon201701/ECE552,240167781,Verilog,ECE552,111589,0,2020-05-06 05:18:34+00:00,[],None
289,https://github.com/misterecco/fpga.git,2020-02-26 18:23:46+00:00,,0,misterecco/fpga,243334538,Verilog,fpga,480,0,2020-02-26 18:25:28+00:00,[],None
290,https://github.com/PauloDGL/Practice-2.git,2020-02-14 22:40:19+00:00,This is a ROM memory created in Quartus using verilog language.,0,PauloDGL/Practice-2,240610816,Verilog,Practice-2,3,0,2020-02-14 22:40:47+00:00,[],None
291,https://github.com/prasannamk/Simple-Augmented-Reality.git,2020-02-15 23:05:49+00:00,,0,prasannamk/Simple-Augmented-Reality,240800475,Verilog,Simple-Augmented-Reality,1627,0,2020-02-15 23:08:48+00:00,[],None
292,https://github.com/IshaniGowaikar/Traffic_Controller.git,2020-02-14 21:58:52+00:00,,0,IshaniGowaikar/Traffic_Controller,240605607,Verilog,Traffic_Controller,1312,0,2020-09-22 21:04:45+00:00,[],None
293,https://github.com/bryanstitt/Project-Aquarium.git,2020-03-10 01:04:37+00:00,,0,bryanstitt/Project-Aquarium,246176318,Verilog,Project-Aquarium,66,0,2020-05-02 04:14:00+00:00,[],None
294,https://github.com/exle0815/CSC258-2018-Fall.git,2020-03-10 01:23:22+00:00,CSC258: Computer Organizatn,0,exle0815/CSC258-2018-Fall,246178973,Verilog,CSC258-2018-Fall,51534,0,2020-03-10 01:32:51+00:00,[],None
295,https://github.com/jwesterinen/hack.git,2020-03-10 23:33:39+00:00,"Verilog implementation of the Hack computer described in ""The Elements of Computing Systems.""",0,jwesterinen/hack,246430866,Verilog,hack,46,0,2020-05-02 00:37:20+00:00,[],None
296,https://github.com/ShahRukhK/Verilog.git,2020-03-02 17:26:44+00:00,A Repo for Verolog coursework from Digital Logic at UTD,0,ShahRukhK/Verilog,244431979,Verilog,Verilog,6,0,2020-03-02 17:36:07+00:00,[],None
297,https://github.com/samuelcomeau6/Mojo-Function-Generator.git,2020-03-02 06:09:19+00:00,An FPGA based function generator project (for fun),0,samuelcomeau6/Mojo-Function-Generator,244293965,Verilog,Mojo-Function-Generator,20,0,2020-03-02 06:12:05+00:00,[],None
298,https://github.com/astrakhov-design/FPGA_VGA.git,2020-02-28 22:04:51+00:00,Лабораторная работа №5,0,astrakhov-design/FPGA_VGA,243862512,Verilog,FPGA_VGA,13,0,2021-12-20 22:27:51+00:00,[],None
299,https://github.com/ironmanvivekjangir42/BionicLeg_Solve4Bharath.git,2020-02-29 01:49:45+00:00,,0,ironmanvivekjangir42/BionicLeg_Solve4Bharath,243886914,Verilog,BionicLeg_Solve4Bharath,52001,0,2020-02-29 01:55:18+00:00,[],None
300,https://github.com/Shubham1101/ALU.git,2020-03-05 17:51:35+00:00,,0,Shubham1101/ALU,245231325,Verilog,ALU,4,0,2020-03-05 17:56:22+00:00,[],None
301,https://github.com/xl86305955/IC-Contest-2018.git,2020-03-05 14:59:08+00:00,IC Contest 2018,0,xl86305955/IC-Contest-2018,245192170,Verilog,IC-Contest-2018,566,0,2020-08-13 12:13:46+00:00,[],None
302,https://github.com/zjjzby/EE599_bingyizh_6838451736.git,2020-03-05 19:52:01+00:00,the repo for the course assignments,0,zjjzby/EE599_bingyizh_6838451736,245254532,Verilog,EE599_bingyizh_6838451736,14869,0,2020-03-23 18:33:10+00:00,[],None
303,https://github.com/robmig626/lab4code.git,2020-03-08 20:08:47+00:00,,0,robmig626/lab4code,245880296,Verilog,lab4code,154,0,2020-03-09 20:03:08+00:00,[],None
304,https://github.com/AKHILESWARCHOWDARY/Blink_LED.git,2020-02-25 06:20:58+00:00,,0,AKHILESWARCHOWDARY/Blink_LED,242925923,Verilog,Blink_LED,27,0,2020-02-25 06:21:57+00:00,[],None
305,https://github.com/labscript-suite-temp-2/opalkellyxem3001.git,2020-03-09 06:18:50+00:00,A FPGA based pseudoclock using the Opal Kelly Xem3001 board,0,labscript-suite-temp-2/opalkellyxem3001,245958525,Verilog,opalkellyxem3001,4770,0,2020-03-09 06:35:36+00:00,[],https://api.github.com/licenses/gpl-3.0
306,https://github.com/Victguo/CSC258-Project.git,2020-03-10 22:18:00+00:00,BrickBreaker+,1,Victguo/CSC258-Project,246419874,Verilog,CSC258-Project,4618,0,2020-03-12 18:48:25+00:00,[],None
307,https://github.com/luccosta/tmr-hdl-writer.git,2020-03-05 17:32:17+00:00,A Python script that read an Verilog file and rewrite it applying TMR based on the response of an C++ node.,0,luccosta/tmr-hdl-writer,245227186,Verilog,tmr-hdl-writer,193,0,2020-03-05 18:02:30+00:00,[],https://api.github.com/licenses/mit
308,https://github.com/gillianGan/jpeg_master.git,2020-03-06 03:02:47+00:00,,0,gillianGan/jpeg_master,245317773,Verilog,jpeg_master,17,0,2020-03-06 03:11:57+00:00,[],None
309,https://github.com/runlevel5/blackbird-system-fpga.git,2020-02-22 09:47:57+00:00,Mirror of https://git.raptorcs.com/git/blackbird-system-fpga,0,runlevel5/blackbird-system-fpga,242316705,Verilog,blackbird-system-fpga,52,0,2020-02-22 09:55:34+00:00,"['ppc64', 'openpower', 'fpga']",
310,https://github.com/AugmentedListening/MicArray-Code.git,2020-02-22 21:51:55+00:00,,0,AugmentedListening/MicArray-Code,242416809,Verilog,MicArray-Code,2338,0,2020-02-22 23:15:53+00:00,[],None
311,https://github.com/ee19acmtech11009/fpga_4b_decoder.git,2020-02-25 06:28:21+00:00,,0,ee19acmtech11009/fpga_4b_decoder,242927178,Verilog,fpga_4b_decoder,1,0,2020-02-25 06:39:15+00:00,[],None
312,https://github.com/lemberski/lemberski.git,2020-03-13 18:37:45+00:00,best-results,0,lemberski/lemberski,247138880,Verilog,lemberski,36727,0,2020-03-26 11:05:11+00:00,[],https://api.github.com/licenses/mit
313,https://github.com/tosuzu1/EE361-HW6-legv8_single.git,2020-02-25 19:28:33+00:00,,0,tosuzu1/EE361-HW6-legv8_single,243084253,Verilog,EE361-HW6-legv8_single,11,0,2020-02-25 19:34:11+00:00,[],None
314,https://github.com/Knight7788/hello-world.git,2020-02-28 11:31:37+00:00,first,1,Knight7788/hello-world,243747553,Verilog,hello-world,1,0,2020-02-28 11:42:10+00:00,[],None
315,https://github.com/fernok/COSE222.git,2020-02-09 00:51:47+00:00,COSE222 2019 Fall Computer Architecture Milestone,0,fernok/COSE222,239226465,Verilog,COSE222,126,0,2020-02-09 02:02:29+00:00,[],None
316,https://github.com/PauloDGL/Practice-1.git,2020-02-14 22:42:06+00:00,4-bit synchronous counter in verilog language.,0,PauloDGL/Practice-1,240610994,Verilog,Practice-1,7,0,2020-02-14 22:42:30+00:00,[],None
317,https://github.com/PauloDGL/Practice-3.git,2020-02-14 22:36:14+00:00,"This is an ALU developed, in Quartus, using verilog language.",0,PauloDGL/Practice-3,240610331,Verilog,Practice-3,6,0,2020-02-14 22:39:08+00:00,[],None
318,https://github.com/Amanwarlock/Verilog.git,2020-02-22 04:43:23+00:00,,0,Amanwarlock/Verilog,242280795,Verilog,Verilog,1296,0,2020-04-28 07:34:36+00:00,[],None
319,https://github.com/DarkWayC0de/Diseno-de-procesadores-Proyecto.git,2020-02-19 10:43:53+00:00,"Asignatura Diseño de Procesadores, 3º Curso, 2º Semestre - Proyecto 1 - Diseño de una CPU simple ",0,DarkWayC0de/Diseno-de-procesadores-Proyecto,241596441,Verilog,Diseno-de-procesadores-Proyecto,30501,0,2020-09-22 16:41:06+00:00,[],None
320,https://github.com/priyam4197/Sequential-multiplier-16x9.git,2020-02-18 17:41:41+00:00,Verilog impementation,0,priyam4197/Sequential-multiplier-16x9,241426884,Verilog,Sequential-multiplier-16x9,97,0,2020-02-19 15:56:54+00:00,[],https://api.github.com/licenses/mit
321,https://github.com/asanaullah/Verified_Open_IPs.git,2020-02-09 14:56:00+00:00,A collection of Open Source IP blocks for various functions,0,asanaullah/Verified_Open_IPs,239322128,Verilog,Verified_Open_IPs,3810,0,2020-02-09 17:00:50+00:00,[],None
322,https://github.com/ErikFanderson/ee241b_project.git,2020-02-25 21:49:40+00:00,EE241B spring 2020 project,1,ErikFanderson/ee241b_project,243109716,Verilog,ee241b_project,29966,0,2020-05-06 08:58:49+00:00,[],None
323,https://github.com/FreshJesh5/362_SCP.git,2020-02-27 01:36:22+00:00,,0,FreshJesh5/362_SCP,243404561,Verilog,362_SCP,103,0,2020-02-27 05:23:14+00:00,[],None
324,https://github.com/nikossoultanis/Verilog.git,2020-03-07 16:48:05+00:00,,0,nikossoultanis/Verilog,245669997,Verilog,Verilog,3,0,2020-03-08 02:35:08+00:00,[],None
325,https://github.com/hobby1234/InhalingFoodGame.git,2020-03-10 19:32:20+00:00,,0,hobby1234/InhalingFoodGame,246390204,Verilog,InhalingFoodGame,28,0,2020-03-11 00:42:21+00:00,[],None
326,https://github.com/VysotskayaVictory/RFID.git,2020-03-10 16:17:09+00:00,,0,VysotskayaVictory/RFID,246349625,Verilog,RFID,22,0,2020-09-11 19:50:27+00:00,[],None
327,https://github.com/jayshanker2000/VLSI-Lab.git,2020-03-12 10:54:42+00:00,,0,jayshanker2000/VLSI-Lab,246811050,Verilog,VLSI-Lab,142,0,2020-07-08 08:00:45+00:00,[],None
328,https://github.com/labscript-suite-oldfinal1/opalkellyxem3001.git,2020-03-12 05:36:31+00:00,A FPGA based pseudoclock using the Opal Kelly Xem3001 board,0,labscript-suite-oldfinal1/opalkellyxem3001,246752333,Verilog,opalkellyxem3001,4770,0,2020-04-05 02:38:53+00:00,[],https://api.github.com/licenses/gpl-3.0
329,https://github.com/victor-espinoza/16_Bit_RISC_Integer_Data_Path.git,2020-02-08 00:14:30+00:00,Integer Datapath using Verilog ,0,victor-espinoza/16_Bit_RISC_Integer_Data_Path,239045041,Verilog,16_Bit_RISC_Integer_Data_Path,1829,0,2020-02-08 00:14:51+00:00,[],None
330,https://github.com/victor-espinoza/16_Bit_RISC_Memory_and_Display_Controllers.git,2020-02-08 00:10:50+00:00,Memory and Display Controllers module using Verilog ,1,victor-espinoza/16_Bit_RISC_Memory_and_Display_Controllers,239044690,Verilog,16_Bit_RISC_Memory_and_Display_Controllers,3822,0,2020-02-08 00:11:14+00:00,[],None
331,https://github.com/MuhammadYasir0072/DSD_Spring2020.git,2020-02-08 13:04:01+00:00,,0,MuhammadYasir0072/DSD_Spring2020,239133307,Verilog,DSD_Spring2020,14,0,2020-08-20 06:42:09+00:00,[],None
332,https://github.com/callumf1345/verus.git,2020-02-09 20:52:40+00:00,,0,callumf1345/verus,239372572,Verilog,verus,23286,0,2021-07-25 14:49:43+00:00,[],None
333,https://github.com/glee25/ee260_2020_spring_materials_week_03_repo.git,2020-02-10 00:26:51+00:00,,0,glee25/ee260_2020_spring_materials_week_03_repo,239396736,,ee260_2020_spring_materials_week_03_repo,3024,0,2020-10-31 00:43:48+00:00,[],None
334,https://github.com/mounikadodla/python_wiringpi.git,2020-02-26 10:01:29+00:00,,0,mounikadodla/python_wiringpi,243229854,Verilog,python_wiringpi,45,0,2020-02-26 10:03:03+00:00,[],None
335,https://github.com/tannguyencoder/FPAU-rootsquare_32bits.git,2020-02-27 12:28:01+00:00,,0,tannguyencoder/FPAU-rootsquare_32bits,243513926,Verilog,FPAU-rootsquare_32bits,205,0,2020-02-27 12:30:09+00:00,[],None
336,https://github.com/jzhou1011/BombMan.git,2020-02-26 22:19:32+00:00,CSM152A Final Project,0,jzhou1011/BombMan,243378059,Verilog,BombMan,608,0,2020-03-16 04:58:42+00:00,[],None
337,https://github.com/kennywj/python.git,2020-02-27 00:55:56+00:00,python test program,0,kennywj/python,243398865,Verilog,python,202,0,2021-10-12 02:04:08+00:00,[],None
338,https://github.com/yxd97/Scanchain.git,2020-02-18 01:39:08+00:00,Simple scanchain to read out the states,0,yxd97/Scanchain,241246948,Verilog,Scanchain,122,0,2020-02-18 02:16:41+00:00,[],None
339,https://github.com/adpitcock/CpE166.git,2020-02-07 02:07:22+00:00,,0,adpitcock/CpE166,238825066,Verilog,CpE166,49,0,2020-03-13 17:43:35+00:00,[],None
340,https://github.com/fahad-israr/Verilog-HDL.git,2020-02-27 04:56:17+00:00,Programs-Verilog HDL,1,fahad-israr/Verilog-HDL,243434287,Verilog,Verilog-HDL,41,0,2020-08-02 01:00:22+00:00,[],None
341,https://github.com/hxllhhy/MIPS-CPU.git,2020-02-28 08:19:08+00:00,,0,hxllhhy/MIPS-CPU,243712183,Verilog,MIPS-CPU,5268,0,2020-02-28 08:20:26+00:00,[],None
342,https://github.com/alex-greff/DE2Pac.git,2020-02-28 22:45:41+00:00,A synthesizer built on the Altera DE2 board for CSCB58 (currently abandoned),1,alex-greff/DE2Pac,243867742,Verilog,DE2Pac,5691,0,2020-03-24 18:28:56+00:00,[],None
343,https://github.com/CapeVrob/TinyEncryption.git,2020-03-03 05:34:19+00:00,,0,CapeVrob/TinyEncryption,244550612,Verilog,TinyEncryption,3020,0,2020-03-03 05:47:03+00:00,[],None
344,https://github.com/raunakab/CPU.git,2020-03-08 20:17:27+00:00,My introductory venture into a Central Processing Unit's architecture. Written in Icarus Verilog.,0,raunakab/CPU,245881503,Verilog,CPU,40,0,2020-03-14 20:11:52+00:00,[],None
345,https://github.com/dogucemdogan/32bits_ALU_design.git,2020-03-03 14:28:00+00:00,32bits ALU design on Quartus with Verilog.,0,dogucemdogan/32bits_ALU_design,244657400,Verilog,32bits_ALU_design,866,0,2020-03-03 14:29:46+00:00,[],None
346,https://github.com/hus19/learnverilog.git,2020-02-23 13:30:33+00:00,,0,hus19/learnverilog,242522347,Verilog,learnverilog,5,0,2020-02-26 06:20:35+00:00,[],None
347,https://github.com/xwang8998/XW.git,2020-02-14 17:53:33+00:00,,0,xwang8998/XW,240567830,Verilog,XW,9,0,2020-02-14 17:56:57+00:00,[],None
348,https://github.com/ching-min/Verilog-Pratice.git,2020-02-20 10:03:53+00:00,,0,ching-min/Verilog-Pratice,241850759,Verilog,Verilog-Pratice,43,0,2020-02-20 10:47:15+00:00,[],None
349,https://github.com/nitheeshkumar17/AES_Implementation.git,2020-02-20 04:29:09+00:00,,0,nitheeshkumar17/AES_Implementation,241792984,Verilog,AES_Implementation,203,0,2020-03-10 07:49:42+00:00,[],https://api.github.com/licenses/gpl-3.0
350,https://github.com/AKHILESWARCHOWDARY/Decade_Counter.git,2020-02-25 06:22:33+00:00,,0,AKHILESWARCHOWDARY/Decade_Counter,242926194,Verilog,Decade_Counter,29,0,2020-02-25 06:23:09+00:00,[],None
351,https://github.com/majabojarska/verilog-prefix-adder.git,2020-02-16 06:21:23+00:00,6-bit prefix adder implemented via Verilog HDL.,1,majabojarska/verilog-prefix-adder,240842641,Verilog,verilog-prefix-adder,14202,0,2021-02-22 10:49:29+00:00,"['verilog', 'prefix-adder', 'qflow']",https://api.github.com/licenses/unlicense
352,https://github.com/darklyght/ee241b-project.git,2020-03-05 20:47:50+00:00,,0,darklyght/ee241b-project,245264623,Verilog,ee241b-project,13095,0,2020-05-04 21:27:26+00:00,[],None
353,https://github.com/connie-lin/CSCB58.git,2020-03-12 18:24:49+00:00,final project for B58,0,connie-lin/CSCB58,246903936,Verilog,CSCB58,3981,0,2020-03-12 20:26:57+00:00,[],None
354,https://github.com/vezcraz/verilog.git,2020-03-11 13:58:54+00:00,,0,vezcraz/verilog,246586121,Verilog,verilog,3,0,2020-03-11 14:01:24+00:00,[],None
355,https://github.com/tkhabia/32-bit-MIPS-processor-2-stage-pipeline.git,2020-03-13 11:01:18+00:00,,0,tkhabia/32-bit-MIPS-processor-2-stage-pipeline,247051220,Verilog,32-bit-MIPS-processor-2-stage-pipeline,171,0,2020-07-26 14:55:55+00:00,[],None
356,https://github.com/PingKami/ICD.git,2020-03-06 07:55:56+00:00,Integrated Circuit Design,0,PingKami/ICD,245360826,Verilog,ICD,2849,0,2020-03-06 09:14:55+00:00,[],None
357,https://github.com/vvangmj/Computer-Organization-and-Architecture-Laboratory.git,2020-03-08 11:32:56+00:00,语言：verilog  环境：iverilog,0,vvangmj/Computer-Organization-and-Architecture-Laboratory,245802491,Verilog,Computer-Organization-and-Architecture-Laboratory,51,0,2020-12-28 11:37:06+00:00,[],None
358,https://github.com/liuyanglinlyl/FPGA_sketchbook.git,2020-03-10 09:43:51+00:00,,0,liuyanglinlyl/FPGA_sketchbook,246261965,,FPGA_sketchbook,9180,0,2020-03-10 11:44:49+00:00,[],None
359,https://github.com/aajibade1/ASIC-Components-Design.git,2020-02-14 06:23:07+00:00,"RTL designs of sub-level ASIC components in System-verilog, with tests and verification testbenches for both simulation and synthesis.  ",0,aajibade1/ASIC-Components-Design,240442269,Verilog,ASIC-Components-Design,3225,0,2023-03-18 04:10:31+00:00,[],None
360,https://github.com/cddavis93/AES.git,2020-02-11 17:13:22+00:00,Updated AES Hardware Implementation,0,cddavis93/AES,239819550,Verilog,AES,9,0,2020-02-11 17:15:35+00:00,[],None
361,https://github.com/blendid3/UCSD_ECE260_Homework8.git,2020-02-14 16:24:04+00:00,,0,blendid3/UCSD_ECE260_Homework8,240551103,Verilog,UCSD_ECE260_Homework8,1416,0,2020-02-14 17:12:55+00:00,[],None
362,https://github.com/AndresH00/Compuertas-Logicas-Andres.git,2020-02-07 16:19:45+00:00,Trabajo Compuertas Logicas,0,AndresH00/Compuertas-Logicas-Andres,238970889,Verilog,Compuertas-Logicas-Andres,0,0,2020-02-07 16:20:30+00:00,[],None
363,https://github.com/AlexHoffman9/invertible_adder.git,2020-02-07 17:15:10+00:00,invertible adder design in verilog,0,AlexHoffman9/invertible_adder,238983251,Verilog,invertible_adder,870,0,2020-08-10 13:42:03+00:00,[],None
364,https://github.com/xigh/tinyfpga-counter.git,2020-02-16 19:04:18+00:00,simple 1hz tinyfpga counter,0,xigh/tinyfpga-counter,240948355,Verilog,tinyfpga-counter,2,0,2020-02-16 19:05:54+00:00,"['fpga', 'tinyfpga-bx', 'verilog']",https://api.github.com/licenses/mit
365,https://github.com/senturkoguzhan/Single-Cycle-MIPS-Processor.git,2020-02-21 12:06:59+00:00,,0,senturkoguzhan/Single-Cycle-MIPS-Processor,242130330,Verilog,Single-Cycle-MIPS-Processor,72,0,2020-02-21 12:58:32+00:00,[],https://api.github.com/licenses/apache-2.0
366,https://github.com/mxmtar/uart.git,2020-02-28 09:21:34+00:00,,0,mxmtar/uart,243723763,Verilog,uart,3,0,2020-02-28 09:49:40+00:00,[],None
367,https://github.com/Yuhung-Huang/DL_IC_LAB1.git,2020-02-19 08:05:00+00:00,,0,Yuhung-Huang/DL_IC_LAB1,241565736,Verilog,DL_IC_LAB1,119,0,2020-02-19 08:05:58+00:00,[],None
368,https://github.com/A-Salty-Fish/ComputerOrganizationExperiment.git,2020-02-29 03:21:41+00:00,HomeWork of Computer Organization Experiment,0,A-Salty-Fish/ComputerOrganizationExperiment,243896942,Verilog,ComputerOrganizationExperiment,57,0,2022-12-08 07:55:17+00:00,[],None
369,https://github.com/adwranovsky/hello_hdlmake.git,2020-02-08 15:46:39+00:00,An example Arty-A7 project using hdlmake,0,adwranovsky/hello_hdlmake,239157141,Verilog,hello_hdlmake,12,0,2020-02-18 03:32:31+00:00,[],None
370,https://github.com/cillian64/teatime.git,2020-02-10 13:58:01+00:00,ice40 + neopixel tea timer,0,cillian64/teatime,239524640,Verilog,teatime,19,0,2020-02-14 17:50:00+00:00,[],None
371,https://github.com/KK623/MRD_dc_source.git,2020-02-24 05:30:02+00:00,,0,KK623/MRD_dc_source,242654189,Verilog,MRD_dc_source,31,0,2020-02-29 02:38:56+00:00,[],None
372,https://github.com/chintanbhatt2/VerilogRaycasting.git,2020-03-10 19:24:49+00:00,This is an experiment with using raycasting and outputing it to a VGA display using the DE2 hardware,0,chintanbhatt2/VerilogRaycasting,246388802,Verilog,VerilogRaycasting,0,0,2020-03-10 19:29:44+00:00,[],None
373,https://github.com/R-Ramana/EE2026-Digital-Design.git,2020-03-04 08:44:55+00:00,"This module introduces fundamental digital logic, digital circuits, and programmable devices and provides us with an understanding of the building blocks of modern digital systems and methods of designing, simulating and realizing such systems. The emphasis of this module is on understanding the fundamentals of digital design across different levels of abstraction using hardware description languages, and developing a solid design perspective towards complex digital systems.",0,R-Ramana/EE2026-Digital-Design,244849704,Verilog,EE2026-Digital-Design,20,0,2020-08-13 09:09:21+00:00,[],None
374,https://github.com/TheDoebes/tetromino-stacker.git,2020-03-09 00:20:20+00:00,Clone of Tetris-style gameplay built in Verilog,0,TheDoebes/tetromino-stacker,245909984,Verilog,tetromino-stacker,3,0,2020-03-13 08:13:14+00:00,[],https://api.github.com/licenses/mit
375,https://github.com/ronjoethomas/Block-Jump.git,2020-03-08 15:45:24+00:00,Jelly Jump adaptation on verilog,0,ronjoethomas/Block-Jump,245841827,Verilog,Block-Jump,1630,0,2020-03-08 15:50:17+00:00,[],None
376,https://github.com/labscript-suite-temp-2-old1/opalkellyxem3001.git,2020-03-06 07:35:49+00:00,A FPGA based pseudoclock using the Opal Kelly Xem3001 board,0,labscript-suite-temp-2-old1/opalkellyxem3001,245357302,Verilog,opalkellyxem3001,4770,0,2020-03-07 04:05:04+00:00,[],https://api.github.com/licenses/gpl-3.0
377,https://github.com/rubajabal/Tic-Tac-Toe-Using-Verilog-.git,2020-02-07 22:27:49+00:00,,2,rubajabal/Tic-Tac-Toe-Using-Verilog-,239033769,Verilog,Tic-Tac-Toe-Using-Verilog-,13,0,2024-01-23 00:12:48+00:00,[],None
378,https://github.com/mingma1995/ECE544-Final_Project.git,2020-02-11 22:29:16+00:00,Android Controlled Car,0,mingma1995/ECE544-Final_Project,239877890,Verilog,ECE544-Final_Project,40091,0,2020-02-11 22:32:59+00:00,[],None
379,https://github.com/vastlyvague/Pixel-Manipulator.git,2020-02-12 01:51:29+00:00,FPGA Design to implement a VGA controller in HDL,0,vastlyvague/Pixel-Manipulator,239904799,Verilog,Pixel-Manipulator,9,0,2020-02-12 01:52:33+00:00,[],None
380,https://github.com/rajesh886/TRISC-processor-using-Altera-DE1-board.git,2020-02-20 17:15:37+00:00,"The objective of this project was to design and implement small functional processor that can execute instructions like LDA, STA, ADD, INC, CLR and JMP. This processor can execute only few instructions, so this processor is also known as TRISC which stands for Tiny Reduced Instruction Set Computer. This project was divided into several smaller components. Most of these components were built during our laboratory sessions. However, I have to build several other components and modify existing components for building my processor effectively and efficiently. Some of the component were built and tested on breadboard while some of them were built and tested on Altera DE1 board using Quartus software. The components that were used in this project are RAM, Program Counter, Accumulator, Arithmetic Logic Unit (ALU), Buffer register, Instruction Register and Control unit.",0,rajesh886/TRISC-processor-using-Altera-DE1-board,241943889,Verilog,TRISC-processor-using-Altera-DE1-board,862,0,2020-02-20 17:24:02+00:00,[],None
381,https://github.com/KK623/M2V.git,2020-02-21 10:54:38+00:00,matrix vector mul,0,KK623/M2V,242117990,Verilog,M2V,5,0,2020-02-25 03:09:17+00:00,[],None
382,https://github.com/AKHILESWARCHOWDARY/Seven_segment.git,2020-02-25 06:25:17+00:00,,0,AKHILESWARCHOWDARY/Seven_segment,242926693,Verilog,Seven_segment,23,0,2020-02-25 06:25:58+00:00,[],None
383,https://github.com/thom-nguyen/Launchpad-MIDI.git,2020-02-25 01:13:27+00:00,Launchpad MIDI created in Verilog. Included are high level diagrams and testing simulations of modules.,0,thom-nguyen/Launchpad-MIDI,242879732,Verilog,Launchpad-MIDI,34823,0,2020-02-25 15:04:37+00:00,[],None
384,https://github.com/Raove/CS120A.git,2020-03-02 20:05:41+00:00,,0,Raove/CS120A,244464109,Verilog,CS120A,70462,0,2020-03-02 20:26:44+00:00,[],None
385,https://github.com/vij-duggirala/DigitalCircuits.git,2020-02-23 18:08:47+00:00,Simple digital hardware circuits using Verilog and their representation in GTKWave,0,vij-duggirala/DigitalCircuits,242565964,Verilog,DigitalCircuits,5,0,2020-02-23 18:10:16+00:00,[],None
386,https://github.com/dogucemdogan/MIPS32bit_processor_design.git,2020-03-03 14:23:58+00:00,Mips 32bits processor design on Quartus2 with Verilog.,0,dogucemdogan/MIPS32bit_processor_design,244656390,Verilog,MIPS32bit_processor_design,4803,0,2020-03-03 14:26:24+00:00,[],None
387,https://github.com/AimeeShao/CSE140L_Lab4.git,2020-03-09 22:38:44+00:00,,0,AimeeShao/CSE140L_Lab4,246156522,Verilog,CSE140L_Lab4,58,0,2020-07-30 05:40:25+00:00,[],None
388,https://github.com/akashr17/cpen311_lab3.git,2020-03-04 03:43:04+00:00,"Working iPod which now has LEDs indicating the intensity of the sound along with the previously working play, pause, forward and backward controls.",0,akashr17/cpen311_lab3,244800694,Verilog,cpen311_lab3,38674,0,2020-09-10 20:46:46+00:00,[],None
389,https://github.com/Madolkke/CO_design_SCPU.git,2020-03-04 03:22:40+00:00,A single cycle CPU,0,Madolkke/CO_design_SCPU,244797641,Verilog,CO_design_SCPU,17,0,2020-03-14 10:25:26+00:00,[],None
390,https://github.com/jakhuyen/xadc_top.git,2020-03-01 15:04:41+00:00,,0,jakhuyen/xadc_top,244169904,Verilog,xadc_top,45,0,2020-03-01 15:05:12+00:00,[],None
391,https://github.com/iPogot/CAN.git,2020-02-24 15:57:40+00:00,Hardware implemetation of CAN protocol using verilog,1,iPogot/CAN,242778445,Verilog,CAN,2,0,2020-03-06 14:28:02+00:00,[],None
392,https://github.com/Kangyaopeng/ALU.git,2020-02-28 13:12:24+00:00,,0,Kangyaopeng/ALU,243765544,Verilog,ALU,7,0,2020-02-29 13:51:00+00:00,[],None
393,https://github.com/StrangeSymbol/Space-Wars.git,2020-03-07 00:41:19+00:00,"Together with my partner we designed and developed our version of the game ""Space Wars"" by using Verilog.",0,StrangeSymbol/Space-Wars,245542998,Verilog,Space-Wars,24,0,2020-03-07 00:44:01+00:00,[],None
394,https://github.com/masson2013/Learn_Chisel.git,2020-02-14 05:32:23+00:00,,0,masson2013/Learn_Chisel,240435769,Verilog,Learn_Chisel,4181,0,2020-03-19 18:23:09+00:00,[],None
395,https://github.com/DarkWayC0de/Diseno-de-procesadores-previa.git,2020-02-17 13:53:08+00:00,"Asignatura Diseño de Procesadores, 3º Curso, 2º Semestre - Actividad Previa",0,DarkWayC0de/Diseno-de-procesadores-previa,241119630,Verilog,Diseno-de-procesadores-previa,25,0,2020-04-21 12:56:49+00:00,[],None
396,https://github.com/victor-espinoza/UAT_Engine.git,2020-02-08 00:29:47+00:00,Functional Universal Asynchronous Transmit Engine using Verilog. ,0,victor-espinoza/UAT_Engine,239046466,Verilog,UAT_Engine,16707,0,2020-03-16 23:35:28+00:00,[],None
397,https://github.com/victor-espinoza/32_Bit_RISC_Arithmetic_Logic_Unit.git,2020-02-08 00:42:49+00:00,Arithmetic-Logic Unit designed using Verilog ,0,victor-espinoza/32_Bit_RISC_Arithmetic_Logic_Unit,239047654,Verilog,32_Bit_RISC_Arithmetic_Logic_Unit,1209,0,2020-02-08 00:43:35+00:00,[],None
398,https://github.com/paintedman/fpga_adc.git,2020-02-15 13:47:22+00:00,,0,paintedman/fpga_adc,240720072,Verilog,fpga_adc,1891,0,2020-02-15 13:50:33+00:00,[],None
399,https://github.com/qinyudiao/Digital_Systems_Desgin_lab6.git,2020-02-17 04:33:18+00:00,w/ HDL,0,qinyudiao/Digital_Systems_Desgin_lab6,241019803,Verilog,Digital_Systems_Desgin_lab6,91,0,2020-04-02 21:33:20+00:00,[],None
400,https://github.com/9ddab6/Personal-Verilog-Projects.git,2020-02-17 10:06:54+00:00,,0,9ddab6/Personal-Verilog-Projects,241075507,Verilog,Personal-Verilog-Projects,672,0,2020-06-20 08:42:40+00:00,[],None
401,https://github.com/anlowee/Computer-Organization-And-Design.git,2020-02-17 09:26:09+00:00,study log,0,anlowee/Computer-Organization-And-Design,241066917,Verilog,Computer-Organization-And-Design,10464,0,2020-06-16 12:58:47+00:00,[],None
402,https://github.com/Brandon-Valley/mp_2_combinational_circuits_datapath_components_2.git,2020-02-23 16:12:25+00:00,,0,Brandon-Valley/mp_2_combinational_circuits_datapath_components_2,242548611,Verilog,mp_2_combinational_circuits_datapath_components_2,1476,0,2020-02-23 16:15:05+00:00,[],None
403,https://github.com/zhm2go/single_cycle_processor.git,2020-02-29 23:30:00+00:00,,0,zhm2go/single_cycle_processor,244056997,Verilog,single_cycle_processor,15,0,2020-03-01 00:03:19+00:00,[],None
404,https://github.com/joonhosung/ECE243.git,2020-03-02 00:10:52+00:00,Labs for ECE243 - Computer Organization.,0,joonhosung/ECE243,244244749,Verilog,ECE243,26856,0,2020-03-02 00:32:18+00:00,[],None
405,https://github.com/liyenjun/HDLBits-Solutions.git,2020-02-23 15:31:41+00:00,,0,liyenjun/HDLBits-Solutions,242542064,Verilog,HDLBits-Solutions,25,0,2020-02-24 21:09:56+00:00,[],None
406,https://github.com/tannguyencoder/FPAU-32bits.git,2020-02-27 12:20:59+00:00,,0,tannguyencoder/FPAU-32bits,243512574,Verilog,FPAU-32bits,8240,0,2020-02-27 12:22:22+00:00,[],None
407,https://github.com/KSM479/Lookup.git,2020-02-19 17:58:37+00:00,,0,KSM479/Lookup,241686964,Verilog,Lookup,4,0,2020-02-19 17:59:19+00:00,[],None
408,https://github.com/tosuzu1/EE361-LAB8-legv8_pipeline.git,2020-02-25 19:32:41+00:00,,0,tosuzu1/EE361-LAB8-legv8_pipeline,243085059,Verilog,EE361-LAB8-legv8_pipeline,196,0,2020-02-25 19:35:20+00:00,[],None
409,https://github.com/AKHILESWARCHOWDARY/Sine_Wave_Generation.git,2020-02-25 06:26:50+00:00,,0,AKHILESWARCHOWDARY/Sine_Wave_Generation,242926928,Verilog,Sine_Wave_Generation,26,0,2020-02-25 06:27:28+00:00,[],None
410,https://github.com/sushma417/FPGA-LAB.git,2020-02-25 06:19:00+00:00,,0,sushma417/FPGA-LAB,242925633,Verilog,FPGA-LAB,27,0,2020-02-25 06:20:46+00:00,[],None
411,https://github.com/BOSSDAI/FPGA-TETRIS-game.git,2020-02-25 14:24:55+00:00,,0,BOSSDAI/FPGA-TETRIS-game,243019040,Verilog,FPGA-TETRIS-game,862,0,2020-02-25 14:27:25+00:00,[],None
412,https://github.com/KK623/Gram_matrix.git,2020-02-26 02:28:29+00:00,,0,KK623/Gram_matrix,243149884,Verilog,Gram_matrix,2,0,2020-02-28 04:48:40+00:00,[],None
413,https://github.com/cristinamaria01/Booth-Algorithm.git,2020-02-28 17:26:21+00:00,"In order to multiply two numbers with sign, I have chosen the Booth's Algorithm to achieve the desired result.",0,cristinamaria01/Booth-Algorithm,243817874,Verilog,Booth-Algorithm,122,0,2020-02-28 17:27:16+00:00,[],None
414,https://github.com/RedEyesBlueDragon/VerilogSimulation-ImplementationonFPGA-.git,2020-02-27 18:00:55+00:00,,0,RedEyesBlueDragon/VerilogSimulation-ImplementationonFPGA-,243582544,Verilog,VerilogSimulation-ImplementationonFPGA-,722,0,2020-02-27 18:01:25+00:00,[],None
415,https://github.com/jaideep19/Mips.git,2020-02-20 18:29:50+00:00,,0,jaideep19/Mips,241959812,Verilog,Mips,2653,0,2020-02-20 18:31:18+00:00,[],None
416,https://github.com/nevragurses/32Bit-MipsProcessor.git,2020-02-20 20:31:40+00:00," 32-bit MIPS processor. My processor makes lb,lbu,lh,lhu,lui,lw,sw,sb,sh,add,sub,and,or,jump,jal,jr,beq instructions.",0,nevragurses/32Bit-MipsProcessor,241983549,Verilog,32Bit-MipsProcessor,2548,0,2020-02-20 21:03:03+00:00,[],None
417,https://github.com/NickWroble/ECEN-2350-Digital-Logic.git,2020-03-03 21:31:37+00:00,,0,NickWroble/ECEN-2350-Digital-Logic,244745876,Verilog,ECEN-2350-Digital-Logic,603,0,2020-03-03 21:33:46+00:00,[],None
418,https://github.com/SamGrisey/ee115cKMS.git,2020-03-04 05:25:13+00:00,,1,SamGrisey/ee115cKMS,244815078,Verilog,ee115cKMS,203,0,2020-03-10 04:45:32+00:00,[],None
419,https://github.com/PHIQW/Tetris-DE2-Edition.git,2020-03-07 00:03:01+00:00,creating Tetris with the DE2 board and hardware,0,PHIQW/Tetris-DE2-Edition,245538875,Verilog,Tetris-DE2-Edition,11,0,2020-03-13 06:27:52+00:00,[],None
420,https://github.com/rishikdutta/EE599_rishikdutta_9364123005.git,2020-03-07 03:57:55+00:00,,0,rishikdutta/EE599_rishikdutta_9364123005,245564526,Verilog,EE599_rishikdutta_9364123005,1,0,2020-03-07 03:59:10+00:00,[],None
421,https://github.com/Lotherxuan/MIPS_CPUdesign.git,2020-03-08 04:24:17+00:00,A simple implementation of a single cycle and 5-stage pipeline cpu.,0,Lotherxuan/MIPS_CPUdesign,245751232,Verilog,MIPS_CPUdesign,3109,0,2020-10-11 05:24:53+00:00,"['cpu', 'modelsim']",https://api.github.com/licenses/gpl-3.0
422,https://github.com/Kuurouukuu/fpga-spartan3a-led.git,2020-03-11 15:05:54+00:00,Display led,0,Kuurouukuu/fpga-spartan3a-led,246602868,Verilog,fpga-spartan3a-led,1613,0,2020-04-21 11:31:29+00:00,[],None
423,https://github.com/SkyWentaoJiang/AudioMixer.git,2020-03-12 00:51:53+00:00,,0,SkyWentaoJiang/AudioMixer,246711196,Verilog,AudioMixer,19465,0,2020-03-12 01:02:02+00:00,[],None
424,https://github.com/moiiiiit/Digital_Logic_Project_ALU.git,2020-03-05 23:49:35+00:00,ALU,0,moiiiiit/Digital_Logic_Project_ALU,245291369,Verilog,Digital_Logic_Project_ALU,23891,0,2020-05-02 02:42:21+00:00,[],None
425,https://github.com/wuerges/sistemas_digitais.git,2020-03-05 19:40:06+00:00,,5,wuerges/sistemas_digitais,245252293,Verilog,sistemas_digitais,330,0,2023-02-03 18:12:27+00:00,[],None
426,https://github.com/JustinBrackett/122.git,2020-03-05 22:25:32+00:00,,0,JustinBrackett/122,245279975,Verilog,122,10,0,2020-03-05 23:41:42+00:00,[],None
427,https://github.com/MuskanM1/Linear-Discriminant-Analysis-for-image-compression.git,2020-03-09 16:54:35+00:00,Verilog and MATLAB implementation that takes input gray-scale image and outputs LDA vectors  used in image compression.,1,MuskanM1/Linear-Discriminant-Analysis-for-image-compression,246092335,Verilog,Linear-Discriminant-Analysis-for-image-compression,1507,0,2020-03-09 17:15:01+00:00,[],https://api.github.com/licenses/mit
428,https://github.com/freddster1018/design_verification.git,2020-03-09 12:52:42+00:00,Submission for Design Verification unit,0,freddster1018/design_verification,246034865,Verilog,design_verification,11931,0,2020-03-09 12:59:22+00:00,[],None
429,https://github.com/chanterren13/PongChaos.git,2020-03-10 00:37:35+00:00,CSCB58 Final Project,0,chanterren13/PongChaos,246172583,Verilog,PongChaos,10949,0,2020-03-13 16:45:08+00:00,[],None
430,https://github.com/PingKami/CA.git,2020-03-06 09:14:02+00:00,Computer Architecture,0,PingKami/CA,245375828,Verilog,CA,989,0,2020-03-06 09:26:47+00:00,[],None
431,https://github.com/a60504a60504/NCKU-CSIE-Computer-Organization.git,2020-03-06 03:36:55+00:00,NCKU CSIE Computer Organization,0,a60504a60504/NCKU-CSIE-Computer-Organization,245322917,Verilog,NCKU-CSIE-Computer-Organization,98,0,2020-03-06 03:41:19+00:00,[],None
432,https://github.com/abhishekunnithan/verilogIntro.git,2020-03-13 15:24:59+00:00,Intro,0,abhishekunnithan/verilogIntro,247102695,Verilog,verilogIntro,4,0,2020-03-13 15:36:07+00:00,[],None
433,https://github.com/ssandeep96/4-Stage-Pipeline-Processor.git,2020-02-07 20:16:11+00:00,,0,ssandeep96/4-Stage-Pipeline-Processor,239014873,,4-Stage-Pipeline-Processor,36945,0,2020-04-19 20:13:20+00:00,[],None
434,https://github.com/marfmora/ProyectoDSD.git,2020-02-07 00:32:29+00:00,,0,marfmora/ProyectoDSD,238813696,Verilog,ProyectoDSD,61550,0,2020-02-07 00:51:56+00:00,[],None
435,https://github.com/rasenganr/Processor.git,2020-02-11 20:02:55+00:00,A processor that can implement assembly code.,1,rasenganr/Processor,239853069,Verilog,Processor,18,0,2020-02-11 20:04:41+00:00,[],None
436,https://github.com/moamoai/chisel_uart.git,2020-03-01 06:30:42+00:00,,0,moamoai/chisel_uart,244099314,Verilog,chisel_uart,39,0,2020-03-08 16:09:23+00:00,[],None
437,https://github.com/ml6206/clock-calculator.git,2020-02-28 03:48:06+00:00,,0,ml6206/clock-calculator,243672951,Verilog,clock-calculator,6,0,2020-02-28 03:50:18+00:00,[],None
438,https://github.com/cleanertxc/Tetris-Game-with-FPGA.git,2020-03-03 00:29:44+00:00,,0,cleanertxc/Tetris-Game-with-FPGA,244505609,Verilog,Tetris-Game-with-FPGA,1189,0,2020-03-03 00:41:44+00:00,[],None
439,https://github.com/harshitkumarmishra/BTP.git,2020-03-02 14:11:13+00:00,,0,harshitkumarmishra/BTP,244387392,Verilog,BTP,12,0,2021-10-08 13:05:30+00:00,[],None
440,https://github.com/beatrospeed/Virtual-Processor.git,2020-03-01 22:34:59+00:00,,0,beatrospeed/Virtual-Processor,244234532,Verilog,Virtual-Processor,23898,0,2020-05-11 19:04:40+00:00,[],None
441,https://github.com/JohnnieMiralda/prueba.git,2020-03-03 01:53:40+00:00,,0,JohnnieMiralda/prueba,244517384,Verilog,prueba,61,0,2020-03-20 03:03:21+00:00,[],None
442,https://github.com/kamalraaj-pixel/MISC-16bit-architecture.git,2020-03-03 03:52:09+00:00,Verilog project  for 16-bit MISC architecture.,0,kamalraaj-pixel/MISC-16bit-architecture,244536231,Verilog,MISC-16bit-architecture,335,0,2020-03-03 03:54:18+00:00,[],None
443,https://github.com/CSCB58-FP-TRON/Project.git,2020-03-10 17:46:53+00:00,Final Project for CSCB58 Winter 2020,0,CSCB58-FP-TRON/Project,246369000,Verilog,Project,3839,0,2020-03-13 00:56:12+00:00,[],None
444,https://github.com/aaronshappell/DE1SpaceInvaders.git,2020-03-13 23:12:09+00:00,A hardware implementation of Space Invaders on the DE1_SoC FPGA board for my EE371 final project.,0,aaronshappell/DE1SpaceInvaders,247176877,Verilog,DE1SpaceInvaders,21270,0,2020-03-13 23:19:27+00:00,[],https://api.github.com/licenses/mit
445,https://github.com/cdalag/Verification-Validation-FPGA-.git,2020-03-13 00:04:38+00:00,"Digital Design, Verification, Validation",0,cdalag/Verification-Validation-FPGA-,246952830,Verilog,Verification-Validation-FPGA-,34,0,2020-03-17 05:55:35+00:00,[],None
446,https://github.com/choubobo/Tetris.git,2020-02-18 17:59:12+00:00,,0,choubobo/Tetris,241430508,Verilog,Tetris,223,0,2020-02-18 18:02:13+00:00,[],None
447,https://github.com/LuHaofan/ECE437.git,2020-02-19 00:21:06+00:00,,0,LuHaofan/ECE437,241496709,Verilog,ECE437,38168,0,2020-05-13 15:48:26+00:00,[],None
448,https://github.com/simsongqin/ce2003-lab1.git,2020-02-19 01:00:06+00:00,,0,simsongqin/ce2003-lab1,241501952,Verilog,ce2003-lab1,3,0,2020-02-19 01:02:51+00:00,[],None
449,https://github.com/astrakhov-design/PS2_MOUSE.git,2020-02-17 20:42:14+00:00,Курсовой проект по проектированию на ПЛИС,0,astrakhov-design/PS2_MOUSE,241203749,Verilog,PS2_MOUSE,1269,0,2021-12-16 21:46:55+00:00,[],None
450,https://github.com/ruchin98/Embedded_Systems.git,2020-02-16 06:40:30+00:00,,0,ruchin98/Embedded_Systems,240844747,Verilog,Embedded_Systems,30,0,2020-02-16 07:00:13+00:00,[],None
451,https://github.com/zjulzy/pipelined-CPU.git,2020-02-15 00:07:05+00:00,a simple pipelined cpu based on mips instruction set,0,zjulzy/pipelined-CPU,240619957,Verilog,pipelined-CPU,90,0,2020-02-15 00:46:07+00:00,[],None
452,https://github.com/yasnakateb/Blinky.git,2020-02-19 18:49:54+00:00,💡A Quartus II project testing the functionality of the Altera Cyclone IV EP4CE6E22C8N board,0,yasnakateb/Blinky,241698592,Verilog,Blinky,43,0,2023-01-01 15:50:04+00:00,"['fpga', 'altera-fpga', 'verilog-hdl', 'verilog']",None
453,https://github.com/xiyezry/ComputerOrganizationAndDesign.git,2020-03-04 10:41:32+00:00,,0,xiyezry/ComputerOrganizationAndDesign,244874208,Verilog,ComputerOrganizationAndDesign,742,0,2020-05-19 12:32:25+00:00,[],https://api.github.com/licenses/mit
454,https://github.com/NotATempUser/ECE385LAB7.git,2020-03-08 03:18:55+00:00,,0,NotATempUser/ECE385LAB7,245744403,Verilog,ECE385LAB7,13705,0,2020-03-10 00:04:18+00:00,[],None
455,https://github.com/SchizoidBat/RISC-V-Simulator.git,2020-03-07 20:40:13+00:00,A RISC-V simulator written in verilog HDL with support for selected instructions,0,SchizoidBat/RISC-V-Simulator,245702242,Verilog,RISC-V-Simulator,7,0,2020-03-07 21:01:13+00:00,[],None
456,https://github.com/terrenceng88/Turkey-Counter.git,2020-03-09 05:28:33+00:00,Crossing Counter on Basys3 Board,0,terrenceng88/Turkey-Counter,245951393,Verilog,Turkey-Counter,10206,0,2023-01-24 21:56:16+00:00,[],None
457,https://github.com/Hameon4/Traffic-Light-Controller.git,2020-03-11 10:06:13+00:00,Semester Project in Digital System Design ,0,Hameon4/Traffic-Light-Controller,246536841,Verilog,Traffic-Light-Controller,776,0,2020-04-10 17:32:09+00:00,[],None
458,https://github.com/sushma417/pwm.git,2020-02-25 06:25:58+00:00,,0,sushma417/pwm,242926793,Verilog,pwm,36,0,2020-02-25 06:28:03+00:00,[],None
459,https://github.com/MartinYuanNJU/FPGA-Programming.git,2020-02-26 10:22:50+00:00,Some programs which can be run on DE10 Standard demo board using Verilog HDL programming language,0,MartinYuanNJU/FPGA-Programming,243234172,Verilog,FPGA-Programming,89235,0,2020-02-26 10:58:46+00:00,[],None
460,https://github.com/beratozdin/thirty-two-bits-ALU.git,2020-02-07 20:08:28+00:00,Thirty two bits arithmetic logic unit in verilog,0,beratozdin/thirty-two-bits-ALU,239013647,Verilog,thirty-two-bits-ALU,5,0,2020-02-07 20:10:41+00:00,[],None
461,https://github.com/gcyBruce/Reaction-Timer-and-some-questions-about-FPGA.git,2020-02-07 06:19:14+00:00,,0,gcyBruce/Reaction-Timer-and-some-questions-about-FPGA,238856965,Verilog,Reaction-Timer-and-some-questions-about-FPGA,647,0,2020-02-07 06:25:47+00:00,[],None
462,https://github.com/rainyhello/quartus.git,2020-02-16 10:21:09+00:00,,0,rainyhello/quartus,240870952,Verilog,quartus,29585,0,2020-02-17 12:53:55+00:00,[],None
463,https://github.com/patoglu/structural_32bit_alu.git,2020-02-15 09:44:23+00:00,Implemented 32 bit ALU with structural verilog,0,patoglu/structural_32bit_alu,240679132,Verilog,structural_32bit_alu,6,0,2020-02-15 09:54:48+00:00,[],None
464,https://github.com/deadmau224/lab2-vik.git,2020-02-15 19:49:40+00:00,,0,deadmau224/lab2-vik,240778494,Verilog,lab2-vik,3,0,2020-02-15 20:01:50+00:00,[],None
465,https://github.com/Jing-You/payload.git,2020-02-24 06:37:42+00:00,,0,Jing-You/payload,242664503,Verilog,payload,1607,0,2020-02-24 09:07:24+00:00,[],None
466,https://github.com/johnnyrsm/SPARC-MCU.git,2020-02-21 05:12:43+00:00,Verilog implementation for a 32-Bit SPARC based MCU.,0,johnnyrsm/SPARC-MCU,242059702,Verilog,SPARC-MCU,969,0,2020-04-13 01:07:49+00:00,[],https://api.github.com/licenses/mit
467,https://github.com/ShirishVaddepalli/Counter.git,2020-02-17 09:50:15+00:00,,0,ShirishVaddepalli/Counter,241071921,Verilog,Counter,1,0,2020-02-17 09:52:50+00:00,[],None
468,https://github.com/SureddiRajesh/PWM-Dc-Motor.git,2020-02-26 07:12:37+00:00,,0,SureddiRajesh/PWM-Dc-Motor,243193119,Verilog,PWM-Dc-Motor,3,0,2020-02-26 09:51:32+00:00,[],None
469,https://github.com/bakios/test.git,2020-02-22 22:34:34+00:00,,0,bakios/test,242421278,Verilog,test,36,0,2020-02-22 22:53:30+00:00,[],None
470,https://github.com/shyamven/Elevator.git,2020-02-23 22:11:03+00:00,"This repository contains an elevator system codesigned by myself and Samuel Lee for a Verilog hackathon at UCLA. The hackathon took place in winter 2019, and our design received the runners up prize.",0,shyamven/Elevator,242598844,Verilog,Elevator,804,0,2022-01-30 04:05:39+00:00,[],None
471,https://github.com/andrewhollabaugh/8b-cpu.git,2020-02-22 22:45:55+00:00,8 bit CPU to be made with discrete logic ICs. Includes verilog model,0,andrewhollabaugh/8b-cpu,242422483,Verilog,8b-cpu,19,0,2020-03-11 22:42:33+00:00,[],None
472,https://github.com/claytonshafer/processor.git,2020-02-16 21:21:48+00:00,,0,claytonshafer/processor,240967890,Verilog,processor,359,0,2020-02-16 23:49:54+00:00,[],None
473,https://github.com/ecsmaple123/ECE241.git,2020-02-11 23:00:37+00:00,Verilog Labs,0,ecsmaple123/ECE241,239882388,Verilog,ECE241,69085,0,2020-02-11 23:01:09+00:00,[],None
474,https://github.com/conor-mcavoy/interleaver-component.git,2020-02-18 22:34:59+00:00,Part of a project for ECE 559.,0,conor-mcavoy/interleaver-component,241482307,Verilog,interleaver-component,254,0,2020-04-25 02:15:41+00:00,[],None
475,https://github.com/tannguyencoder/FPAU-exponent_32bits_sel_5bits.git,2020-02-27 12:25:43+00:00,,0,tannguyencoder/FPAU-exponent_32bits_sel_5bits,243513467,Verilog,FPAU-exponent_32bits_sel_5bits,222,0,2020-06-10 09:10:59+00:00,[],None
476,https://github.com/tannguyencoder/FPAU-add_sub_32bits_RCA.git,2020-02-27 12:23:09+00:00,,0,tannguyencoder/FPAU-add_sub_32bits_RCA,243512997,Verilog,FPAU-add_sub_32bits_RCA,221,0,2020-02-27 12:24:49+00:00,[],None
477,https://github.com/djcmerc/reaction-game.git,2020-02-27 04:44:35+00:00,Implemention of a reaction type game utilizing a Spartan-6 FPGA board.,0,djcmerc/reaction-game,243432654,Verilog,reaction-game,2,0,2020-02-27 05:00:02+00:00,[],None
478,https://github.com/Lmx2315/Modelsim_pj.git,2020-03-03 11:42:41+00:00,,0,Lmx2315/Modelsim_pj,244621296,Verilog,Modelsim_pj,254930,0,2021-05-30 19:09:55+00:00,[],None
479,https://github.com/Leonard-98/Verilog-Projects.git,2020-03-04 20:42:14+00:00,Small projects implemented at Digital Integrated Circuits ,0,Leonard-98/Verilog-Projects,244999783,Verilog,Verilog-Projects,108,0,2020-03-04 21:01:12+00:00,[],None
480,https://github.com/robmig626/lab4.git,2020-03-08 03:19:06+00:00,,0,robmig626/lab4,245744421,Verilog,lab4,32436,0,2020-03-08 04:45:29+00:00,[],None
481,https://github.com/isamumu/digital-piano-project.git,2020-03-08 06:57:18+00:00,,0,isamumu/digital-piano-project,245767317,Verilog,digital-piano-project,22,0,2020-03-08 16:27:42+00:00,[],None
482,https://github.com/alu0101119373/uc-monociclo.git,2020-02-28 11:45:06+00:00,,0,alu0101119373/uc-monociclo,243749840,Verilog,uc-monociclo,334,0,2020-03-20 17:58:05+00:00,[],None
483,https://github.com/LordLittleItaly/ip_misc.git,2020-02-28 02:05:00+00:00,RTL Codes for various miscelleneous application hardwares,0,LordLittleItaly/ip_misc,243658129,Verilog,ip_misc,4,0,2020-02-28 03:10:12+00:00,[],https://api.github.com/licenses/mit
484,https://github.com/smithch/uart_cmd_inter.git,2020-02-29 01:55:46+00:00,UART command interptreter,0,smithch/uart_cmd_inter,243887569,Verilog,uart_cmd_inter,7,0,2020-03-05 23:58:11+00:00,[],None
485,https://github.com/cristinamaria01/11-Bit-Adder.git,2020-02-28 17:15:53+00:00,11 Bit Adder using both half and full adder,0,cristinamaria01/11-Bit-Adder,243815914,Verilog,11-Bit-Adder,303,0,2020-02-28 17:16:55+00:00,[],None
486,https://github.com/hahn2017/verilog.git,2020-03-05 17:13:25+00:00,,0,hahn2017/verilog,245223227,Verilog,verilog,5,0,2021-12-07 01:55:40+00:00,[],None
487,https://github.com/Hyunmo-Jeong/digital-keyboard.git,2020-03-12 18:55:30+00:00,FPGA Digital Keyboard written in Verilog and Quartus II,0,Hyunmo-Jeong/digital-keyboard,246909427,,digital-keyboard,68,0,2020-03-14 23:20:27+00:00,[],None
488,https://github.com/gamzeknbrgl/CSE331.git,2020-02-10 13:24:28+00:00,Computer Organization homeworks,0,gamzeknbrgl/CSE331,239517585,Verilog,CSE331,1135,0,2020-02-10 13:37:04+00:00,[],None
489,https://github.com/dipaolo15/Bike-Lights.git,2020-02-11 22:03:24+00:00,Developed motorbike or bicycle brake lights that will automatically turn on when braking by using lattice FPGA and accelerometer. My duties included: Design/Test i2c driver using Verilog and rework an existing PCB to include the new i2c bus and accelerometer,1,dipaolo15/Bike-Lights,239873943,Verilog,Bike-Lights,303,0,2020-02-11 22:07:39+00:00,[],None
490,https://github.com/403page/cpu.git,2020-02-11 07:53:16+00:00,verilog cpu,0,403page/cpu,239706071,Verilog,cpu,14,0,2020-02-11 08:25:26+00:00,[],None
491,https://github.com/victor-espinoza/16_Bit_RISC_Processor.git,2020-02-08 00:20:15+00:00,Fully functioning 16-Bit RISC Processor using Verilog. ,0,victor-espinoza/16_Bit_RISC_Processor,239045653,Verilog,16_Bit_RISC_Processor,6798,0,2020-02-08 00:20:38+00:00,[],None
492,https://github.com/victor-espinoza/16_Bit_RISC_Overlapping_Sequence_Detector.git,2020-02-08 00:09:18+00:00,Second Phase implementation of sequence detector using Verilog ,1,victor-espinoza/16_Bit_RISC_Overlapping_Sequence_Detector,239044525,Verilog,16_Bit_RISC_Overlapping_Sequence_Detector,1330,0,2020-02-08 00:09:40+00:00,[],None
493,https://github.com/akashr17/cpen311_lab2.git,2020-02-07 23:41:11+00:00,"Working iPod with Play, Pause, Forward, Backward and speed controls.",0,akashr17/cpen311_lab2,239041836,Verilog,cpen311_lab2,28824,0,2020-03-04 03:53:10+00:00,[],None
494,https://github.com/Yuhung-Huang/DL_IC_LAB5.git,2020-02-19 08:14:44+00:00,,0,Yuhung-Huang/DL_IC_LAB5,241567455,Verilog,DL_IC_LAB5,176,0,2020-02-19 08:15:18+00:00,[],None
495,https://github.com/Avinash2468/32-bit-2-stage-pipelined-mips-processor.git,2020-02-19 13:56:23+00:00,,0,Avinash2468/32-bit-2-stage-pipelined-mips-processor,241634789,Verilog,32-bit-2-stage-pipelined-mips-processor,170,0,2020-08-09 10:22:51+00:00,[],None
496,https://github.com/xiaowu0162/2048-on-FPGA.git,2020-03-05 06:17:45+00:00,2048 game implemented with Verilog,0,xiaowu0162/2048-on-FPGA,245084507,Verilog,2048-on-FPGA,49,0,2021-09-29 22:50:01+00:00,[],None
497,https://github.com/flaskur/pipelined_full_adder.git,2020-03-03 00:49:37+00:00,,0,flaskur/pipelined_full_adder,244508380,Verilog,pipelined_full_adder,6,0,2020-03-03 00:52:56+00:00,[],None
498,https://github.com/cristinamaria01/Not-So-Simple-ALU.git,2020-02-28 17:32:56+00:00,"For this topic I had to implement a logical arithmetic unit, capable to perform ten operations",0,cristinamaria01/Not-So-Simple-ALU,243819065,Verilog,Not-So-Simple-ALU,169,0,2020-02-28 17:33:57+00:00,[],None
499,https://github.com/AbChatt/Altera-Paint-VerilogHDL.git,2020-03-11 00:43:03+00:00,"A simple program that implements a visual editor (analogous to MS Paint) using VerilogHDL, an Altera DE2 board and a VGA monitor",0,AbChatt/Altera-Paint-VerilogHDL,246439798,Verilog,Altera-Paint-VerilogHDL,1761,0,2020-03-22 06:52:03+00:00,[],https://api.github.com/licenses/mit
500,https://github.com/NMikhail/verilog_module.git,2020-03-13 14:34:13+00:00,,0,NMikhail/verilog_module,247091551,Verilog,verilog_module,8,0,2020-03-20 20:06:43+00:00,[],None
501,https://github.com/jinu0124/HDL_Rhythm_Game.git,2020-03-11 15:26:29+00:00,Rhythm Game Project using VHDL,0,jinu0124/HDL_Rhythm_Game,246607944,Verilog,HDL_Rhythm_Game,6,0,2020-03-11 15:31:49+00:00,[],None
502,https://github.com/bethewind/MIPS.git,2020-03-07 15:03:46+00:00,"It contains four stages of my MIPS CPU design. They are, single cycle CPU, multi-cycle CPU, Pipeline CPU, and Pipeline-CPU with Cache. It's written in Verilog.",0,bethewind/MIPS,245653281,,MIPS,14027,0,2020-03-07 15:03:48+00:00,[],None
503,https://github.com/ysc0327/MIPS_Single_Cycle_CPU.git,2020-03-08 07:26:04+00:00,Implenment MIPS Single-Cycle CPU and write insertion sort assembly code to test CPU's functions.,0,ysc0327/MIPS_Single_Cycle_CPU,245770641,Verilog,MIPS_Single_Cycle_CPU,79,0,2021-05-15 12:47:48+00:00,[],None
504,https://github.com/johnrivera0987/CPE114-Experiment2.git,2020-03-10 15:53:13+00:00,Experiment 2 of HDL verilog,0,johnrivera0987/CPE114-Experiment2,246344048,Verilog,CPE114-Experiment2,10,0,2020-03-15 11:05:58+00:00,[],None
505,https://github.com/Simar-B/CSCB58_FP_Tron.git,2020-03-10 17:27:58+00:00,,0,Simar-B/CSCB58_FP_Tron,246364944,Verilog,CSCB58_FP_Tron,0,0,2020-03-10 18:08:15+00:00,[],None
506,https://github.com/PedroSousa97/Automatic-Vending-Machine-Circuit.git,2020-03-05 19:38:58+00:00,Vending machine,0,PedroSousa97/Automatic-Vending-Machine-Circuit,245252082,Verilog,Automatic-Vending-Machine-Circuit,16,0,2020-03-06 17:39:54+00:00,[],None
507,https://github.com/wuyujie1/SnakeBattleGame.git,2020-02-16 00:19:21+00:00,A completely self-designed CSC258: Computer Organization project,0,wuyujie1/SnakeBattleGame,240807255,Verilog,SnakeBattleGame,561,0,2020-03-03 00:23:51+00:00,[],None
508,https://github.com/SunKr95/cmosTran.git,2020-02-16 06:04:31+00:00,cmosTran(Modelsim_Project),0,SunKr95/cmosTran,240840813,Verilog,cmosTran,314,0,2020-10-07 00:38:43+00:00,[],None
509,https://github.com/laaragm/SD.git,2020-03-03 23:53:59+00:00,Sistemas Digitais,0,laaragm/SD,244767099,Verilog,SD,4,0,2020-03-03 23:55:44+00:00,[],None
510,https://github.com/average-avancha/digital_systems.git,2020-02-23 20:44:14+00:00,fpga-projects,0,average-avancha/digital_systems,242587901,Verilog,digital_systems,325168,0,2023-09-06 04:43:07+00:00,[],None
511,https://github.com/GershowLab/trig3_board_pllphase_de0nano-firmware.git,2020-02-18 22:22:52+00:00,Firmware for the Gershow FPGA worm analysis,2,GershowLab/trig3_board_pllphase_de0nano-firmware,241480383,Verilog,trig3_board_pllphase_de0nano-firmware,20255,0,2021-06-16 16:29:05+00:00,[],None
512,https://github.com/LukasPettersson/ENGR696.git,2020-02-18 21:32:01+00:00,This is a repository for ENGR 696 (Capstone project)  ,0,LukasPettersson/ENGR696,241471880,Verilog,ENGR696,3262,0,2022-12-14 20:46:42+00:00,[],None
513,https://github.com/astrakhov-design/FPGA_LABS.git,2020-02-22 20:56:31+00:00,Лабораторные работы по курсу проектирования ПЛИС,0,astrakhov-design/FPGA_LABS,242410594,Verilog,FPGA_LABS,5,0,2023-02-13 21:16:51+00:00,[],None
514,https://github.com/DillonHeinen/fpga_multiplier.git,2020-02-24 04:29:59+00:00,,0,DillonHeinen/fpga_multiplier,242646595,Verilog,fpga_multiplier,2,0,2020-02-24 04:31:06+00:00,[],None
515,https://github.com/vandelvan/semArq.git,2020-02-20 13:46:12+00:00,Proyectos de Seminario de Arquitectura D13,1,vandelvan/semArq,241894988,Verilog,semArq,32643,0,2020-05-25 12:15:55+00:00,[],None
516,https://github.com/AKHILESWARCHOWDARY/PWM.git,2020-02-26 07:13:02+00:00,,0,AKHILESWARCHOWDARY/PWM,243193204,Verilog,PWM,1,0,2020-02-26 07:16:54+00:00,[],None
517,https://github.com/Mintsteam/repository.git,2020-02-10 09:29:37+00:00,,0,Mintsteam/repository,239473534,Verilog,repository,11,0,2020-03-10 07:14:23+00:00,[],None
518,https://github.com/Martech123/streaming_code.git,2020-02-27 11:24:01+00:00,,0,Martech123/streaming_code,243502345,Verilog,streaming_code,27897,0,2020-04-20 13:17:33+00:00,[],None
519,https://github.com/BeatrizMartinsA/Verilog.git,2020-02-28 18:43:21+00:00,,0,BeatrizMartinsA/Verilog,243831395,Verilog,Verilog,34,0,2020-02-28 18:50:39+00:00,[],None
520,https://github.com/qinyudiao/Digital_Systems_Desgin_lab7.git,2020-02-17 04:32:26+00:00,w/ HDL,0,qinyudiao/Digital_Systems_Desgin_lab7,241019695,Verilog,Digital_Systems_Desgin_lab7,111,0,2020-02-17 04:35:41+00:00,[],None
521,https://github.com/ryantheEng/assemblylab3.git,2020-02-24 22:05:54+00:00,,0,ryantheEng/assemblylab3,242854058,Verilog,assemblylab3,49,0,2020-02-25 01:17:58+00:00,[],None
522,https://github.com/manasamudigonda/fpga_pwm.git,2020-02-25 06:22:22+00:00,,0,manasamudigonda/fpga_pwm,242926164,Verilog,fpga_pwm,36,0,2020-02-25 06:23:09+00:00,[],None
523,https://github.com/AndrewBraunEE/FPGA-Ethernet-Project.git,2020-02-21 22:29:39+00:00,CSM152B: Implementation of Ethernet Layer(s),0,AndrewBraunEE/FPGA-Ethernet-Project,242241831,Verilog,FPGA-Ethernet-Project,14,0,2020-02-21 23:53:13+00:00,[],None
524,https://github.com/fpozzana/RISC-V.git,2020-02-21 15:57:54+00:00,Implementation of a RISC-V processor core,0,fpozzana/RISC-V,242176537,Verilog,RISC-V,15953,0,2020-09-05 14:43:52+00:00,[],None
525,https://github.com/VladStefanDieaconu/ED.git,2020-02-12 18:38:03+00:00,,0,VladStefanDieaconu/ED,240087004,Verilog,ED,9,0,2021-10-30 11:44:46+00:00,[],None
526,https://github.com/volatile-kevin/ece385.git,2020-02-17 23:22:06+00:00,labs and final project,0,volatile-kevin/ece385,241228715,Verilog,ece385,54057,0,2020-05-07 18:53:28+00:00,[],None
527,https://github.com/sourabhbelekar/KleinDecryption.git,2020-02-18 11:40:31+00:00,Implements KLEIN Decryption Algorithm in Verilog,0,sourabhbelekar/KleinDecryption,241346245,Verilog,KleinDecryption,14,0,2020-02-18 11:57:00+00:00,[],None
528,https://github.com/Priyanka-Sharma1/Priyanka.git,2020-02-07 06:47:01+00:00,A Learner.,0,Priyanka-Sharma1/Priyanka,238860669,Verilog,Priyanka,13,0,2020-02-07 07:07:46+00:00,[],None
529,https://github.com/unturned24/Security-of-Embedded-Systems.git,2020-02-12 23:18:55+00:00,Assignments from ECEN 489 TAMU,0,unturned24/Security-of-Embedded-Systems,240135604,Verilog,Security-of-Embedded-Systems,6333,0,2020-03-01 18:59:11+00:00,[],None
530,https://github.com/victor-espinoza/UART_Engine.git,2020-02-08 00:32:11+00:00,Fully functional Universal Asynchronous Receiver/Transmitter Interface using Verilog and Assembly.,0,victor-espinoza/UART_Engine,239046680,Verilog,UART_Engine,17112,0,2020-02-08 00:32:54+00:00,[],None
531,https://github.com/victor-espinoza/32_Bit_Single_Cycle_RISC_Processor.git,2020-02-08 00:45:35+00:00,32-Bit Single Cycle Reduced Instruction Set Computer (RISC) processor using Verilog,0,victor-espinoza/32_Bit_Single_Cycle_RISC_Processor,239047902,Verilog,32_Bit_Single_Cycle_RISC_Processor,2363,0,2020-02-08 00:45:59+00:00,[],None
532,https://github.com/kevanpigott/FPGA_ADC_EEPROM_I2c.git,2020-03-13 01:13:08+00:00,reads data from adc into FPGA writes that data onto EEPROM I2c,0,kevanpigott/FPGA_ADC_EEPROM_I2c,246961830,Verilog,FPGA_ADC_EEPROM_I2c,26,0,2020-03-13 01:23:01+00:00,[],None
533,https://github.com/li779/ECE552.git,2020-03-12 06:04:17+00:00,,0,li779/ECE552,246756379,Verilog,ECE552,7817,0,2020-05-06 18:43:45+00:00,[],None
534,https://github.com/quiatvn/pcie_uscale.git,2020-03-13 13:06:33+00:00,pcie ultrascale wrapprt project,0,quiatvn/pcie_uscale,247073259,Verilog,pcie_uscale,4491,0,2020-03-25 08:49:24+00:00,[],
535,https://github.com/kakysha/go-board-examples.git,2020-03-01 23:54:49+00:00,Simple examples in Verilog for iCE40HX1K FPGA (Go Board),1,kakysha/go-board-examples,244243069,Verilog,go-board-examples,54,0,2020-03-09 16:29:58+00:00,[],None
536,https://github.com/hwengmgr/SMC-FPGA.git,2020-03-04 16:08:00+00:00,,0,hwengmgr/SMC-FPGA,244944544,Verilog,SMC-FPGA,28669,0,2020-03-05 17:49:48+00:00,[],None
537,https://github.com/minhnvl/Computer-Organization.git,2020-03-05 05:34:01+00:00,Computer Organization,0,minhnvl/Computer-Organization,245077827,Verilog,Computer-Organization,12874,0,2020-03-05 05:59:39+00:00,[],None
538,https://github.com/TitanGuardian/my_cpu.git,2020-03-11 19:25:49+00:00,,0,TitanGuardian/my_cpu,246661540,Verilog,my_cpu,65,0,2020-05-28 20:33:04+00:00,[],None
539,https://github.com/queentran/CSE140L_Lab4.git,2020-03-13 19:32:05+00:00,,0,queentran/CSE140L_Lab4,247147946,Verilog,CSE140L_Lab4,37,0,2020-03-14 03:57:39+00:00,[],None
540,https://github.com/philongvn99/VolleyballScoreDisplaying.git,2020-02-24 07:25:51+00:00,,0,philongvn99/VolleyballScoreDisplaying,242672405,Verilog,VolleyballScoreDisplaying,1300,0,2020-02-24 08:58:02+00:00,[],None
541,https://github.com/ronggangzhishen/hw.git,2020-03-08 04:49:35+00:00,homework,0,ronggangzhishen/hw,245753805,Verilog,hw,61982,0,2021-05-26 02:32:57+00:00,[],None
542,https://github.com/TingHLiao/FPGA_SharkHovercraft.git,2020-03-10 16:24:56+00:00,Getting inspiration: https://howtomechatronics.com/projects/diy-arduino-based-rc-hovercraft/,0,TingHLiao/FPGA_SharkHovercraft,246351394,Verilog,FPGA_SharkHovercraft,13555,0,2021-12-29 05:50:08+00:00,['fpga'],None
543,https://github.com/POETSII/BSVFan.git,2020-02-21 17:02:21+00:00,,0,POETSII/BSVFan,242189518,Verilog,BSVFan,127,0,2022-10-11 12:54:26+00:00,[],None
544,https://github.com/fatihselimyakar/MIPSProcessor.git,2020-02-17 20:14:22+00:00,Mips processor that can run some J type R type and I type instructions,0,fatihselimyakar/MIPSProcessor,241198714,Verilog,MIPSProcessor,887,0,2020-02-17 20:17:07+00:00,[],None
545,https://github.com/rahimie1/ELC-363.git,2020-02-25 00:33:08+00:00,,1,rahimie1/ELC-363,242874456,Verilog,ELC-363,26,0,2020-03-09 21:14:09+00:00,[],None
546,https://github.com/esizzle69/FPGA-Frogger-Game.git,2020-02-22 17:33:34+00:00,"A FPGA Frogger game which runs on DE1-SOC board, written in verilog",1,esizzle69/FPGA-Frogger-Game,242383179,Verilog,FPGA-Frogger-Game,18468,0,2020-02-22 17:58:01+00:00,[],None
547,https://github.com/Yuhung-Huang/DL_IC_LAB6.git,2020-02-19 08:15:31+00:00,,0,Yuhung-Huang/DL_IC_LAB6,241567595,Verilog,DL_IC_LAB6,3,0,2020-02-19 08:18:10+00:00,[],None
548,https://github.com/GeraHn10/DigitalMIps32.git,2020-03-03 02:00:38+00:00,,0,GeraHn10/DigitalMIps32,244518476,Verilog,DigitalMIps32,11,0,2020-03-03 02:01:51+00:00,[],None
549,https://github.com/zhm2go/tetris_processor.git,2020-02-29 23:03:30+00:00,,0,zhm2go/tetris_processor,244054393,Verilog,tetris_processor,50069,0,2020-02-29 23:25:52+00:00,[],None
550,https://github.com/opre-amp/template.git,2020-03-03 22:57:05+00:00,"Don't clone this repository, use your own!",1,opre-amp/template,244759004,Verilog,template,614,0,2020-03-08 23:55:11+00:00,[],None
551,https://github.com/tamst/lab6.git,2020-02-28 19:08:00+00:00,,0,tamst/lab6,243835595,Verilog,lab6,9922,0,2020-02-28 19:09:28+00:00,[],None
552,https://github.com/public-domain/cpu8080.git,2020-03-01 20:41:07+00:00,This is an 8080 core created as a project to get to know Verilog,0,public-domain/cpu8080,244220226,Verilog,cpu8080,6891,0,2023-12-28 08:29:56+00:00,[],None
553,https://github.com/ekiwi/maltese.git,2020-02-20 05:50:57+00:00,A symbolic execution engine for Chisel circuits.,1,ekiwi/maltese,241804518,Verilog,maltese,12107,0,2021-10-07 17:08:22+00:00,[],https://api.github.com/licenses/bsd-3-clause
554,https://github.com/nsmith31415/CompArch_SISC_Processor.git,2020-03-02 00:38:47+00:00,Project for Computer Architecture and Organization at the University of Iowa. ,0,nsmith31415/CompArch_SISC_Processor,244247738,Verilog,CompArch_SISC_Processor,213,0,2020-04-13 03:44:54+00:00,[],None
555,https://github.com/funked1/LEGv8_CPU.git,2020-03-02 16:04:33+00:00,Verilog Code for a Pipelined LEGv8 Processor for TCNJ course ELC463,0,funked1/LEGv8_CPU,244413848,Verilog,LEGv8_CPU,8,0,2020-03-02 16:05:41+00:00,[],https://api.github.com/licenses/mit
556,https://github.com/hecmay/fpga-pac-opae.git,2020-03-04 01:55:13+00:00,1x40G HSSI AFU template that instantiates a 1x40G Ethernet MAC for packet generation and checking.,0,hecmay/fpga-pac-opae,244784212,Verilog,fpga-pac-opae,7152,0,2020-06-19 19:42:01+00:00,[],None
557,https://github.com/americobarros/ece243.git,2020-02-26 00:53:05+00:00,ECE243 - Computer Organization Labs,0,americobarros/ece243,243135571,Verilog,ece243,18648,0,2020-02-26 00:58:26+00:00,[],https://api.github.com/licenses/mit
558,https://github.com/Sumeetk96/AVR_based_RISC.git,2020-02-25 15:06:36+00:00,A RISC Processor based on AVR instruction set,1,Sumeetk96/AVR_based_RISC,243028848,Verilog,AVR_based_RISC,12,0,2020-02-25 15:11:33+00:00,[],None
559,https://github.com/messaging-cells/bug_synth_01.git,2020-03-04 16:14:42+00:00,Seems like non used modules in yosys screw up place and routing in nextpnr.,0,messaging-cells/bug_synth_01,244946168,Verilog,bug_synth_01,5,0,2020-03-04 16:25:44+00:00,[],None
560,https://github.com/begumcelik/15-bit-adder-subtractor-overflow-detection.git,2020-03-04 22:17:39+00:00,"The circuit that can both add and subtract two 15-bit integer and realize whether there is an overlow or not, have been designed and implemented with using Verilog HDL",0,begumcelik/15-bit-adder-subtractor-overflow-detection,245015539,Verilog,15-bit-adder-subtractor-overflow-detection,692,0,2022-08-25 09:34:06+00:00,[],None
561,https://github.com/ArjunRameshV/Computer-Architecture-.git,2020-02-15 05:57:22+00:00,,0,ArjunRameshV/Computer-Architecture-,240653288,Verilog,Computer-Architecture-,2,0,2020-02-15 15:04:02+00:00,[],None
562,https://github.com/cpuex2019-1/core2.git,2020-02-16 05:58:45+00:00,,0,cpuex2019-1/core2,240840202,Verilog,core2,557,0,2020-02-28 02:19:30+00:00,[],None
563,https://github.com/rasenganr/ALU.git,2020-02-11 19:57:13+00:00,Arithmetic Logic Unit,0,rasenganr/ALU,239851995,Verilog,ALU,7,0,2020-02-11 20:00:59+00:00,[],None
564,https://github.com/VictorS67/CSC258_PROJECT.git,2020-02-16 21:36:41+00:00,Running Pikachu,0,VictorS67/CSC258_PROJECT,240969858,Verilog,CSC258_PROJECT,15923,0,2020-02-16 22:03:42+00:00,[],None
565,https://github.com/welsakka/lab2.git,2020-02-14 16:27:58+00:00,,1,welsakka/lab2,240551882,Verilog,lab2,1,0,2020-02-14 20:18:15+00:00,[],None
566,https://github.com/earphonebreaker/EDA_test.git,2020-02-12 09:05:59+00:00,,1,earphonebreaker/EDA_test,239968592,Verilog,EDA_test,4426,0,2020-10-02 12:47:02+00:00,[],None
567,https://github.com/amartya321/Adder_CLA32b.git,2020-02-11 09:58:40+00:00,,0,amartya321/Adder_CLA32b,239729165,Verilog,Adder_CLA32b,5,0,2020-02-11 10:00:06+00:00,[],None
568,https://github.com/m-salman-afzal/RISC-V-Core.git,2020-02-10 20:50:49+00:00,,0,m-salman-afzal/RISC-V-Core,239610502,Verilog,RISC-V-Core,22,0,2023-01-26 11:45:13+00:00,[],None
569,https://github.com/tylerakau/ee260_2020_spring_materials_week_06_repo.git,2020-02-21 19:00:22+00:00,,6,tylerakau/ee260_2020_spring_materials_week_06_repo,242210464,,ee260_2020_spring_materials_week_06_repo,52,0,2020-10-31 00:43:48+00:00,[],None
570,https://github.com/LordLittleItaly/ip_amba_axi.git,2020-02-15 03:34:52+00:00,AMBA AXI4 IP ( RTL ),0,LordLittleItaly/ip_amba_axi,240639403,Verilog,ip_amba_axi,13,0,2020-03-01 03:54:02+00:00,[],https://api.github.com/licenses/mit
571,https://github.com/The-Markitecht/FETCH.git,2020-03-10 23:53:36+00:00,FETCH is the Fluent Engine and Transmission Controller Hardware for sports cars.,0,The-Markitecht/FETCH,246433481,Verilog,FETCH,9563,0,2020-03-22 21:03:20+00:00,[],https://api.github.com/licenses/lgpl-3.0
572,https://github.com/mthonorio/Vending-Machine.git,2020-03-13 16:02:58+00:00,Projeto Final da Disciplina de Circuitos Lógicos II em Verilog usando a IDE do Quartus II,3,mthonorio/Vending-Machine,247110349,Verilog,Vending-Machine,4982,0,2020-03-23 20:16:34+00:00,[],None
573,https://github.com/Yuhung-Huang/single-cycle-riscv-cpu.ver2.git,2020-02-19 07:36:05+00:00,,0,Yuhung-Huang/single-cycle-riscv-cpu.ver2,241560726,Verilog,single-cycle-riscv-cpu.ver2,517,0,2020-02-20 06:23:00+00:00,[],None
574,https://github.com/juanalbrecht/brg_hardfloat.git,2020-02-19 22:02:24+00:00,Repo to demo Berkeley's implementation of HardFloat wrapped around PyMTL ,0,juanalbrecht/brg_hardfloat,241735998,Verilog,brg_hardfloat,163,0,2020-03-29 02:09:51+00:00,[],None
575,https://github.com/Sausy/lighthouse2tracking.git,2020-02-18 11:08:19+00:00,FPGA and esp32 (NINA) implementation ,0,Sausy/lighthouse2tracking,241340422,Verilog,lighthouse2tracking,232223,0,2020-06-05 18:39:37+00:00,[],None
576,https://github.com/OmarElNaja/EnhancedProcessor.git,2020-02-08 11:22:47+00:00,"A processor used for performing assembly code instructions. Capable of moving data between registers, performing mathematical operations (add, subtract, bitwise logical and), reading and writing data to certain addresses in a RAM and performing branch conditions.",0,OmarElNaja/EnhancedProcessor,239119093,Verilog,EnhancedProcessor,14,0,2020-02-08 11:43:58+00:00,[],None
577,https://github.com/thomasxu97/ECE385_SP2020.git,2020-02-09 22:36:18+00:00,A repository for sharing code of ECE385 SP2020,0,thomasxu97/ECE385_SP2020,239384936,Verilog,ECE385_SP2020,151873,0,2020-05-08 02:19:04+00:00,[],None
578,https://github.com/avidf/communication-protocol.git,2020-03-08 02:34:02+00:00,,0,avidf/communication-protocol,245739672,Verilog,communication-protocol,5,0,2020-03-10 02:47:47+00:00,[],None
579,https://github.com/midn8hustlr/Set-Associative-Cache.git,2020-03-08 06:07:48+00:00,,0,midn8hustlr/Set-Associative-Cache,245761893,Verilog,Set-Associative-Cache,4,0,2020-03-08 06:10:32+00:00,[],None
580,https://github.com/asd08573064/vending-mahine.git,2020-02-08 15:56:41+00:00,Final project of logic design lab.,0,asd08573064/vending-mahine,239158793,Verilog,vending-mahine,45,0,2021-09-25 13:23:36+00:00,[],None
581,https://github.com/m4j0rt0m/ram_init.git,2020-02-11 05:46:04+00:00,RAM initialization test,0,m4j0rt0m/ram_init,239686319,Verilog,ram_init,11,0,2020-02-11 05:46:29+00:00,[],None
582,https://github.com/varungirish/D_Flip_Flop-Verilog.git,2020-02-14 03:22:14+00:00,A simple verilog block showing the functionality of the D Flip Flop.,0,varungirish/D_Flip_Flop-Verilog,240419389,Verilog,D_Flip_Flop-Verilog,3,0,2020-02-14 03:23:52+00:00,[],https://api.github.com/licenses/mit
583,https://github.com/iamtonyxu/ATE-FW-100018821.git,2020-02-23 06:23:53+00:00,Troubleshooting on FW100018821,0,iamtonyxu/ATE-FW-100018821,242467901,Verilog,ATE-FW-100018821,2067,0,2020-02-23 08:18:30+00:00,[],None
584,https://github.com/tzutengweng33176/Computer_Architecture_109_1.git,2020-02-24 23:02:15+00:00,台大資工109-1 洪士灝  計算機結構 作業3 ALU implementation 作業4  single-cycle CPU implementation,1,tzutengweng33176/Computer_Architecture_109_1,242862576,Verilog,Computer_Architecture_109_1,431,0,2022-10-02 20:56:24+00:00,[],None
585,https://github.com/AKHILESWARCHOWDARY/Seven_Segment_Display.git,2020-02-25 06:23:50+00:00,,0,AKHILESWARCHOWDARY/Seven_Segment_Display,242926445,Verilog,Seven_Segment_Display,21,0,2020-02-25 06:24:29+00:00,[],None
586,https://github.com/akshaypsoni/RISC_Processor_8bit.git,2020-02-21 03:47:01+00:00,An Verilog Implementation of 8 bit RISC Processor based on AVR ISA,0,akshaypsoni/RISC_Processor_8bit,242048309,Verilog,RISC_Processor_8bit,8727,0,2021-02-14 17:08:30+00:00,[],None
587,https://github.com/pevkirill/slave.git,2020-02-29 17:09:06+00:00,,0,pevkirill/slave,244008397,Verilog,slave,5,0,2020-02-29 17:22:34+00:00,[],None
588,https://github.com/AiTran/computerorganization.git,2020-03-05 05:24:43+00:00,Computer Organization,0,AiTran/computerorganization,245076527,Verilog,computerorganization,13827,0,2020-07-03 11:46:07+00:00,[],None
589,https://github.com/taharcharlie/debugging-axi-dma-issue.git,2020-03-05 06:01:06+00:00,,0,taharcharlie/debugging-axi-dma-issue,245081898,Verilog,debugging-axi-dma-issue,1228,0,2020-03-05 06:46:46+00:00,[],None
590,https://github.com/peterjohnsonhmc/E155.git,2020-02-26 20:37:53+00:00,Labs and Final Project for  E155 Microprocessor Systems,0,peterjohnsonhmc/E155,243360700,Verilog,E155,35363,0,2020-06-14 18:56:11+00:00,[],None
591,https://github.com/ting6/ECE-540-Final-Project.git,2020-02-17 21:53:13+00:00,,0,ting6/ECE-540-Final-Project,241215725,Verilog,ECE-540-Final-Project,9696,0,2020-02-17 22:10:41+00:00,[],None
592,https://github.com/victor-espinoza/32_Bit_Single_Cycle_RISC_Processor_With_Sorting_Code.git,2020-02-08 00:46:59+00:00,Single Cycle Reduced Instruction Set Computer (RISC) processor with additional sorting code to verify the correctness of the processor. ,0,victor-espinoza/32_Bit_Single_Cycle_RISC_Processor_With_Sorting_Code,239048011,Verilog,32_Bit_Single_Cycle_RISC_Processor_With_Sorting_Code,1568,0,2020-02-08 00:47:24+00:00,[],None
593,https://github.com/ching-min/Dual-Core-CPU-Design.git,2020-02-19 09:03:07+00:00,,0,ching-min/Dual-Core-CPU-Design,241576607,Verilog,Dual-Core-CPU-Design,219,0,2020-02-20 07:22:59+00:00,[],None
594,https://github.com/CatalinaLamboglia/SchoolWork.git,2020-02-16 03:40:33+00:00,Collection of School work from previous and current institutions,0,CatalinaLamboglia/SchoolWork,240826393,Verilog,SchoolWork,16637,0,2020-11-10 23:50:35+00:00,[],None
595,https://github.com/Baki-0/Verilog-simulation.git,2020-02-22 02:52:54+00:00,Verilogのシミュレーション波形を見る練習,0,Baki-0/Verilog-simulation,242269320,Verilog,Verilog-simulation,16,0,2020-02-29 04:06:09+00:00,[],None
596,https://github.com/victor-espinoza/16_Bit_RISC_CPU_Execution_Unit.git,2020-02-08 00:17:38+00:00,CPU Execution Unit using Verilog ,0,victor-espinoza/16_Bit_RISC_CPU_Execution_Unit,239045403,Verilog,16_Bit_RISC_CPU_Execution_Unit,4724,0,2020-02-08 00:18:17+00:00,[],None
597,https://github.com/AlexFrangeskou/CS4341-ALU.git,2020-03-07 01:16:50+00:00,CS4341 ALU group project,3,AlexFrangeskou/CS4341-ALU,245546623,Verilog,CS4341-ALU,899,0,2020-03-14 00:47:21+00:00,[],None
598,https://github.com/gaochaousc/EE-599_-GaoChao-_-4458723430-.git,2020-03-07 06:59:05+00:00,,0,gaochaousc/EE-599_-GaoChao-_-4458723430-,245584307,Verilog,EE-599_-GaoChao-_-4458723430-,328,0,2020-03-07 07:01:35+00:00,[],None
599,https://github.com/alu0101119373/uc-monociclo-entrada-salida.git,2020-03-09 12:28:41+00:00,,0,alu0101119373/uc-monociclo-entrada-salida,246029825,Verilog,uc-monociclo-entrada-salida,1284,0,2020-07-08 15:38:57+00:00,[],None
600,https://github.com/Karl-Cui/realtime-filters.git,2020-03-13 01:45:03+00:00,CSC258 Project,0,Karl-Cui/realtime-filters,246966040,Verilog,realtime-filters,12,0,2020-03-13 01:45:59+00:00,[],None
601,https://github.com/orenzah/verilog-uart.git,2020-02-25 20:18:27+00:00,Project at Logic Design,0,orenzah/verilog-uart,243093919,Verilog,verilog-uart,14,0,2020-03-09 18:50:54+00:00,[],None
602,https://github.com/tannguyencoder/FPAU-Add_Sub_32bit.git,2020-02-27 12:14:21+00:00,,0,tannguyencoder/FPAU-Add_Sub_32bit,243511311,Verilog,FPAU-Add_Sub_32bit,424,0,2020-02-27 12:16:04+00:00,[],None
603,https://github.com/flaskur/forward_sbox.git,2020-02-12 02:21:34+00:00,,0,flaskur/forward_sbox,239909177,Verilog,forward_sbox,17,0,2020-02-17 00:04:22+00:00,[],None
604,https://github.com/HartnettMatt/Digital-Logic.git,2020-02-11 20:02:40+00:00,"Matt's work for ECEN 2350, Digital Logic. Written in verilog, made for the DE-10 Lite Board.",0,HartnettMatt/Digital-Logic,239853017,Verilog,Digital-Logic,106248,0,2020-09-17 00:14:45+00:00,[],None
605,https://github.com/MorgothCreator/arduboy-rtl-emulator.git,2020-02-10 07:12:20+00:00,VHDL design to emulate the ArduBoy game console.,1,MorgothCreator/arduboy-rtl-emulator,239449850,Verilog,arduboy-rtl-emulator,393,0,2020-02-17 16:24:04+00:00,[],https://api.github.com/licenses/gpl-2.0
606,https://github.com/kirthithedoer/SPI_FPGA-MSP430.git,2020-02-09 16:13:59+00:00,,0,kirthithedoer/SPI_FPGA-MSP430,239333603,Verilog,SPI_FPGA-MSP430,9,0,2020-02-09 16:28:58+00:00,"['msp430', 'picoblaze', 'fpga', 'spi-communication-protocol']",None
607,https://github.com/mun3im/learnverilog.git,2020-02-10 11:17:20+00:00,,0,mun3im/learnverilog,239493627,Verilog,learnverilog,0,0,2020-02-10 11:21:20+00:00,[],None
608,https://github.com/vkbans/Calc1-Design.git,2020-02-07 21:29:13+00:00,"Direct Testing of Calc1 Design, Identifying bugs in the design",0,vkbans/Calc1-Design,239025932,Verilog,Calc1-Design,28,0,2020-02-11 20:38:08+00:00,[],None
609,https://github.com/queentran/cse140l_lab3.git,2020-02-28 08:31:21+00:00,,0,queentran/cse140l_lab3,243714375,Verilog,cse140l_lab3,13,0,2020-02-28 21:22:25+00:00,[],None
610,https://github.com/PierreVieira/LAOC_II.git,2020-02-28 17:40:05+00:00,"Repositório voltado às práticas de Laboratório de Arquitetura e Organização de Computadores II, disciplina ministrada no CEFET-MG.",0,PierreVieira/LAOC_II,243820365,Verilog,LAOC_II,2858,0,2020-09-09 19:54:32+00:00,[],None
611,https://github.com/DevBaweja/CPU-Designing.git,2020-02-29 19:45:20+00:00,,0,DevBaweja/CPU-Designing,244031110,Verilog,CPU-Designing,420,0,2020-02-29 19:45:33+00:00,[],None
612,https://github.com/wuliangshun/FibonacciBinarySystem.git,2020-03-07 03:18:18+00:00,Fibonacci/Zeckendorf Representation System research codes on FPGA platform. ,0,wuliangshun/FibonacciBinarySystem,245560108,Verilog,FibonacciBinarySystem,87,0,2020-10-22 03:13:22+00:00,"['fibonacci', 'verilog-hdl']",None
613,https://github.com/Aditya-Pharande/EE599_Pharande_2739814954.git,2020-03-07 06:02:14+00:00,,0,Aditya-Pharande/EE599_Pharande_2739814954,245577807,Verilog,EE599_Pharande_2739814954,7102,0,2020-04-04 06:44:23+00:00,[],None
614,https://github.com/Cfacultad/CS147-final.git,2020-03-10 23:47:29+00:00,"Final project of CS147 - Computer Architecture. A simulation of a basic computer system with ALU, Registers, Control Unit, RAM, using ModelSim",0,Cfacultad/CS147-final,246432724,Verilog,CS147-final,121,0,2020-03-14 00:12:13+00:00,[],None
615,https://github.com/BelyankovOO/CAC.git,2020-02-20 10:27:50+00:00,,0,BelyankovOO/CAC,241855677,Verilog,CAC,24,0,2020-06-01 10:37:07+00:00,[],None
616,https://github.com/jessicawalsh/Pipeline-Lab.git,2020-02-21 06:48:28+00:00,,0,jessicawalsh/Pipeline-Lab,242073360,Verilog,Pipeline-Lab,67,0,2020-02-21 22:53:24+00:00,[],None
617,https://github.com/JuanAG/DemoJorgeJuanGit.git,2020-02-18 17:59:08+00:00,Demo github,0,JuanAG/DemoJorgeJuanGit,241430492,Verilog,DemoJorgeJuanGit,8,0,2020-02-18 18:33:23+00:00,[],None
618,https://github.com/wanglu0609/FPGA_Bomberman_Game.git,2020-02-19 04:51:39+00:00,,0,wanglu0609/FPGA_Bomberman_Game,241535639,Verilog,FPGA_Bomberman_Game,26863,0,2020-02-19 05:43:40+00:00,[],None
619,https://github.com/wudiudiu07/3DQ5-lab.git,2020-02-24 21:08:31+00:00,digital system design,1,wudiudiu07/3DQ5-lab,242843843,Verilog,3DQ5-lab,14757,0,2020-02-26 02:34:45+00:00,[],None
620,https://github.com/Gasparmando/ArquiComp-mips.git,2020-02-24 21:43:33+00:00,,0,Gasparmando/ArquiComp-mips,242850211,Verilog,ArquiComp-mips,79176,0,2020-05-29 22:22:30+00:00,[],None
621,https://github.com/brandon-cormier/CSC258.git,2020-02-20 18:22:57+00:00,,0,brandon-cormier/CSC258,241958303,Verilog,CSC258,33,0,2020-05-13 17:01:20+00:00,[],None
622,https://github.com/timurxo/Vending-machine.git,2020-02-18 07:10:51+00:00,Verilog. Xilinx Vivado,0,timurxo/Vending-machine,241295642,Verilog,Vending-machine,4,0,2020-04-05 03:01:56+00:00,[],None
623,https://github.com/tadas-s/efpygyei.git,2020-02-18 20:33:12+00:00,Random experimentation with iCE40HX1K-EVB FPGA board by Olimex,0,tadas-s/efpygyei,241461353,Verilog,efpygyei,6,0,2020-06-07 15:02:47+00:00,[],None
624,https://github.com/hua7328/rotencoder_ctrl.git,2020-02-19 05:42:43+00:00,测试文件,0,hua7328/rotencoder_ctrl,241542675,Verilog,rotencoder_ctrl,2,0,2020-02-19 06:07:51+00:00,[],None
625,https://github.com/yychdu/fpga_sth.git,2020-02-23 14:08:49+00:00,sth for fpga using,0,yychdu/fpga_sth,242528305,Verilog,fpga_sth,7904,0,2020-02-23 14:12:38+00:00,[],None
626,https://github.com/ryanhoang15/Assembly---Verilog.git,2020-02-22 21:25:20+00:00,,0,ryanhoang15/Assembly---Verilog,242413823,Verilog,Assembly---Verilog,1271,0,2020-09-24 04:02:08+00:00,[],None
627,https://github.com/Geothomas1/Risc-v-projects.git,2020-03-01 10:25:34+00:00,,0,Geothomas1/Risc-v-projects,244128375,Verilog,Risc-v-projects,33,0,2020-09-04 07:59:07+00:00,[],None
628,https://github.com/helix-osu-firmware/tof_board_checkout.git,2020-03-05 23:35:40+00:00,TOF Readout version of the board checkout firmware,0,helix-osu-firmware/tof_board_checkout,245289645,Verilog,tof_board_checkout,106,0,2020-03-12 15:17:06+00:00,[],None
629,https://github.com/ckoegel/ece310_proj1.git,2020-03-04 21:06:21+00:00,ECE 310 Project 1. A Serial BCD adder in Verilog.,0,ckoegel/ece310_proj1,245003953,Verilog,ece310_proj1,126,0,2021-06-17 19:59:48+00:00,[],None
630,https://github.com/alexandre-roque/Sistemas-Digitais.git,2020-03-05 19:35:42+00:00,"Atividades referentes à disciplina de Sistemas Digitais, 2³ período.",0,alexandre-roque/Sistemas-Digitais,245251496,Verilog,Sistemas-Digitais,29200,0,2021-02-19 18:43:16+00:00,[],None
631,https://github.com/piterbajk/masters-thesis.git,2020-03-09 18:54:52+00:00,Project developed for Master's degree in Computer Sciencie @ Wroclaw University of Techonolgy. Methods of computing acceleration using FPGA platform. ,0,piterbajk/masters-thesis,246117461,Verilog,masters-thesis,4282,0,2020-05-22 08:55:18+00:00,[],None
632,https://github.com/aasim-07/Image-Processing.git,2020-03-09 16:07:29+00:00,,0,aasim-07/Image-Processing,246081737,Verilog,Image-Processing,0,0,2020-03-09 18:29:40+00:00,[],None
633,https://github.com/ruizhiz/-EE-599_Ruizhi_Zhang_8230108665.git,2020-03-06 21:47:29+00:00,,0,ruizhiz/-EE-599_Ruizhi_Zhang_8230108665,245522488,Verilog,-EE-599_Ruizhi_Zhang_8230108665,10546,0,2020-05-09 05:50:15+00:00,[],None
634,https://github.com/y1xiao/nscscc2019.git,2020-03-07 10:27:58+00:00,nscscc2019作品,0,y1xiao/nscscc2019,245612100,Verilog,nscscc2019,56,0,2020-03-07 10:35:35+00:00,[],None
635,https://github.com/rizaudo/risc16-examplecpu.git,2020-03-07 14:30:03+00:00,,0,rizaudo/risc16-examplecpu,245647586,Verilog,risc16-examplecpu,5,0,2020-03-07 14:32:48+00:00,[],https://api.github.com/licenses/mit
636,https://github.com/j524liu/Verilog.git,2020-03-12 23:15:38+00:00,,0,j524liu/Verilog,246947333,Verilog,Verilog,31,0,2020-03-12 23:51:58+00:00,[],None
637,https://github.com/fulv1o/Arquitetura-e-Organiza-o-de-Computadores.git,2020-03-13 13:17:31+00:00,,0,fulv1o/Arquitetura-e-Organiza-o-de-Computadores,247075440,Verilog,Arquitetura-e-Organiza-o-de-Computadores,1,0,2020-03-13 13:22:29+00:00,[],None
638,https://github.com/5aji/mc145000B.git,2020-02-08 21:31:13+00:00,MC145000B system verilog,0,5aji/mc145000B,239207199,Verilog,mc145000B,148,0,2020-02-08 21:31:37+00:00,[],None
639,https://github.com/victor-espinoza/16_Bit_RISC_Sequence_Detector.git,2020-02-08 00:07:12+00:00,Sequence Detector implemented using FPGA logic,0,victor-espinoza/16_Bit_RISC_Sequence_Detector,239044327,Verilog,16_Bit_RISC_Sequence_Detector,1639,0,2020-02-08 00:08:18+00:00,[],None
640,https://github.com/weibes/EE469_Lab_ARM_Processor.git,2020-02-12 21:50:55+00:00,EE469 circuit lab,0,weibes/EE469_Lab_ARM_Processor,240122696,Verilog,EE469_Lab_ARM_Processor,1348,0,2022-08-19 05:07:03+00:00,[],None
641,https://github.com/vyshnavi-vangari/PWM-Generator.git,2020-02-25 06:32:49+00:00,,0,vyshnavi-vangari/PWM-Generator,242927904,Verilog,PWM-Generator,6,0,2020-02-26 07:20:56+00:00,[],None
642,https://github.com/mgomez0/replay-buffer.git,2020-02-26 19:01:49+00:00,Replay Buffer Design for CPE186,4,mgomez0/replay-buffer,243342474,Verilog,replay-buffer,212,0,2020-05-08 21:13:37+00:00,[],https://api.github.com/licenses/gpl-3.0
643,https://github.com/FreshJesh5/Pipelined-DLX-Processor.git,2020-03-11 08:54:27+00:00,,0,FreshJesh5/Pipelined-DLX-Processor,246520946,Verilog,Pipelined-DLX-Processor,173,0,2020-03-14 01:55:02+00:00,[],None
644,https://github.com/willriley/single-cycle-cpu.git,2020-03-13 17:52:20+00:00,Single-Cycle RISC-V Microprocessor,0,willriley/single-cycle-cpu,247131031,Verilog,single-cycle-cpu,64,0,2020-04-26 20:51:43+00:00,[],None
645,https://github.com/IDA102/FPGA.git,2020-03-13 09:12:06+00:00,,0,IDA102/FPGA,247030651,Verilog,FPGA,13418,0,2020-12-28 15:40:10+00:00,[],None
646,https://github.com/irbklew/4341-Group.git,2020-03-12 22:27:37+00:00,,0,irbklew/4341-Group,246941547,,4341-Group,46,0,2020-05-29 08:45:30+00:00,[],None
647,https://github.com/GnicoJP/KAMPPHER.git,2020-02-23 09:46:40+00:00, KAMPPHER: Kicking and Alarming Module for Preventing i/o storage Peripheral by Hardware from Evil Rewriting.,0,GnicoJP/KAMPPHER,242491778,Verilog,KAMPPHER,171,0,2020-09-25 07:49:37+00:00,[],
648,https://github.com/zachtakk/CECS460.git,2020-02-22 00:02:03+00:00,,0,zachtakk/CECS460,242252043,Verilog,CECS460,3139,0,2020-03-02 02:03:41+00:00,[],None
649,https://github.com/Deeksharangapuri/FPGA-lab.git,2020-02-25 06:06:35+00:00,,0,Deeksharangapuri/FPGA-lab,242923641,Verilog,FPGA-lab,1,0,2020-02-25 06:07:19+00:00,[],None
650,https://github.com/HongLinfeng/test.git,2020-02-17 05:06:01+00:00,测试用,0,HongLinfeng/test,241024105,Verilog,test,1453,0,2020-03-02 14:23:46+00:00,[],https://api.github.com/licenses/mit
651,https://github.com/wedunsto/VerilogProjects.git,2020-02-16 06:06:35+00:00,Verilog projects,0,wedunsto/VerilogProjects,240841042,Verilog,VerilogProjects,13,0,2020-08-06 01:34:56+00:00,[],None
652,https://github.com/Brandon-Valley/mp_2_combinational_circuits_datapath_components_hdl.git,2020-02-23 16:18:42+00:00,,0,Brandon-Valley/mp_2_combinational_circuits_datapath_components_hdl,242549593,Verilog,mp_2_combinational_circuits_datapath_components_hdl,123435,0,2020-04-06 02:07:34+00:00,[],None
653,https://github.com/jiengup/alarm-verilog.git,2020-02-24 02:59:25+00:00,a verilog based FPGA alarm program,0,jiengup/alarm-verilog,242633978,Verilog,alarm-verilog,26113,0,2021-11-25 09:58:31+00:00,[],None
654,https://github.com/pavanpreetham10/CS224.git,2020-02-19 19:11:58+00:00,,0,pavanpreetham10/CS224,241703101,Verilog,CS224,8,0,2020-02-19 19:26:57+00:00,[],None
655,https://github.com/mounikadodla/pwm.git,2020-02-26 09:56:05+00:00,,0,mounikadodla/pwm,243228751,Verilog,pwm,102,0,2020-02-26 10:00:25+00:00,[],None
656,https://github.com/rasenganr/Tetris.git,2020-02-11 20:05:57+00:00,A Tetris game using Verilog on FPGA.,0,rasenganr/Tetris,239853672,Verilog,Tetris,1140,0,2020-02-11 20:08:27+00:00,[],None
657,https://github.com/thisnameistaken/ece385git.git,2020-02-13 23:18:59+00:00,,0,thisnameistaken/ece385git,240387167,Verilog,ece385git,96008,0,2020-04-12 01:49:39+00:00,[],None
658,https://github.com/IshaniGowaikar/3_bit_ALU.git,2020-02-13 04:00:28+00:00,,0,IshaniGowaikar/3_bit_ALU,240172972,Verilog,3_bit_ALU,1152,0,2020-09-22 21:25:12+00:00,[],None
659,https://github.com/ducnguyen510/MAC.git,2020-02-13 10:17:37+00:00,,0,ducnguyen510/MAC,240231650,Verilog,MAC,12321,0,2020-02-13 10:37:17+00:00,[],None
660,https://github.com/TanFangZhou/-V2.0.git,2020-02-14 10:29:43+00:00,第二版插回损,0,TanFangZhou/-V2.0,240483500,Verilog,-V2.0,115,0,2020-02-20 04:27:38+00:00,[],None
661,https://github.com/robalbin/ProjectLab1.git,2020-02-14 15:20:46+00:00,code for project lab 1,0,robalbin/ProjectLab1,240537557,Verilog,ProjectLab1,20,0,2020-03-05 00:12:58+00:00,[],None
662,https://github.com/naveen1000/vivado.git,2020-03-04 16:16:43+00:00,,0,naveen1000/vivado,244946626,Verilog,vivado,2,0,2020-03-04 16:17:35+00:00,[],None
663,https://github.com/vt-ece4514-s20/cubic.git,2020-02-28 01:48:02+00:00,,0,vt-ece4514-s20/cubic,243655798,Verilog,cubic,3,0,2020-03-06 18:05:51+00:00,[],None
664,https://github.com/adityachirania/ALU-Verilog-.git,2020-02-27 16:11:17+00:00,An ALU implemented with the help of verilog,1,adityachirania/ALU-Verilog-,243558912,Verilog,ALU-Verilog-,251,0,2020-02-27 16:20:45+00:00,[],None
665,https://github.com/avidf/basic.git,2020-02-29 03:13:54+00:00,,0,avidf/basic,243896084,Verilog,basic,9,0,2020-03-08 12:05:12+00:00,[],None
666,https://github.com/smita181298/LPF_UART.git,2020-03-06 11:12:00+00:00,Implementation of low pass filter and Universal Asynchronous Receiver Transmitter in System Verilog,0,smita181298/LPF_UART,245399366,Verilog,LPF_UART,5,0,2020-03-06 11:19:04+00:00,[],None
667,https://github.com/julioalmadaf/Computer-Architecture.git,2020-03-10 02:10:13+00:00,,0,julioalmadaf/Computer-Architecture,246186609,Verilog,Computer-Architecture,1003,0,2020-03-10 02:18:20+00:00,[],None
668,https://github.com/terrenceng88/Rainbow-Road.git,2020-03-09 03:52:09+00:00,Simple driving game played on Basys3 Board and monitor,0,terrenceng88/Rainbow-Road,245939045,Verilog,Rainbow-Road,98225,0,2023-01-24 21:59:41+00:00,[],None
669,https://github.com/koliveiraba/Verilog_ULA.git,2020-03-12 18:07:05+00:00,Foi felipe quem escolheu o nome,0,koliveiraba/Verilog_ULA,246900682,Verilog,Verilog_ULA,19,0,2020-08-30 22:15:56+00:00,[],None
670,https://github.com/red-cormorant/Not-so-simple-ALU.git,2020-03-07 07:36:59+00:00,"ALU module which receives input as headers and payloads from memory or direct operands and decodes them in order to use for arithmetic, bit-wise and shift operations. After this steps, this module returns output using same protocol.",0,red-cormorant/Not-so-simple-ALU,245588773,Verilog,Not-so-simple-ALU,982,0,2020-06-24 15:11:09+00:00,['verilog'],None
671,https://github.com/gaochaousc/EE-599_-Chao-_-4458723430-.git,2020-03-07 06:26:39+00:00,,0,gaochaousc/EE-599_-Chao-_-4458723430-,245580577,Verilog,EE-599_-Chao-_-4458723430-,6,0,2020-03-07 06:51:47+00:00,[],None
672,https://github.com/messaging-cells/bug_synth_candidate_02.git,2020-03-11 17:15:26+00:00,,0,messaging-cells/bug_synth_candidate_02,246633821,Verilog,bug_synth_candidate_02,20,0,2020-03-12 13:18:11+00:00,[],https://api.github.com/licenses/gpl-3.0
673,https://github.com/SkyWentaoJiang/MusicMixer.git,2020-03-12 01:02:39+00:00,,0,SkyWentaoJiang/MusicMixer,246712793,Verilog,MusicMixer,444,0,2020-03-12 01:17:24+00:00,[],None
