Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.0.18.0

Sun Dec  4 16:20:51 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt frequencyTester_impl_1.twr frequencyTester_impl_1.udb -gui

-----------------------------------------
Design:          tester
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock int_osc
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.9418%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_19__i31/SR                       |   24.379 ns 
{counter_19__i15/SR   counter_19__i16/SR}|   24.379 ns 
{counter_19__i17/SR   counter_19__i18/SR}|   24.379 ns 
{counter_19__i19/SR   counter_19__i20/SR}|   24.379 ns 
{counter_19__i21/SR   counter_19__i22/SR}|   24.379 ns 
{counter_19__i23/SR   counter_19__i24/SR}|   25.410 ns 
{counter_19__i25/SR   counter_19__i26/SR}|   25.410 ns 
{counter_19__i27/SR   counter_19__i28/SR}|   25.410 ns 
{counter_19__i29/SR   counter_19__i30/SR}|   25.410 ns 
oscil_i0/D                               |   25.833 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
counter_19__i21/D                        |    1.882 ns 
counter_19__i22/D                        |    1.882 ns 
counter_19__i23/D                        |    1.882 ns 
counter_19__i24/D                        |    1.882 ns 
counter_19__i25/D                        |    1.882 ns 
counter_19__i26/D                        |    1.882 ns 
counter_19__i27/D                        |    1.882 ns 
counter_19__i28/D                        |    1.882 ns 
counter_19__i29/D                        |    1.882 ns 
counter_19__i30/D                        |    1.882 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 1 Start or End Points      |           Type           
-------------------------------------------------------------------
oscil                                   |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         1
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : counter_19__i31/SR  (SLICE_R15C7A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.378 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc ( CLK )                                              NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161 ( LSR )                                                 NET DELAY        4.877                 22.258  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -22.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                24.378  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : {counter_19__i15/SR   counter_19__i16/SR}  (SLICE_R15C5A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.378 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161 ( LSR )                                                 NET DELAY        4.877                 22.258  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -22.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                24.378  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : {counter_19__i17/SR   counter_19__i18/SR}  (SLICE_R15C5B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.378 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161 ( LSR )                                                 NET DELAY        4.877                 22.258  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -22.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                24.378  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : {counter_19__i19/SR   counter_19__i20/SR}  (SLICE_R15C5C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.378 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161 ( LSR )                                                 NET DELAY        4.877                 22.258  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -22.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                24.378  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : {counter_19__i21/SR   counter_19__i22/SR}  (SLICE_R15C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 78.0% (route), 22.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 24.378 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161 ( LSR )                                                 NET DELAY        4.877                 22.258  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -22.257  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                24.378  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : {counter_19__i23/SR   counter_19__i24/SR}  (SLICE_R15C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.409 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161 ( LSR )                                                 NET DELAY        3.846                 21.227  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.226  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.409  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : {counter_19__i25/SR   counter_19__i26/SR}  (SLICE_R15C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.409 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161 ( LSR )                                                 NET DELAY        3.846                 21.227  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.226  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.409  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : {counter_19__i27/SR   counter_19__i28/SR}  (SLICE_R15C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.409 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161 ( LSR )                                                 NET DELAY        3.846                 21.227  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.226  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.409  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : {counter_19__i29/SR   counter_19__i30/SR}  (SLICE_R15C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 76.6% (route), 23.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.409 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161 ( LSR )                                                 NET DELAY        3.846                 21.227  18      


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.529                 46.636  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.636  
Arrival Time                                                                                       -21.226  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.409  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i31/Q  (SLICE_R15C7A)
Path End         : oscil_i0/D  (SLICE_R16C3A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 7
Delay Ratio      : 73.4% (route), 26.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 25.832 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  19      
int_osc                                                      NET DELAY        5.499                  5.499  19      


Data Path

counter_19__i31/CK->counter_19__i31/Q     SLICE_R15C7A       CLK_TO_Q0_DELAY  1.388                  6.887  2       
counter[31]                                                  NET DELAY        2.868                  9.755  2       
i14_4_lut/D->i14_4_lut/Z                  SLICE_R14C3B       D0_TO_F0_DELAY   0.449                 10.204  1       
n37                                                          NET DELAY        2.551                 12.755  1       
i21_4_lut/B->i21_4_lut/Z                  SLICE_R14C4A       A1_TO_F1_DELAY   0.476                 13.231  1       
n44                                                          NET DELAY        0.304                 13.535  1       
i1_4_lut/C->i1_4_lut/Z                    SLICE_R14C4B       C0_TO_F0_DELAY   0.476                 14.011  1       
n11                                                          NET DELAY        0.304                 14.315  1       
i8_4_lut/B->i8_4_lut/Z                    SLICE_R14C4B       C1_TO_F1_DELAY   0.449                 14.764  1       
n18                                                          NET DELAY        2.168                 16.932  1       
i4_4_lut/B->i4_4_lut/Z                    SLICE_R14C4C       D1_TO_F1_DELAY   0.449                 17.381  18      
n161                                                         NET DELAY        3.278                 20.659  18      
i1_2_lut/B->i1_2_lut/Z                    SLICE_R16C3A       D0_TO_F0_DELAY   0.476                 21.135  1       
oscil_N_66 ( DI0 )                                           NET DELAY        0.000                 21.135  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                 41.666  19      
int_osc ( CLK )                                              NET DELAY        5.499                 47.165  19      
                                                             Uncertainty      0.000                 47.165  
                                                             Setup time       0.198                 46.967  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       46.967  
Arrival Time                                                                                       -21.134  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                25.832  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i21/Q  (SLICE_R15C5D)
Path End         : counter_19__i21/D  (SLICE_R15C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i21/CK->counter_19__i21/Q     SLICE_R15C5D       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[21]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_23/C0->counter_19_add_4_23/S0
                                          SLICE_R15C5D       C0_TO_F0_DELAY   0.248                  4.917  1       
n144 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i22/Q  (SLICE_R15C5D)
Path End         : counter_19__i22/D  (SLICE_R15C5D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i22/CK->counter_19__i22/Q     SLICE_R15C5D       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[22]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_23/C1->counter_19_add_4_23/S1
                                          SLICE_R15C5D       C1_TO_F1_DELAY   0.248                  4.917  1       
n143 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i23/Q  (SLICE_R15C6A)
Path End         : counter_19__i23/D  (SLICE_R15C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i23/CK->counter_19__i23/Q     SLICE_R15C6A       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[23]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_25/C0->counter_19_add_4_25/S0
                                          SLICE_R15C6A       C0_TO_F0_DELAY   0.248                  4.917  1       
n142 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i24/Q  (SLICE_R15C6A)
Path End         : counter_19__i24/D  (SLICE_R15C6A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i24/CK->counter_19__i24/Q     SLICE_R15C6A       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[24]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_25/C1->counter_19_add_4_25/S1
                                          SLICE_R15C6A       C1_TO_F1_DELAY   0.248                  4.917  1       
n141 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i25/Q  (SLICE_R15C6B)
Path End         : counter_19__i25/D  (SLICE_R15C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i25/CK->counter_19__i25/Q     SLICE_R15C6B       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[25]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_27/C0->counter_19_add_4_27/S0
                                          SLICE_R15C6B       C0_TO_F0_DELAY   0.248                  4.917  1       
n140 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i26/Q  (SLICE_R15C6B)
Path End         : counter_19__i26/D  (SLICE_R15C6B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i26/CK->counter_19__i26/Q     SLICE_R15C6B       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[26]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_27/C1->counter_19_add_4_27/S1
                                          SLICE_R15C6B       C1_TO_F1_DELAY   0.248                  4.917  1       
n139 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i27/Q  (SLICE_R15C6C)
Path End         : counter_19__i27/D  (SLICE_R15C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i27/CK->counter_19__i27/Q     SLICE_R15C6C       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[27]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_29/C0->counter_19_add_4_29/S0
                                          SLICE_R15C6C       C0_TO_F0_DELAY   0.248                  4.917  1       
n138 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i28/Q  (SLICE_R15C6C)
Path End         : counter_19__i28/D  (SLICE_R15C6C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i28/CK->counter_19__i28/Q     SLICE_R15C6C       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[28]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_29/C1->counter_19_add_4_29/S1
                                          SLICE_R15C6C       C1_TO_F1_DELAY   0.248                  4.917  1       
n137 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i29/Q  (SLICE_R15C6D)
Path End         : counter_19__i29/D  (SLICE_R15C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i29/CK->counter_19__i29/Q     SLICE_R15C6D       CLK_TO_Q0_DELAY  0.766                  3.801  2       
counter[29]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_31/C0->counter_19_add_4_31/S0
                                          SLICE_R15C6D       C0_TO_F0_DELAY   0.248                  4.917  1       
n136 ( DI0 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_19__i30/Q  (SLICE_R15C6D)
Path End         : counter_19__i30/D  (SLICE_R15C6D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.882 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Delay  Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      


Data Path

counter_19__i30/CK->counter_19__i30/Q     SLICE_R15C6D       CLK_TO_Q1_DELAY  0.766                  3.801  2       
counter[30]                                                  NET DELAY        0.868                  4.669  2       
counter_19_add_4_31/C1->counter_19_add_4_31/S1
                                          SLICE_R15C6D       C1_TO_F1_DELAY   0.248                  4.917  1       
n135 ( DI1 )                                                 NET DELAY        0.000                  4.917  1       


Destination Clock Path

                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  20      
int_osc ( CLK )                                              NET DELAY        3.035                  3.035  20      
                                                             Uncertainty      0.000                  3.035  
                                                             Hold time        0.000                  3.035  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.035  
Arrival Time                                                                                         4.917  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.882  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

