# Silicon Labs Project Configuration Tools: slcp, v0, Component selection file.
project_name: usart_slave
label: SI91x - SoC USART Slave Example
description: |
  This example project configures USART in Slave Mode and transmits and receives data in full duplex mode(when master generates clock).
category: example|peripheral
package: platform
quality: alpha
sdk: {id: gecko_sdk, version: 4.1.0}
sdk_extension:
  - id: wiseconnect
    version: 1.0.0
source:
  - path: usart_slave.c
toolchain_settings: []
component:
- id: rsilib_userconfig
  from: wiseconnect
- id: romdriver_egpio
  from: wiseconnect
- id: rsilib_clock_update
  from: wiseconnect
- id: udma_linker_config
  from: wiseconnect
define:
  - name: ROM_BYPASS
  - name: RSI_M4_INTERFACE
provides:
  - name: si91x_soc
other_file:
  - path: resources\readme\image517a.png
  - path: resources\readme\image517b.png
  - path: resources\readme\image517c.png
readme:
  - path: readme.md
ui_hints:
  highlight: readme.md
  focus: true
