INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Guilherme/Documents/UnB/Pratica de Eletronica Digital 2/2019_1/FMS_Sistema_de_alarme/FMS_Sistema_de_alarme.srcs/sources_1/new/Componente_Divisor_de_clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Divisor_de_clock
