<!doctype html>
<html>
<head>
<title>MEM_CNTRL (PMU_GLOBAL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pmu_global.html")>PMU_GLOBAL Module</a> &gt; MEM_CNTRL (PMU_GLOBAL) Register</p><h1>MEM_CNTRL (PMU_GLOBAL) Register</h1>
<h2>MEM_CNTRL (PMU_GLOBAL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>MEM_CNTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000000C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFD8000C (PMU_GLOBAL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00BB02CB</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>This Register controls the PMU RAM and ROM settings.</td></tr>
</table>
<p></p>
<h2>MEM_CNTRL (PMU_GLOBAL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:24</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>ROM1_KEN</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Test Control Input for Bank 1 (Upper half)of PMU ROM</td></tr>
<tr valign=top><td>ROM1_EMA</td><td class="center">22:20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x3</td><td>Extra Margin Adjustment setting for Bank 1 (Upper half)of PMU ROM</td></tr>
<tr valign=top><td>ROM0_KEN</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Test Control Input for Bank 0 (Lower half)of PMU ROM</td></tr>
<tr valign=top><td>ROM0_EMA</td><td class="center">18:16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x3</td><td>Extra Margin Adjustment setting for Bank 0 (Lower half)of PMU ROM</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">15:12</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>ECC_RAM_EMAS</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Extra Margin Adjustment on Reads (EMAS) setting for the PMU ECC RAM</td></tr>
<tr valign=top><td>ECC_RAM_EMAW</td><td class="center">10:9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Extra Margin Adjustment on Writes (EMAW) setting for the PMU ECC RAM</td></tr>
<tr valign=top><td>ECC_RAM_EMA</td><td class="center"> 8:6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x3</td><td>Extra Margin Adjustment (EMA) setting for the PMU ECC RAM</td></tr>
<tr valign=top><td>Data_RAM_EMAS</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Extra Margin Adjustment on Reads (EMAS) setting for the PMU Data RAM</td></tr>
<tr valign=top><td>Data_RAM_EMAW</td><td class="center"> 4:3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>Extra Margin Adjustment on Writes (EMAW) setting for the PMU Data RAM</td></tr>
<tr valign=top><td>Data_RAM_EMA</td><td class="center"> 2:0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x3</td><td>Extra Margin Adjustment (EMA) setting for the PMU Data RAM</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>