#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12a707e60 .scope module, "cpu_integration_tb" "cpu_integration_tb" 2 3;
 .timescale -9 -12;
v0x600002380900_0 .var "clk", 0 0;
v0x600002380990_0 .var/i "fail_count", 31 0;
v0x600002380a20_0 .var/i "pass_count", 31 0;
v0x600002380ab0_0 .var "reset", 0 0;
v0x600002380b40_0 .var/i "test_count", 31 0;
S_0x12a707fd0 .scope module, "uut" "cpu" 2 8, 3 1 0, S_0x12a707e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x60000238bba0_0 .net "ALUOp", 1 0, v0x600002388870_0;  1 drivers
v0x60000238bc30_0 .net "ALUSrc", 0 0, v0x600002388900_0;  1 drivers
v0x60000238bcc0_0 .net "Branch", 0 0, v0x600002388990_0;  1 drivers
v0x60000238bd50_0 .net "Jump", 0 0, v0x600002388a20_0;  1 drivers
v0x60000238bde0_0 .net "MemRead", 0 0, v0x600002388ab0_0;  1 drivers
v0x60000238be70_0 .net "MemWrite", 0 0, v0x600002388b40_0;  1 drivers
v0x60000238bf00_0 .net "RegWrite", 0 0, v0x600002388bd0_0;  1 drivers
v0x600002380000_0 .net *"_ivl_25", 0 0, L_0x60000208c6e0;  1 drivers
v0x600002380090_0 .net *"_ivl_26", 19 0, L_0x60000208c780;  1 drivers
v0x600002380120_0 .net *"_ivl_29", 11 0, L_0x60000208c820;  1 drivers
v0x6000023801b0_0 .net "alu_result", 31 0, v0x600002389050_0;  1 drivers
v0x600002380240_0 .net "clk", 0 0, v0x600002380900_0;  1 drivers
v0x6000023802d0_0 .net "funct3", 2 0, L_0x60000208c3c0;  1 drivers
v0x600002380360_0 .net "funct7", 6 0, L_0x60000208c460;  1 drivers
v0x6000023803f0_0 .net "imm_i", 31 0, L_0x60000208c8c0;  1 drivers
v0x600002380480_0 .net "instr", 31 0, L_0x600003a8b640;  1 drivers
v0x600002380510_0 .net "opcode", 6 0, L_0x60000208c320;  1 drivers
v0x6000023805a0_0 .net "pc_out", 31 0, v0x60000238b180_0;  1 drivers
v0x600002380630_0 .net "rd", 4 0, L_0x60000208c500;  1 drivers
v0x6000023806c0_0 .net "reset", 0 0, v0x600002380ab0_0;  1 drivers
v0x600002380750_0 .net "rs1", 4 0, L_0x60000208c5a0;  1 drivers
v0x6000023807e0_0 .net "rs2", 4 0, L_0x60000208c640;  1 drivers
v0x600002380870_0 .net "zero", 0 0, L_0x60000208d040;  1 drivers
L_0x60000208c320 .part L_0x600003a8b640, 0, 7;
L_0x60000208c3c0 .part L_0x600003a8b640, 12, 3;
L_0x60000208c460 .part L_0x600003a8b640, 25, 7;
L_0x60000208c500 .part L_0x600003a8b640, 7, 5;
L_0x60000208c5a0 .part L_0x600003a8b640, 15, 5;
L_0x60000208c640 .part L_0x600003a8b640, 20, 5;
L_0x60000208c6e0 .part L_0x600003a8b640, 31, 1;
LS_0x60000208c780_0_0 .concat [ 1 1 1 1], L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0;
LS_0x60000208c780_0_4 .concat [ 1 1 1 1], L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0;
LS_0x60000208c780_0_8 .concat [ 1 1 1 1], L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0;
LS_0x60000208c780_0_12 .concat [ 1 1 1 1], L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0;
LS_0x60000208c780_0_16 .concat [ 1 1 1 1], L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0, L_0x60000208c6e0;
LS_0x60000208c780_1_0 .concat [ 4 4 4 4], LS_0x60000208c780_0_0, LS_0x60000208c780_0_4, LS_0x60000208c780_0_8, LS_0x60000208c780_0_12;
LS_0x60000208c780_1_4 .concat [ 4 0 0 0], LS_0x60000208c780_0_16;
L_0x60000208c780 .concat [ 16 4 0 0], LS_0x60000208c780_1_0, LS_0x60000208c780_1_4;
L_0x60000208c820 .part L_0x600003a8b640, 20, 12;
L_0x60000208c8c0 .concat [ 12 20 0 0], L_0x60000208c820, L_0x60000208c780;
L_0x60000208d0e0 .part L_0x60000208c460, 5, 1;
S_0x12a707960 .scope module, "cu" "control_unit" 3 36, 4 1 0, S_0x12a707fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 1 "RegWrite";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 1 "ALUSrc";
v0x600002388870_0 .var "ALUOp", 1 0;
v0x600002388900_0 .var "ALUSrc", 0 0;
v0x600002388990_0 .var "Branch", 0 0;
v0x600002388a20_0 .var "Jump", 0 0;
v0x600002388ab0_0 .var "MemRead", 0 0;
v0x600002388b40_0 .var "MemWrite", 0 0;
v0x600002388bd0_0 .var "RegWrite", 0 0;
v0x600002388c60_0 .net "funct3", 2 0, L_0x60000208c3c0;  alias, 1 drivers
v0x600002388cf0_0 .net "funct7", 6 0, L_0x60000208c460;  alias, 1 drivers
v0x600002388d80_0 .net "opcode", 6 0, L_0x60000208c320;  alias, 1 drivers
E_0x600000480a40 .event anyedge, v0x600002388d80_0;
S_0x12a707ad0 .scope module, "exec_unit" "execute" 3 52, 5 1 0, S_0x12a707fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 2 "alu_op";
    .port_info 3 /INPUT 5 "rs1";
    .port_info 4 /INPUT 5 "rs2";
    .port_info 5 /INPUT 5 "rd";
    .port_info 6 /INPUT 32 "instr";
    .port_info 7 /INPUT 1 "alu_src";
    .port_info 8 /INPUT 3 "funct3";
    .port_info 9 /INPUT 1 "funct7_5";
    .port_info 10 /OUTPUT 32 "alu_result";
    .port_info 11 /OUTPUT 1 "zero";
    .port_info 12 /OUTPUT 32 "rd1";
    .port_info 13 /OUTPUT 32 "rd2";
v0x60000238a2e0_0 .net "alu_control", 3 0, v0x600002389200_0;  1 drivers
v0x60000238a370_0 .net "alu_op", 1 0, v0x600002388870_0;  alias, 1 drivers
v0x60000238a400_0 .net "alu_result", 31 0, v0x600002389050_0;  alias, 1 drivers
v0x60000238a490_0 .net "alu_src", 0 0, v0x600002388900_0;  alias, 1 drivers
v0x60000238a520_0 .net "clk", 0 0, v0x600002380900_0;  alias, 1 drivers
v0x60000238a5b0_0 .net "funct3", 2 0, L_0x60000208c3c0;  alias, 1 drivers
v0x60000238a640_0 .net "funct7_5", 0 0, L_0x60000208d0e0;  1 drivers
v0x60000238a6d0_0 .net "imm", 31 0, v0x6000023893b0_0;  1 drivers
v0x60000238a760_0 .net "instr", 31 0, L_0x600003a8b640;  alias, 1 drivers
v0x60000238a7f0_0 .net "op2", 31 0, L_0x60000208cfa0;  1 drivers
v0x60000238a880_0 .net "rd", 4 0, L_0x60000208c500;  alias, 1 drivers
v0x60000238a910_0 .net "rd1", 31 0, L_0x60000208cbe0;  1 drivers
v0x60000238a9a0_0 .net "rd2", 31 0, L_0x60000208cf00;  1 drivers
v0x60000238aa30_0 .net "rs1", 4 0, L_0x60000208c5a0;  alias, 1 drivers
v0x60000238aac0_0 .net "rs2", 4 0, L_0x60000208c640;  alias, 1 drivers
v0x60000238ab50_0 .net "we", 0 0, v0x600002388bd0_0;  alias, 1 drivers
v0x60000238abe0_0 .net "zero", 0 0, L_0x60000208d040;  alias, 1 drivers
L_0x60000208cfa0 .functor MUXZ 32, L_0x60000208cf00, v0x6000023893b0_0, v0x600002388900_0, C4<>;
S_0x12a7075b0 .scope module, "alu_core" "alu" 5 49, 6 1 0, S_0x12a707ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x130088490 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002388e10_0 .net/2u *"_ivl_0", 31 0, L_0x130088490;  1 drivers
v0x600002388ea0_0 .net "a", 31 0, L_0x60000208cbe0;  alias, 1 drivers
v0x600002388f30_0 .net "alu_control", 3 0, v0x600002389200_0;  alias, 1 drivers
v0x600002388fc0_0 .net "b", 31 0, L_0x60000208cfa0;  alias, 1 drivers
v0x600002389050_0 .var "result", 31 0;
v0x6000023890e0_0 .net "zero", 0 0, L_0x60000208d040;  alias, 1 drivers
E_0x600000481640 .event anyedge, v0x600002388f30_0, v0x600002388ea0_0, v0x600002388fc0_0;
L_0x60000208d040 .cmp/eq 32, v0x600002389050_0, L_0x130088490;
S_0x12a708550 .scope module, "alu_ctl" "alu_control" 5 32, 7 1 0, S_0x12a707ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /OUTPUT 4 "alu_control";
v0x600002389170_0 .net "ALUOp", 1 0, v0x600002388870_0;  alias, 1 drivers
v0x600002389200_0 .var "alu_control", 3 0;
v0x600002389290_0 .net "funct3", 2 0, L_0x60000208c3c0;  alias, 1 drivers
v0x600002389320_0 .net "funct7_5", 0 0, L_0x60000208d0e0;  alias, 1 drivers
E_0x6000004816c0 .event anyedge, v0x600002388870_0, v0x600002389320_0, v0x600002388c60_0;
S_0x12a7086c0 .scope module, "imm_generator" "imm_gen" 5 40, 8 1 0, S_0x12a707ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm_out";
v0x6000023893b0_0 .var "imm_out", 31 0;
v0x600002389440_0 .net "instr", 31 0, L_0x600003a8b640;  alias, 1 drivers
E_0x600000481700 .event anyedge, v0x600002389440_0;
S_0x12a7051b0 .scope module, "rf" "regfile" 5 20, 9 1 0, S_0x12a707ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x6000023894d0_0 .net *"_ivl_0", 31 0, L_0x60000208c960;  1 drivers
v0x600002389560_0 .net *"_ivl_10", 31 0, L_0x60000208caa0;  1 drivers
v0x6000023895f0_0 .net *"_ivl_12", 6 0, L_0x60000208cb40;  1 drivers
L_0x130088328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002389680_0 .net *"_ivl_15", 1 0, L_0x130088328;  1 drivers
v0x600002389710_0 .net *"_ivl_18", 31 0, L_0x60000208cc80;  1 drivers
L_0x130088370 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000023897a0_0 .net *"_ivl_21", 26 0, L_0x130088370;  1 drivers
L_0x1300883b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002389830_0 .net/2u *"_ivl_22", 31 0, L_0x1300883b8;  1 drivers
v0x6000023898c0_0 .net *"_ivl_24", 0 0, L_0x60000208cd20;  1 drivers
L_0x130088400 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002389950_0 .net/2u *"_ivl_26", 31 0, L_0x130088400;  1 drivers
v0x6000023899e0_0 .net *"_ivl_28", 31 0, L_0x60000208cdc0;  1 drivers
L_0x130088250 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002389a70_0 .net *"_ivl_3", 26 0, L_0x130088250;  1 drivers
v0x600002389b00_0 .net *"_ivl_30", 6 0, L_0x60000208ce60;  1 drivers
L_0x130088448 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002389b90_0 .net *"_ivl_33", 1 0, L_0x130088448;  1 drivers
L_0x130088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002389c20_0 .net/2u *"_ivl_4", 31 0, L_0x130088298;  1 drivers
v0x600002389cb0_0 .net *"_ivl_6", 0 0, L_0x60000208ca00;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002389d40_0 .net/2u *"_ivl_8", 31 0, L_0x1300882e0;  1 drivers
v0x600002389dd0_0 .net "clk", 0 0, v0x600002380900_0;  alias, 1 drivers
v0x600002389e60_0 .net "rd", 4 0, L_0x60000208c500;  alias, 1 drivers
v0x600002389ef0_0 .net "rd1", 31 0, L_0x60000208cbe0;  alias, 1 drivers
v0x600002389f80_0 .net "rd2", 31 0, L_0x60000208cf00;  alias, 1 drivers
v0x60000238a010 .array "regs", 31 0, 31 0;
v0x60000238a0a0_0 .net "rs1", 4 0, L_0x60000208c5a0;  alias, 1 drivers
v0x60000238a130_0 .net "rs2", 4 0, L_0x60000208c640;  alias, 1 drivers
v0x60000238a1c0_0 .net "wd", 31 0, v0x600002389050_0;  alias, 1 drivers
v0x60000238a250_0 .net "we", 0 0, v0x600002388bd0_0;  alias, 1 drivers
E_0x600000481780 .event posedge, v0x600002389dd0_0;
L_0x60000208c960 .concat [ 5 27 0 0], L_0x60000208c5a0, L_0x130088250;
L_0x60000208ca00 .cmp/eq 32, L_0x60000208c960, L_0x130088298;
L_0x60000208caa0 .array/port v0x60000238a010, L_0x60000208cb40;
L_0x60000208cb40 .concat [ 5 2 0 0], L_0x60000208c5a0, L_0x130088328;
L_0x60000208cbe0 .functor MUXZ 32, L_0x60000208caa0, L_0x1300882e0, L_0x60000208ca00, C4<>;
L_0x60000208cc80 .concat [ 5 27 0 0], L_0x60000208c640, L_0x130088370;
L_0x60000208cd20 .cmp/eq 32, L_0x60000208cc80, L_0x1300883b8;
L_0x60000208cdc0 .array/port v0x60000238a010, L_0x60000208ce60;
L_0x60000208ce60 .concat [ 5 2 0 0], L_0x60000208c640, L_0x130088448;
L_0x60000208cf00 .functor MUXZ 32, L_0x60000208cdc0, L_0x130088400, L_0x60000208cd20, C4<>;
S_0x12a705320 .scope module, "fetch_unit" "cpu_fetch" 3 8, 10 1 0, S_0x12a707fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jal";
    .port_info 3 /INPUT 1 "jalr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 1 "branch_taken";
    .port_info 6 /INPUT 32 "branch_target";
    .port_info 7 /INPUT 32 "jalr_target";
    .port_info 8 /OUTPUT 32 "instr";
    .port_info 9 /OUTPUT 32 "pc_out";
L_0x130088130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x130088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x600003a8b720 .functor AND 1, L_0x130088130, L_0x130088178, C4<1>, C4<1>;
L_0x600003a8b790 .functor BUFT 32, L_0x60000208c280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x600003a8b800 .functor BUFT 32, L_0x600003a8b790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130088058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000238b2a0_0 .net/2u *"_ivl_0", 31 0, L_0x130088058;  1 drivers
v0x60000238b330_0 .net *"_ivl_5", 0 0, L_0x600003a8b720;  1 drivers
v0x60000238b3c0_0 .net *"_ivl_6", 31 0, L_0x60000208c280;  1 drivers
v0x60000238b450_0 .net *"_ivl_8", 31 0, L_0x600003a8b790;  1 drivers
v0x60000238b4e0_0 .net "branch", 0 0, L_0x130088130;  1 drivers
v0x60000238b570_0 .net "branch_taken", 0 0, L_0x130088178;  1 drivers
L_0x1300881c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000238b600_0 .net "branch_target", 31 0, L_0x1300881c0;  1 drivers
v0x60000238b690_0 .net "clk", 0 0, v0x600002380900_0;  alias, 1 drivers
v0x60000238b720_0 .net "instr", 31 0, L_0x600003a8b640;  alias, 1 drivers
L_0x1300880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000238b7b0_0 .net "jal", 0 0, L_0x1300880a0;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000238b840_0 .net "jalr", 0 0, L_0x1300880e8;  1 drivers
L_0x130088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000238b8d0_0 .net "jalr_target", 31 0, L_0x130088208;  1 drivers
v0x60000238b960_0 .net "next_pc", 31 0, L_0x600003a8b800;  1 drivers
v0x60000238b9f0_0 .net "pc_out", 31 0, v0x60000238b180_0;  alias, 1 drivers
v0x60000238ba80_0 .net "pc_plus4", 31 0, L_0x60000208c1e0;  1 drivers
v0x60000238bb10_0 .net "reset", 0 0, v0x600002380ab0_0;  alias, 1 drivers
L_0x60000208c1e0 .arith/sum 32, v0x60000238b180_0, L_0x130088058;
L_0x60000208c280 .functor MUXZ 32, L_0x60000208c1e0, L_0x1300881c0, L_0x600003a8b720, C4<>;
S_0x12a7043d0 .scope module, "imem" "instr_mem" 10 27, 11 1 0, S_0x12a705320;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x600003a8b640 .functor BUFZ 32, L_0x60000208c000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000238ac70_0 .net *"_ivl_0", 31 0, L_0x60000208c000;  1 drivers
v0x60000238ad00_0 .net *"_ivl_3", 7 0, L_0x60000208c0a0;  1 drivers
v0x60000238ad90_0 .net *"_ivl_4", 9 0, L_0x60000208c140;  1 drivers
L_0x130088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000238ae20_0 .net *"_ivl_7", 1 0, L_0x130088010;  1 drivers
v0x60000238aeb0_0 .net "addr", 31 0, v0x60000238b180_0;  alias, 1 drivers
v0x60000238af40_0 .net "instr", 31 0, L_0x600003a8b640;  alias, 1 drivers
v0x60000238afd0 .array "mem", 255 0, 31 0;
L_0x60000208c000 .array/port v0x60000238afd0, L_0x60000208c140;
L_0x60000208c0a0 .part v0x60000238b180_0, 2, 8;
L_0x60000208c140 .concat [ 8 2 0 0], L_0x60000208c0a0, L_0x130088010;
S_0x12a704540 .scope module, "pc_inst" "pc" 10 19, 12 1 0, S_0x12a705320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc_out";
v0x60000238b060_0 .net "clk", 0 0, v0x600002380900_0;  alias, 1 drivers
v0x60000238b0f0_0 .net "next_pc", 31 0, L_0x600003a8b800;  alias, 1 drivers
v0x60000238b180_0 .var "pc_out", 31 0;
v0x60000238b210_0 .net "reset", 0 0, v0x600002380ab0_0;  alias, 1 drivers
E_0x6000004819c0 .event posedge, v0x60000238b210_0, v0x600002389dd0_0;
    .scope S_0x12a704540;
T_0 ;
    %wait E_0x6000004819c0;
    %load/vec4 v0x60000238b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000238b180_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x60000238b0f0_0;
    %assign/vec4 v0x60000238b180_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12a7043d0;
T_1 ;
    %vpi_call 11 8 "$readmemh", "program.mem", v0x60000238afd0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12a707960;
T_2 ;
    %wait E_0x600000480a40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002388870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002388bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002388ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002388b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002388990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002388a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002388900_0, 0, 1;
    %load/vec4 v0x600002388d80_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388bd0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x600002388870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002388900_0, 0, 1;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388bd0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x600002388870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388900_0, 0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388ab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002388870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388900_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388b40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002388870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388900_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388990_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x600002388870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002388900_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388bd0_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002388900_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002388870_0, 0, 2;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12a7051b0;
T_3 ;
    %wait E_0x600000481780;
    %load/vec4 v0x60000238a250_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x600002389e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x60000238a1c0_0;
    %load/vec4 v0x600002389e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x60000238a010, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12a708550;
T_4 ;
    %wait E_0x6000004816c0;
    %load/vec4 v0x600002389170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.5;
T_4.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.5;
T_4.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x600002389320_0;
    %load/vec4 v0x600002389290_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0x600002389290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.27;
T_4.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.27;
T_4.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.27;
T_4.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.27;
T_4.21 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.27;
T_4.22 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.27;
T_4.23 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.27;
T_4.24 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.27;
T_4.25 ;
    %load/vec4 v0x600002389320_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.28, 8;
    %pushi/vec4 13, 0, 4;
    %jmp/1 T_4.29, 8;
T_4.28 ; End of true expr.
    %pushi/vec4 5, 0, 4;
    %jmp/0 T_4.29, 8;
 ; End of false expr.
    %blend;
T_4.29;
    %store/vec4 v0x600002389200_0, 0, 4;
    %jmp T_4.27;
T_4.27 ;
    %pop/vec4 1;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12a7086c0;
T_5 ;
    %wait E_0x600000481700;
    %load/vec4 v0x600002389440_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000023893b0_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x600002389440_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000023893b0_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x600002389440_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000023893b0_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x600002389440_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000023893b0_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x600002389440_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002389440_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x6000023893b0_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002389440_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002389440_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x6000023893b0_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v0x600002389440_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x6000023893b0_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v0x600002389440_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x6000023893b0_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002389440_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002389440_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002389440_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x6000023893b0_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x12a7075b0;
T_6 ;
    %wait E_0x600000481640;
    %load/vec4 v0x600002388f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %and;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %or;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %add;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %sub;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %xor;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x600002388ea0_0;
    %load/vec4 v0x600002388fc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x600002389050_0, 0, 32;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12a707e60;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002380900_0, 0, 1;
T_7.0 ;
    %delay 5000, 0;
    %load/vec4 v0x600002380900_0;
    %inv;
    %store/vec4 v0x600002380900_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0x12a707e60;
T_8 ;
    %vpi_call 2 21 "$dumpfile", "sim/cpu_integration.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12a707e60 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002380b40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002380a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002380990_0, 0, 32;
    %vpi_call 2 28 "$display", "=== RISC-V CPU Integration Test ===" {0 0 0};
    %vpi_call 2 29 "$display", "Testing complete CPU with program.mem" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002380ab0_0, 0, 1;
    %vpi_call 2 33 "$display", "Phase 1: Reset (PC should be 0x00000000)" {0 0 0};
    %wait E_0x600000481780;
    %wait E_0x600000481780;
    %load/vec4 v0x600002380b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380b40_0, 0, 32;
    %load/vec4 v0x6000023805a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 40 "$display", "\342\234\223 PASS: PC reset to 0x00000000" {0 0 0};
    %load/vec4 v0x600002380a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380a20_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call 2 43 "$display", "\342\234\227 FAIL: PC = 0x%h, expected 0x00000000", v0x6000023805a0_0 {0 0 0};
    %load/vec4 v0x600002380990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380990_0, 0, 32;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002380ab0_0, 0, 1;
    %vpi_call 2 49 "$display", "\012Phase 2: Instruction Execution" {0 0 0};
    %wait E_0x600000481780;
    %vpi_call 2 53 "$display", "Instruction 1: 0x%h (NOP - addi x0, x0, 0)", v0x600002380480_0 {0 0 0};
    %wait E_0x600000481780;
    %load/vec4 v0x600002380b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380b40_0, 0, 32;
    %load/vec4 v0x6000023805a0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_call 2 59 "$display", "\342\234\223 PASS: PC incremented to 0x00000004" {0 0 0};
    %load/vec4 v0x600002380a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380a20_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %vpi_call 2 62 "$display", "\342\234\227 FAIL: PC = 0x%h, expected 0x00000004", v0x6000023805a0_0 {0 0 0};
    %load/vec4 v0x600002380990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380990_0, 0, 32;
T_8.3 ;
    %wait E_0x600000481780;
    %vpi_call 2 68 "$display", "Instruction 2: 0x%h (addi x1, x0, 1)", v0x600002380480_0 {0 0 0};
    %wait E_0x600000481780;
    %load/vec4 v0x600002380b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380b40_0, 0, 32;
    %load/vec4 v0x6000023805a0_0;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 2 74 "$display", "\342\234\223 PASS: PC incremented to 0x00000008" {0 0 0};
    %load/vec4 v0x600002380a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380a20_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %vpi_call 2 77 "$display", "\342\234\227 FAIL: PC = 0x%h, expected 0x00000008", v0x6000023805a0_0 {0 0 0};
    %load/vec4 v0x600002380990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380990_0, 0, 32;
T_8.5 ;
    %wait E_0x600000481780;
    %load/vec4 v0x600002380b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380b40_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000238a010, 4;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_call 2 85 "$display", "\342\234\223 PASS: x1 = %d (expected 1)", &A<v0x60000238a010, 1> {0 0 0};
    %load/vec4 v0x600002380a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380a20_0, 0, 32;
    %jmp T_8.7;
T_8.6 ;
    %vpi_call 2 88 "$display", "\342\234\227 FAIL: x1 = %d, expected 1", &A<v0x60000238a010, 1> {0 0 0};
    %load/vec4 v0x600002380990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380990_0, 0, 32;
T_8.7 ;
    %wait E_0x600000481780;
    %vpi_call 2 94 "$display", "Instruction 3: 0x%h (addi x2, x1, 2)", v0x600002380480_0 {0 0 0};
    %wait E_0x600000481780;
    %load/vec4 v0x600002380b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380b40_0, 0, 32;
    %load/vec4 v0x6000023805a0_0;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %vpi_call 2 100 "$display", "\342\234\223 PASS: PC incremented to 0x0000000c" {0 0 0};
    %load/vec4 v0x600002380a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380a20_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %vpi_call 2 103 "$display", "\342\234\227 FAIL: PC = 0x%h, expected 0x0000000c", v0x6000023805a0_0 {0 0 0};
    %load/vec4 v0x600002380990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380990_0, 0, 32;
T_8.9 ;
    %wait E_0x600000481780;
    %load/vec4 v0x600002380b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380b40_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000238a010, 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_call 2 111 "$display", "\342\234\223 PASS: x2 = %d (expected 3)", &A<v0x60000238a010, 2> {0 0 0};
    %load/vec4 v0x600002380a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380a20_0, 0, 32;
    %jmp T_8.11;
T_8.10 ;
    %vpi_call 2 114 "$display", "\342\234\227 FAIL: x2 = %d, expected 3", &A<v0x60000238a010, 2> {0 0 0};
    %load/vec4 v0x600002380990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380990_0, 0, 32;
T_8.11 ;
    %wait E_0x600000481780;
    %vpi_call 2 120 "$display", "Instruction 4: 0x%h (addi x3, x2, 3)", v0x600002380480_0 {0 0 0};
    %wait E_0x600000481780;
    %load/vec4 v0x600002380b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380b40_0, 0, 32;
    %load/vec4 v0x6000023805a0_0;
    %cmpi/e 16, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %vpi_call 2 126 "$display", "\342\234\223 PASS: PC incremented to 0x00000010" {0 0 0};
    %load/vec4 v0x600002380a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380a20_0, 0, 32;
    %jmp T_8.13;
T_8.12 ;
    %vpi_call 2 129 "$display", "\342\234\227 FAIL: PC = 0x%h, expected 0x00000010", v0x6000023805a0_0 {0 0 0};
    %load/vec4 v0x600002380990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380990_0, 0, 32;
T_8.13 ;
    %wait E_0x600000481780;
    %load/vec4 v0x600002380b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380b40_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000238a010, 4;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_call 2 137 "$display", "\342\234\223 PASS: x3 = %d (expected 6)", &A<v0x60000238a010, 3> {0 0 0};
    %load/vec4 v0x600002380a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380a20_0, 0, 32;
    %jmp T_8.15;
T_8.14 ;
    %vpi_call 2 140 "$display", "\342\234\227 FAIL: x3 = %d, expected 6", &A<v0x60000238a010, 3> {0 0 0};
    %load/vec4 v0x600002380990_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002380990_0, 0, 32;
T_8.15 ;
    %wait E_0x600000481780;
    %vpi_call 2 146 "$display", "Instruction 5: 0x%h (jal x0, 0 - infinite loop)", v0x600002380480_0 {0 0 0};
    %wait E_0x600000481780;
    %vpi_call 2 152 "$display", "\012=== Final Register State ===" {0 0 0};
    %vpi_call 2 153 "$display", "x0 = %d (should always be 0)", &A<v0x60000238a010, 0> {0 0 0};
    %vpi_call 2 154 "$display", "x1 = %d (should be 1)", &A<v0x60000238a010, 1> {0 0 0};
    %vpi_call 2 155 "$display", "x2 = %d (should be 3)", &A<v0x60000238a010, 2> {0 0 0};
    %vpi_call 2 156 "$display", "x3 = %d (should be 6)", &A<v0x60000238a010, 3> {0 0 0};
    %vpi_call 2 159 "$display", "\012=== Control Signals (Last Instruction) ===" {0 0 0};
    %vpi_call 2 160 "$display", "ALUOp = %b", v0x60000238bba0_0 {0 0 0};
    %vpi_call 2 161 "$display", "RegWrite = %b", v0x60000238bf00_0 {0 0 0};
    %vpi_call 2 162 "$display", "ALUSrc = %b", v0x60000238bc30_0 {0 0 0};
    %vpi_call 2 163 "$display", "Branch = %b", v0x60000238bcc0_0 {0 0 0};
    %vpi_call 2 164 "$display", "Jump = %b", v0x60000238bd50_0 {0 0 0};
    %vpi_call 2 167 "$display", "\012=== ALU Results (Last Instruction) ===" {0 0 0};
    %vpi_call 2 168 "$display", "ALU Result = %d (0x%h)", v0x6000023801b0_0, v0x6000023801b0_0 {0 0 0};
    %vpi_call 2 169 "$display", "Zero Flag = %b", v0x600002380870_0 {0 0 0};
    %vpi_call 2 172 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call 2 173 "$display", "Total Tests: %d", v0x600002380b40_0 {0 0 0};
    %vpi_call 2 174 "$display", "Passed: %d", v0x600002380a20_0 {0 0 0};
    %vpi_call 2 175 "$display", "Failed: %d", v0x600002380990_0 {0 0 0};
    %load/vec4 v0x600002380a20_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x600002380b40_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call 2 176 "$display", "Success Rate: %.1f%%", W<0,r> {0 1 0};
    %load/vec4 v0x600002380990_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %vpi_call 2 179 "$display", "\360\237\216\211 ALL TESTS PASSED! CPU is working correctly." {0 0 0};
    %jmp T_8.17;
T_8.16 ;
    %vpi_call 2 181 "$display", "\342\235\214 Some tests failed. Check the implementation." {0 0 0};
T_8.17 ;
    %vpi_call 2 184 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench/cpu_integration_tb.v";
    "src/cpu.v";
    "src/control_unit.v";
    "src/execute.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/imm_gen.v";
    "src/regfile.v";
    "src/cpu_fetch.v";
    "src/instr_mem.v";
    "src/pc.v";
