// Seed: 2532637410
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input uwire id_4,
    input wire id_5,
    input tri id_6,
    input uwire id_7,
    input tri id_8,
    output tri id_9,
    output tri id_10,
    output tri0 id_11,
    output wor id_12,
    input wire id_13,
    input wire id_14,
    input supply1 id_15,
    input tri0 id_16,
    input uwire id_17,
    output wire id_18
);
endmodule
module module_1 (
    output supply0 id_0,
    input  uwire   id_1,
    output logic   id_2
);
  assign id_2 = -1'h0;
  always id_2 = 1'b0;
  logic [-1 : ~  1] id_4 = id_4;
  notif0 primCall (id_2, id_1, id_4);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_17 = 0;
endmodule
