// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module SVlsuWrapper(
  input          clock,
                 reset,
                 io_mUop_valid,
  input  [5:0]   io_mUop_bits_uop_ctrl_funct6,
  input  [2:0]   io_mUop_bits_uop_ctrl_funct3,
  input          io_mUop_bits_uop_ctrl_vm,
  input  [4:0]   io_mUop_bits_uop_ctrl_vs2,
  input          io_mUop_bits_uop_ctrl_load,
                 io_mUop_bits_uop_ctrl_store,
  input  [2:0]   io_mUop_bits_uop_info_vsew,
  input  [7:0]   io_mUop_bits_uop_info_vl,
  input  [6:0]   io_mUop_bits_uop_info_vstart,
                 io_mUop_bits_uop_uopIdx,
  input  [2:0]   io_mUop_bits_uop_segIndex,
  input          io_mUop_bits_uop_uopEnd,
  input  [63:0]  io_mUop_bits_scalar_opnd_1,
                 io_mUop_bits_scalar_opnd_2,
  input  [127:0] io_mUop_bits_uopRegInfo_vs2,
                 io_mUop_bits_uopRegInfo_mask,
                 io_mUop_bits_uopRegInfo_old_vd,
  input          io_mUopMergeAttr_bits_rfWriteEn,
  input  [4:0]   io_mUopMergeAttr_bits_ldest,
  input          io_mUopMergeAttr_bits_muopEnd,
  input  [4:0]   io_mUopMergeAttr_bits_regDstIdx,
  input  [3:0]   io_mUopMergeAttr_bits_regCount,
  input          io_dataExchange_req_ready,
                 io_dataExchange_resp_valid,
  input  [4:0]   io_dataExchange_resp_bits_idx,
  input  [63:0]  io_dataExchange_resp_bits_data,
  input          io_dataExchange_resp_bits_nack,
                 io_dataExchange_resp_bits_has_data,
                 io_dataExchange_xcpt_ma_ld,
                 io_dataExchange_xcpt_ma_st,
                 io_dataExchange_xcpt_pf_ld,
                 io_dataExchange_xcpt_pf_st,
                 io_dataExchange_xcpt_gf_ld,
                 io_dataExchange_xcpt_gf_st,
                 io_dataExchange_xcpt_ae_ld,
                 io_dataExchange_xcpt_ae_st,
  output         io_lsuOut_valid,
  output [127:0] io_lsuOut_bits_data,
  output         io_lsuOut_bits_rfWriteEn,
  output [15:0]  io_lsuOut_bits_rfWriteMask,
  output [4:0]   io_lsuOut_bits_rfWriteIdx,
  output         io_lsuOut_bits_muopEnd,
                 io_lsuOut_bits_isSegLoad,
  output [4:0]   io_lsuOut_bits_regStartIdx,
  output [3:0]   io_lsuOut_bits_regCount,
  output         io_lsuOut_bits_xcpt_exception_vld,
                 io_lsuOut_bits_xcpt_update_vl,
  output [7:0]   io_lsuOut_bits_xcpt_update_data,
  output         io_lsuOut_bits_xcpt_xcpt_cause_ma_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_ma_st,
                 io_lsuOut_bits_xcpt_xcpt_cause_pf_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_pf_st,
                 io_lsuOut_bits_xcpt_xcpt_cause_gf_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_gf_st,
                 io_lsuOut_bits_xcpt_xcpt_cause_ae_ld,
                 io_lsuOut_bits_xcpt_xcpt_cause_ae_st,
  output [63:0]  io_lsuOut_bits_xcpt_xcpt_addr,
  output         io_dataExchange_req_valid,
  output [4:0]   io_dataExchange_req_bits_idx,
  output [63:0]  io_dataExchange_req_bits_addr,
  output         io_dataExchange_req_bits_cmd,
  output [63:0]  io_dataExchange_req_bits_data,
  output [7:0]   io_dataExchange_req_bits_mask,
  output         io_lsuReady
);

  wire         _dataReqArb_io_in_0_ready;	// @[SVlsuWrapper.scala:43:28]
  wire         _dataReqArb_io_in_1_ready;	// @[SVlsuWrapper.scala:43:28]
  wire         _vLsu_io_lsuOut_valid;	// @[SVlsuWrapper.scala:17:22]
  wire [127:0] _vLsu_io_lsuOut_bits_data;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_rfWriteEn;	// @[SVlsuWrapper.scala:17:22]
  wire [15:0]  _vLsu_io_lsuOut_bits_rfWriteMask;	// @[SVlsuWrapper.scala:17:22]
  wire [4:0]   _vLsu_io_lsuOut_bits_rfWriteIdx;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_muopEnd;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_isSegLoad;	// @[SVlsuWrapper.scala:17:22]
  wire [4:0]   _vLsu_io_lsuOut_bits_regStartIdx;	// @[SVlsuWrapper.scala:17:22]
  wire [3:0]   _vLsu_io_lsuOut_bits_regCount;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_exception_vld;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_update_vl;	// @[SVlsuWrapper.scala:17:22]
  wire [7:0]   _vLsu_io_lsuOut_bits_xcpt_update_data;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_ld;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_st;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_ld;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_st;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_ld;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_st;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_ld;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_st;	// @[SVlsuWrapper.scala:17:22]
  wire [63:0]  _vLsu_io_lsuOut_bits_xcpt_xcpt_addr;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_dataExchange_req_valid;	// @[SVlsuWrapper.scala:17:22]
  wire [4:0]   _vLsu_io_dataExchange_req_bits_idx;	// @[SVlsuWrapper.scala:17:22]
  wire [63:0]  _vLsu_io_dataExchange_req_bits_addr;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_dataExchange_req_bits_cmd;	// @[SVlsuWrapper.scala:17:22]
  wire [63:0]  _vLsu_io_dataExchange_req_bits_data;	// @[SVlsuWrapper.scala:17:22]
  wire [7:0]   _vLsu_io_dataExchange_req_bits_mask;	// @[SVlsuWrapper.scala:17:22]
  wire         _vLsu_io_lsuReady;	// @[SVlsuWrapper.scala:17:22]
  wire         _hLsu_io_lsuOut_valid;	// @[SVlsuWrapper.scala:16:22]
  wire [127:0] _hLsu_io_lsuOut_bits_data;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_rfWriteEn;	// @[SVlsuWrapper.scala:16:22]
  wire [15:0]  _hLsu_io_lsuOut_bits_rfWriteMask;	// @[SVlsuWrapper.scala:16:22]
  wire [4:0]   _hLsu_io_lsuOut_bits_rfWriteIdx;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_muopEnd;	// @[SVlsuWrapper.scala:16:22]
  wire [4:0]   _hLsu_io_lsuOut_bits_regStartIdx;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_exception_vld;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_update_vl;	// @[SVlsuWrapper.scala:16:22]
  wire [7:0]   _hLsu_io_lsuOut_bits_xcpt_update_data;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_ld;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_st;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_ld;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_st;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_ld;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_st;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_ld;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_st;	// @[SVlsuWrapper.scala:16:22]
  wire [63:0]  _hLsu_io_lsuOut_bits_xcpt_xcpt_addr;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_dataExchange_req_valid;	// @[SVlsuWrapper.scala:16:22]
  wire [4:0]   _hLsu_io_dataExchange_req_bits_idx;	// @[SVlsuWrapper.scala:16:22]
  wire [63:0]  _hLsu_io_dataExchange_req_bits_addr;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_dataExchange_req_bits_cmd;	// @[SVlsuWrapper.scala:16:22]
  wire [63:0]  _hLsu_io_dataExchange_req_bits_data;	// @[SVlsuWrapper.scala:16:22]
  wire [7:0]   _hLsu_io_dataExchange_req_bits_mask;	// @[SVlsuWrapper.scala:16:22]
  wire         _hLsu_io_lsuReady;	// @[SVlsuWrapper.scala:16:22]
  reg          uopEndInQ;	// @[SVlsuWrapper.scala:19:28]
  wire         _io_lsuReady_output = _vLsu_io_lsuReady & _hLsu_io_lsuReady & ~uopEndInQ;	// @[SVlsuWrapper.scala:16:22, :17:22, :19:28, :21:{57,60}]
  wire         validReq = io_mUop_valid & _io_lsuReady_output;	// @[SVlsuWrapper.scala:21:57, :28:34]
  wire         _io_lsuOut_valid_output = _hLsu_io_lsuOut_valid | _vLsu_io_lsuOut_valid;	// @[SVlsuWrapper.scala:16:22, :17:22, :66:45]
  wire         _io_lsuOut_bits_muopEnd_output = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_muopEnd : _vLsu_io_lsuOut_bits_muopEnd;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  wire         _io_lsuOut_bits_xcpt_exception_vld_output = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_exception_vld : _vLsu_io_lsuOut_bits_xcpt_exception_vld;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  wire         _io_lsuOut_bits_xcpt_update_vl_output = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_update_vl : _vLsu_io_lsuOut_bits_xcpt_update_vl;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  always @(posedge clock) begin
    if (reset)
      uopEndInQ <= 1'h0;	// @[SVlsuWrapper.scala:19:28]
    else
      uopEndInQ <= validReq & io_mUop_bits_uop_uopEnd & (io_mUop_bits_uop_ctrl_load | io_mUop_bits_uop_ctrl_store) | ~(_io_lsuOut_valid_output & (_io_lsuOut_bits_muopEnd_output | _io_lsuOut_bits_xcpt_exception_vld_output | _io_lsuOut_bits_xcpt_update_vl_output)) & uopEndInQ;	// @[SVlsuWrapper.scala:19:28, :28:34, :37:{47,80}, :38:19, :39:{34,61,75}, :40:19, :66:45, :67:27, Vsplit.scala:74:21]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        uopEndInQ = _RANDOM_0[0];	// @[SVlsuWrapper.scala:19:28]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  SVHLsu hLsu (	// @[SVlsuWrapper.scala:16:22]
    .clock                                (clock),
    .reset                                (reset),
    .io_mUop_valid                        (validReq),	// @[SVlsuWrapper.scala:28:34]
    .io_mUop_bits_uop_ctrl_funct6         (io_mUop_bits_uop_ctrl_funct6),
    .io_mUop_bits_uop_ctrl_funct3         (io_mUop_bits_uop_ctrl_funct3),
    .io_mUop_bits_uop_ctrl_vm             (io_mUop_bits_uop_ctrl_vm),
    .io_mUop_bits_uop_ctrl_vs2            (io_mUop_bits_uop_ctrl_vs2),
    .io_mUop_bits_uop_ctrl_load           (io_mUop_bits_uop_ctrl_load),
    .io_mUop_bits_uop_ctrl_store          (io_mUop_bits_uop_ctrl_store),
    .io_mUop_bits_uop_info_vsew           (io_mUop_bits_uop_info_vsew),
    .io_mUop_bits_uop_info_vl             (io_mUop_bits_uop_info_vl),
    .io_mUop_bits_uop_info_vstart         (io_mUop_bits_uop_info_vstart),
    .io_mUop_bits_uop_uopIdx              (io_mUop_bits_uop_uopIdx),
    .io_mUop_bits_uop_segIndex            (io_mUop_bits_uop_segIndex),
    .io_mUop_bits_scalar_opnd_1           (io_mUop_bits_scalar_opnd_1),
    .io_mUop_bits_scalar_opnd_2           (io_mUop_bits_scalar_opnd_2),
    .io_mUop_bits_uopRegInfo_vs2          (io_mUop_bits_uopRegInfo_vs2),
    .io_mUop_bits_uopRegInfo_mask         (io_mUop_bits_uopRegInfo_mask),
    .io_mUop_bits_uopRegInfo_old_vd       (io_mUop_bits_uopRegInfo_old_vd),
    .io_mUopMergeAttr_bits_rfWriteEn      (io_mUopMergeAttr_bits_rfWriteEn),
    .io_mUopMergeAttr_bits_ldest          (io_mUopMergeAttr_bits_ldest),
    .io_mUopMergeAttr_bits_muopEnd        (io_mUopMergeAttr_bits_muopEnd),
    .io_dataExchange_req_ready            (_dataReqArb_io_in_0_ready),	// @[SVlsuWrapper.scala:43:28]
    .io_dataExchange_resp_valid           (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_resp_valid),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :57:45]
    .io_dataExchange_resp_bits_idx        (io_dataExchange_resp_bits_idx),
    .io_dataExchange_resp_bits_data       (io_dataExchange_resp_bits_data),
    .io_dataExchange_resp_bits_nack       (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_resp_bits_nack),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :54:45, :57:45]
    .io_dataExchange_xcpt_ma_ld           (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_xcpt_ma_ld),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :55:45, :57:45, :58:45]
    .io_dataExchange_xcpt_ma_st           (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_xcpt_ma_st),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :55:45, :57:45, :58:45]
    .io_dataExchange_xcpt_pf_ld           (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_xcpt_pf_ld),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :55:45, :57:45, :58:45]
    .io_dataExchange_xcpt_pf_st           (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_xcpt_pf_st),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :55:45, :57:45, :58:45]
    .io_dataExchange_xcpt_gf_ld           (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_xcpt_gf_ld),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :55:45, :57:45, :58:45]
    .io_dataExchange_xcpt_gf_st           (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_xcpt_gf_st),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :55:45, :57:45, :58:45]
    .io_dataExchange_xcpt_ae_ld           (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_xcpt_ae_ld),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :55:45, :57:45, :58:45]
    .io_dataExchange_xcpt_ae_st           (~(io_dataExchange_resp_bits_idx[4]) & io_dataExchange_xcpt_ae_st),	// @[SVlsuWrapper.scala:49:{41,58}, :52:45, :55:45, :57:45, :58:45]
    .io_lsuOut_valid                      (_hLsu_io_lsuOut_valid),
    .io_lsuOut_bits_data                  (_hLsu_io_lsuOut_bits_data),
    .io_lsuOut_bits_rfWriteEn             (_hLsu_io_lsuOut_bits_rfWriteEn),
    .io_lsuOut_bits_rfWriteMask           (_hLsu_io_lsuOut_bits_rfWriteMask),
    .io_lsuOut_bits_rfWriteIdx            (_hLsu_io_lsuOut_bits_rfWriteIdx),
    .io_lsuOut_bits_muopEnd               (_hLsu_io_lsuOut_bits_muopEnd),
    .io_lsuOut_bits_regStartIdx           (_hLsu_io_lsuOut_bits_regStartIdx),
    .io_lsuOut_bits_xcpt_exception_vld    (_hLsu_io_lsuOut_bits_xcpt_exception_vld),
    .io_lsuOut_bits_xcpt_update_vl        (_hLsu_io_lsuOut_bits_xcpt_update_vl),
    .io_lsuOut_bits_xcpt_update_data      (_hLsu_io_lsuOut_bits_xcpt_update_data),
    .io_lsuOut_bits_xcpt_xcpt_cause_ma_ld (_hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_ld),
    .io_lsuOut_bits_xcpt_xcpt_cause_ma_st (_hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_st),
    .io_lsuOut_bits_xcpt_xcpt_cause_pf_ld (_hLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_ld),
    .io_lsuOut_bits_xcpt_xcpt_cause_pf_st (_hLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_st),
    .io_lsuOut_bits_xcpt_xcpt_cause_gf_ld (_hLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_ld),
    .io_lsuOut_bits_xcpt_xcpt_cause_gf_st (_hLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_st),
    .io_lsuOut_bits_xcpt_xcpt_cause_ae_ld (_hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_ld),
    .io_lsuOut_bits_xcpt_xcpt_cause_ae_st (_hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_st),
    .io_lsuOut_bits_xcpt_xcpt_addr        (_hLsu_io_lsuOut_bits_xcpt_xcpt_addr),
    .io_dataExchange_req_valid            (_hLsu_io_dataExchange_req_valid),
    .io_dataExchange_req_bits_idx         (_hLsu_io_dataExchange_req_bits_idx),
    .io_dataExchange_req_bits_addr        (_hLsu_io_dataExchange_req_bits_addr),
    .io_dataExchange_req_bits_cmd         (_hLsu_io_dataExchange_req_bits_cmd),
    .io_dataExchange_req_bits_data        (_hLsu_io_dataExchange_req_bits_data),
    .io_dataExchange_req_bits_mask        (_hLsu_io_dataExchange_req_bits_mask),
    .io_lsuReady                          (_hLsu_io_lsuReady)
  );
  SVVLsu vLsu (	// @[SVlsuWrapper.scala:17:22]
    .clock                                (clock),
    .reset                                (reset),
    .io_mUop_valid                        (validReq),	// @[SVlsuWrapper.scala:28:34]
    .io_mUop_bits_uop_ctrl_funct6         (io_mUop_bits_uop_ctrl_funct6),
    .io_mUop_bits_uop_ctrl_funct3         (io_mUop_bits_uop_ctrl_funct3),
    .io_mUop_bits_uop_ctrl_vm             (io_mUop_bits_uop_ctrl_vm),
    .io_mUop_bits_uop_ctrl_vs2            (io_mUop_bits_uop_ctrl_vs2),
    .io_mUop_bits_uop_ctrl_load           (io_mUop_bits_uop_ctrl_load),
    .io_mUop_bits_uop_ctrl_store          (io_mUop_bits_uop_ctrl_store),
    .io_mUop_bits_uop_info_vsew           (io_mUop_bits_uop_info_vsew),
    .io_mUop_bits_uop_info_vl             (io_mUop_bits_uop_info_vl),
    .io_mUop_bits_uop_info_vstart         (io_mUop_bits_uop_info_vstart),
    .io_mUop_bits_uop_uopIdx              (io_mUop_bits_uop_uopIdx),
    .io_mUop_bits_uop_segIndex            (io_mUop_bits_uop_segIndex),
    .io_mUop_bits_uop_uopEnd              (io_mUop_bits_uop_uopEnd),
    .io_mUop_bits_scalar_opnd_1           (io_mUop_bits_scalar_opnd_1),
    .io_mUop_bits_scalar_opnd_2           (io_mUop_bits_scalar_opnd_2),
    .io_mUop_bits_uopRegInfo_vs2          (io_mUop_bits_uopRegInfo_vs2),
    .io_mUop_bits_uopRegInfo_mask         (io_mUop_bits_uopRegInfo_mask),
    .io_mUop_bits_uopRegInfo_old_vd       (io_mUop_bits_uopRegInfo_old_vd),
    .io_mUopMergeAttr_bits_rfWriteEn      (io_mUopMergeAttr_bits_rfWriteEn),
    .io_mUopMergeAttr_bits_ldest          (io_mUopMergeAttr_bits_ldest),
    .io_mUopMergeAttr_bits_regDstIdx      (io_mUopMergeAttr_bits_regDstIdx),
    .io_mUopMergeAttr_bits_regCount       (io_mUopMergeAttr_bits_regCount),
    .io_dataExchange_req_ready            (_dataReqArb_io_in_1_ready),	// @[SVlsuWrapper.scala:43:28]
    .io_dataExchange_resp_valid           (io_dataExchange_resp_bits_idx[4] & io_dataExchange_resp_valid),	// @[SVlsuWrapper.scala:49:{41,58}, :50:45, :59:45]
    .io_dataExchange_resp_bits_idx        (io_dataExchange_resp_bits_idx),
    .io_dataExchange_resp_bits_data       (io_dataExchange_resp_bits_data),
    .io_dataExchange_resp_bits_nack       (io_dataExchange_resp_bits_idx[4] & io_dataExchange_resp_bits_nack),	// @[SVlsuWrapper.scala:49:{41,58}, :50:45, :61:45]
    .io_dataExchange_resp_bits_has_data   (io_dataExchange_resp_bits_has_data),
    .io_dataExchange_xcpt_ma_ld           (io_dataExchange_resp_bits_idx[4] & io_dataExchange_xcpt_ma_ld),	// @[SVlsuWrapper.scala:49:{41,58}, :51:45, :62:45]
    .io_dataExchange_xcpt_ma_st           (io_dataExchange_resp_bits_idx[4] & io_dataExchange_xcpt_ma_st),	// @[SVlsuWrapper.scala:49:{41,58}, :51:45, :62:45]
    .io_dataExchange_xcpt_pf_ld           (io_dataExchange_resp_bits_idx[4] & io_dataExchange_xcpt_pf_ld),	// @[SVlsuWrapper.scala:49:{41,58}, :51:45, :62:45]
    .io_dataExchange_xcpt_pf_st           (io_dataExchange_resp_bits_idx[4] & io_dataExchange_xcpt_pf_st),	// @[SVlsuWrapper.scala:49:{41,58}, :51:45, :62:45]
    .io_dataExchange_xcpt_gf_ld           (io_dataExchange_resp_bits_idx[4] & io_dataExchange_xcpt_gf_ld),	// @[SVlsuWrapper.scala:49:{41,58}, :51:45, :62:45]
    .io_dataExchange_xcpt_gf_st           (io_dataExchange_resp_bits_idx[4] & io_dataExchange_xcpt_gf_st),	// @[SVlsuWrapper.scala:49:{41,58}, :51:45, :62:45]
    .io_dataExchange_xcpt_ae_ld           (io_dataExchange_resp_bits_idx[4] & io_dataExchange_xcpt_ae_ld),	// @[SVlsuWrapper.scala:49:{41,58}, :51:45, :62:45]
    .io_dataExchange_xcpt_ae_st           (io_dataExchange_resp_bits_idx[4] & io_dataExchange_xcpt_ae_st),	// @[SVlsuWrapper.scala:49:{41,58}, :51:45, :62:45]
    .io_lsuOut_valid                      (_vLsu_io_lsuOut_valid),
    .io_lsuOut_bits_data                  (_vLsu_io_lsuOut_bits_data),
    .io_lsuOut_bits_rfWriteEn             (_vLsu_io_lsuOut_bits_rfWriteEn),
    .io_lsuOut_bits_rfWriteMask           (_vLsu_io_lsuOut_bits_rfWriteMask),
    .io_lsuOut_bits_rfWriteIdx            (_vLsu_io_lsuOut_bits_rfWriteIdx),
    .io_lsuOut_bits_muopEnd               (_vLsu_io_lsuOut_bits_muopEnd),
    .io_lsuOut_bits_isSegLoad             (_vLsu_io_lsuOut_bits_isSegLoad),
    .io_lsuOut_bits_regStartIdx           (_vLsu_io_lsuOut_bits_regStartIdx),
    .io_lsuOut_bits_regCount              (_vLsu_io_lsuOut_bits_regCount),
    .io_lsuOut_bits_xcpt_exception_vld    (_vLsu_io_lsuOut_bits_xcpt_exception_vld),
    .io_lsuOut_bits_xcpt_update_vl        (_vLsu_io_lsuOut_bits_xcpt_update_vl),
    .io_lsuOut_bits_xcpt_update_data      (_vLsu_io_lsuOut_bits_xcpt_update_data),
    .io_lsuOut_bits_xcpt_xcpt_cause_ma_ld (_vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_ld),
    .io_lsuOut_bits_xcpt_xcpt_cause_ma_st (_vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_st),
    .io_lsuOut_bits_xcpt_xcpt_cause_pf_ld (_vLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_ld),
    .io_lsuOut_bits_xcpt_xcpt_cause_pf_st (_vLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_st),
    .io_lsuOut_bits_xcpt_xcpt_cause_gf_ld (_vLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_ld),
    .io_lsuOut_bits_xcpt_xcpt_cause_gf_st (_vLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_st),
    .io_lsuOut_bits_xcpt_xcpt_cause_ae_ld (_vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_ld),
    .io_lsuOut_bits_xcpt_xcpt_cause_ae_st (_vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_st),
    .io_lsuOut_bits_xcpt_xcpt_addr        (_vLsu_io_lsuOut_bits_xcpt_xcpt_addr),
    .io_dataExchange_req_valid            (_vLsu_io_dataExchange_req_valid),
    .io_dataExchange_req_bits_idx         (_vLsu_io_dataExchange_req_bits_idx),
    .io_dataExchange_req_bits_addr        (_vLsu_io_dataExchange_req_bits_addr),
    .io_dataExchange_req_bits_cmd         (_vLsu_io_dataExchange_req_bits_cmd),
    .io_dataExchange_req_bits_data        (_vLsu_io_dataExchange_req_bits_data),
    .io_dataExchange_req_bits_mask        (_vLsu_io_dataExchange_req_bits_mask),
    .io_lsuReady                          (_vLsu_io_lsuReady)
  );
  Arbiter_3 dataReqArb (	// @[SVlsuWrapper.scala:43:28]
    .io_in_0_valid     (_hLsu_io_dataExchange_req_valid),	// @[SVlsuWrapper.scala:16:22]
    .io_in_0_bits_idx  (_hLsu_io_dataExchange_req_bits_idx),	// @[SVlsuWrapper.scala:16:22]
    .io_in_0_bits_addr (_hLsu_io_dataExchange_req_bits_addr),	// @[SVlsuWrapper.scala:16:22]
    .io_in_0_bits_cmd  (_hLsu_io_dataExchange_req_bits_cmd),	// @[SVlsuWrapper.scala:16:22]
    .io_in_0_bits_data (_hLsu_io_dataExchange_req_bits_data),	// @[SVlsuWrapper.scala:16:22]
    .io_in_0_bits_mask (_hLsu_io_dataExchange_req_bits_mask),	// @[SVlsuWrapper.scala:16:22]
    .io_in_1_valid     (_vLsu_io_dataExchange_req_valid),	// @[SVlsuWrapper.scala:17:22]
    .io_in_1_bits_idx  (_vLsu_io_dataExchange_req_bits_idx),	// @[SVlsuWrapper.scala:17:22]
    .io_in_1_bits_addr (_vLsu_io_dataExchange_req_bits_addr),	// @[SVlsuWrapper.scala:17:22]
    .io_in_1_bits_cmd  (_vLsu_io_dataExchange_req_bits_cmd),	// @[SVlsuWrapper.scala:17:22]
    .io_in_1_bits_data (_vLsu_io_dataExchange_req_bits_data),	// @[SVlsuWrapper.scala:17:22]
    .io_in_1_bits_mask (_vLsu_io_dataExchange_req_bits_mask),	// @[SVlsuWrapper.scala:17:22]
    .io_out_ready      (io_dataExchange_req_ready),
    .io_in_0_ready     (_dataReqArb_io_in_0_ready),
    .io_in_1_ready     (_dataReqArb_io_in_1_ready),
    .io_out_valid      (io_dataExchange_req_valid),
    .io_out_bits_idx   (io_dataExchange_req_bits_idx),
    .io_out_bits_addr  (io_dataExchange_req_bits_addr),
    .io_out_bits_cmd   (io_dataExchange_req_bits_cmd),
    .io_out_bits_data  (io_dataExchange_req_bits_data),
    .io_out_bits_mask  (io_dataExchange_req_bits_mask)
  );
  assign io_lsuOut_valid = _io_lsuOut_valid_output;	// @[SVlsuWrapper.scala:66:45]
  assign io_lsuOut_bits_data = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_data : _vLsu_io_lsuOut_bits_data;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_rfWriteEn = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_rfWriteEn : _vLsu_io_lsuOut_bits_rfWriteEn;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_rfWriteMask = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_rfWriteMask : _vLsu_io_lsuOut_bits_rfWriteMask;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_rfWriteIdx = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_rfWriteIdx : _vLsu_io_lsuOut_bits_rfWriteIdx;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_muopEnd = _io_lsuOut_bits_muopEnd_output;	// @[SVlsuWrapper.scala:67:27]
  assign io_lsuOut_bits_isSegLoad = ~_hLsu_io_lsuOut_valid & _vLsu_io_lsuOut_bits_isSegLoad;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_regStartIdx = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_regStartIdx : _vLsu_io_lsuOut_bits_regStartIdx;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_regCount = _hLsu_io_lsuOut_valid ? 4'h1 : _vLsu_io_lsuOut_bits_regCount;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_exception_vld = _io_lsuOut_bits_xcpt_exception_vld_output;	// @[SVlsuWrapper.scala:67:27]
  assign io_lsuOut_bits_xcpt_update_vl = _io_lsuOut_bits_xcpt_update_vl_output;	// @[SVlsuWrapper.scala:67:27]
  assign io_lsuOut_bits_xcpt_update_data = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_update_data : _vLsu_io_lsuOut_bits_xcpt_update_data;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ma_ld = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_ld : _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_ld;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ma_st = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_st : _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ma_st;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_xcpt_cause_pf_ld = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_ld : _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_ld;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_xcpt_cause_pf_st = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_st : _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_pf_st;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_xcpt_cause_gf_ld = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_ld : _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_ld;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_xcpt_cause_gf_st = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_st : _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_gf_st;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ae_ld = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_ld : _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_ld;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_xcpt_cause_ae_st = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_st : _vLsu_io_lsuOut_bits_xcpt_xcpt_cause_ae_st;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuOut_bits_xcpt_xcpt_addr = _hLsu_io_lsuOut_valid ? _hLsu_io_lsuOut_bits_xcpt_xcpt_addr : _vLsu_io_lsuOut_bits_xcpt_xcpt_addr;	// @[SVlsuWrapper.scala:16:22, :17:22, :67:27]
  assign io_lsuReady = _io_lsuReady_output;	// @[SVlsuWrapper.scala:21:57]
endmodule

