OpenROAD f9c91ab39bdd6c7c9d36e563fd398e544eaf48d7 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 28 thread(s).
read_liberty /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
read_liberty /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/nangate45/lib/fakeram45_256x32.lib
read_liberty /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/nangate45/lib/fakeram45_64x64.lib
read_db ./results/nangate45/mempool_group/base/3_place.odb
source /home/nanocoh/dev/ORFS-K/OpenROAD-flow-scripts-KF/flow/platforms/nangate45/setRC.tcl
clock_tree_synthesis -sink_clustering_enable -repair_clock_nets
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk_i" found for clock "clk_i".
[INFO CTS-0011]  Clock net "clk_i" for macros has 18 sinks.
[INFO CTS-0011]  Clock net "clk_i_regs" for registers has 11703 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[3\].i_snitch_icache_l0/gen_array\[3\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[3\].i_snitch_icache_l0/gen_array\[2\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[3\].i_snitch_icache_l0/gen_array\[1\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[3\].i_snitch_icache_l0/gen_array\[0\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[2\].i_snitch_icache_l0/gen_array\[3\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[2\].i_snitch_icache_l0/gen_array\[2\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[2\].i_snitch_icache_l0/gen_array\[1\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[2\].i_snitch_icache_l0/gen_array\[0\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[1\].i_snitch_icache_l0/gen_array\[3\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[1\].i_snitch_icache_l0/gen_array\[2\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[1\].i_snitch_icache_l0/gen_array\[1\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[1\].i_snitch_icache_l0/gen_array\[0\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[0\].i_snitch_icache_l0/gen_array\[3\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[0\].i_snitch_icache_l0/gen_array\[2\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[0\].i_snitch_icache_l0/gen_array\[1\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/gen_prefetcher\[0\].i_snitch_icache_l0/gen_array\[0\].gen_latch.clk_vld" has 256 sinks.
[INFO CTS-0011]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/_01844_" for macros has 32 sinks.
[INFO CTS-0011]  Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01844__regs" for registers has 32 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[27\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[28\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[29\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[2\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[30\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[31\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[3\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[4\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[5\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[6\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[18\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[19\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[1\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[20\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[21\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[22\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[23\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[24\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[25\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[26\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[0\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[10\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[11\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[12\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[13\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[14\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[15\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[16\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[17\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[9\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[8\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[7\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0011]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/_01796_" for macros has 32 sinks.
[INFO CTS-0011]  Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01796__regs" for registers has 32 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[27\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[28\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[29\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[2\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[30\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[31\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[3\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[4\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[5\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[6\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[18\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[19\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[1\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[20\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[21\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[22\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[23\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[24\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[25\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[26\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[0\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[10\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[11\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[12\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[13\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[14\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[15\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[16\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[17\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[9\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[8\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0010]  Clock net "gen_tiles\[0\].i_tile.i_tile/gen_caches\[0\].i_snitch_icache/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[7\].CG_Inst.clk_o" has 23 sinks.
[INFO CTS-0008] TritonCTS found 86 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk_i.
[INFO CTS-0028]  Total number of sinks: 18.
[INFO CTS-0029]  Macro  sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 4 and clustering diameter of 50.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 7.
[INFO CTS-0024]  Normalized sink region: [(30.7855, 89.8437), (148.485, 111.744)].
[INFO CTS-0025]     Width:  117.6993.
[INFO CTS-0026]     Height: 21.9000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 4
    Sub-region size: 58.8496 X 21.9000
[INFO CTS-0034]     Segment length (rounded): 30.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 7.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net clk_i_regs.
[INFO CTS-0028]  Total number of sinks: 11703.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 1979.
[INFO CTS-0024]  Normalized sink region: [(2.38321, 2.6), (154.957, 131.18)].
[INFO CTS-0025]     Width:  152.5737.
[INFO CTS-0026]     Height: 128.5800.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 990
    Sub-region size: 76.2869 X 128.5800
[INFO CTS-0034]     Segment length (rounded): 38.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 495
    Sub-region size: 76.2869 X 64.2900
[INFO CTS-0034]     Segment length (rounded): 32.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 248
    Sub-region size: 38.1434 X 64.2900
[INFO CTS-0034]     Segment length (rounded): 20.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 124
    Sub-region size: 38.1434 X 32.1450
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 62
    Sub-region size: 19.0717 X 32.1450
[INFO CTS-0034]     Segment length (rounded): 10.
 Level 6
    Direction: Vertical
    Sinks per sub-region: 31
    Sub-region size: 19.0717 X 16.0725
[INFO CTS-0034]     Segment length (rounded): 8.
 Level 7
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 9.5359 X 16.0725
[INFO CTS-0034]     Segment length (rounded): 4.
 Level 8
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 9.5359 X 8.0363
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 1979.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[3\].i_snitch_icache_l0\/gen_array\[3\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 16 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 48.
[INFO CTS-0024]  Normalized sink region: [(6.73476, 88.1333), (54.7448, 115.592)].
[INFO CTS-0025]     Width:  48.0100.
[INFO CTS-0026]     Height: 27.4583.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 24
    Sub-region size: 24.0050 X 27.4583
[INFO CTS-0034]     Segment length (rounded): 12.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 24.0050 X 13.7292
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 48.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[3\].i_snitch_icache_l0\/gen_array\[2\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 16 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 49.
[INFO CTS-0024]  Normalized sink region: [(7.09881, 88.8), (54.1491, 115.209)].
[INFO CTS-0025]     Width:  47.0503.
[INFO CTS-0026]     Height: 26.4089.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 25
    Sub-region size: 23.5252 X 26.4089
[INFO CTS-0034]     Segment length (rounded): 12.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 23.5252 X 13.2045
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 49.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[3\].i_snitch_icache_l0\/gen_array\[1\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 49.
[INFO CTS-0024]  Normalized sink region: [(7.23905, 88.6958), (54.1102, 115.133)].
[INFO CTS-0025]     Width:  46.8712.
[INFO CTS-0026]     Height: 26.4375.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 25
    Sub-region size: 23.4356 X 26.4375
[INFO CTS-0034]     Segment length (rounded): 12.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 23.4356 X 13.2188
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 49.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[3\].i_snitch_icache_l0\/gen_array\[0\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 16 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 49.
[INFO CTS-0024]  Normalized sink region: [(6.82405, 88.2875), (54.982, 116.925)].
[INFO CTS-0025]     Width:  48.1580.
[INFO CTS-0026]     Height: 28.6375.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 25
    Sub-region size: 24.0790 X 28.6375
[INFO CTS-0034]     Segment length (rounded): 12.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 24.0790 X 14.3188
[INFO CTS-0034]     Segment length (rounded): 8.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 49.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[2\].i_snitch_icache_l0\/gen_array\[3\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 50.
[INFO CTS-0024]  Normalized sink region: [(7.57343, 92.9625), (66.1966, 130.829)].
[INFO CTS-0025]     Width:  58.6231.
[INFO CTS-0026]     Height: 37.8667.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 25
    Sub-region size: 29.3116 X 37.8667
[INFO CTS-0034]     Segment length (rounded): 14.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 29.3116 X 18.9333
[INFO CTS-0034]     Segment length (rounded): 10.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 50.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[2\].i_snitch_icache_l0\/gen_array\[2\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 53.
[INFO CTS-0024]  Normalized sink region: [(6.694, 91.6375), (66.6932, 130.848)].
[INFO CTS-0025]     Width:  59.9992.
[INFO CTS-0026]     Height: 39.2100.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 27
    Sub-region size: 29.9996 X 39.2100
[INFO CTS-0034]     Segment length (rounded): 14.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 14
    Sub-region size: 29.9996 X 19.6050
[INFO CTS-0034]     Segment length (rounded): 10.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 53.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[2\].i_snitch_icache_l0\/gen_array\[1\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 50.
[INFO CTS-0024]  Normalized sink region: [(6.84333, 92.8661), (66.5589, 130.182)].
[INFO CTS-0025]     Width:  59.7155.
[INFO CTS-0026]     Height: 37.3164.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 25
    Sub-region size: 29.8578 X 37.3164
[INFO CTS-0034]     Segment length (rounded): 14.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 13
    Sub-region size: 29.8578 X 18.6582
[INFO CTS-0034]     Segment length (rounded): 10.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 50.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[2\].i_snitch_icache_l0\/gen_array\[0\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 53.
[INFO CTS-0024]  Normalized sink region: [(6.44762, 91.6), (65.7704, 130.583)].
[INFO CTS-0025]     Width:  59.3227.
[INFO CTS-0026]     Height: 38.9825.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 27
    Sub-region size: 29.6614 X 38.9825
[INFO CTS-0034]     Segment length (rounded): 14.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 14
    Sub-region size: 29.6614 X 19.4912
[INFO CTS-0034]     Segment length (rounded): 10.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 53.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[1\].i_snitch_icache_l0\/gen_array\[3\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 46.
[INFO CTS-0024]  Normalized sink region: [(7.78429, 93.3042), (68.9489, 118.763)].
[INFO CTS-0025]     Width:  61.1646.
[INFO CTS-0026]     Height: 25.4583.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 23
    Sub-region size: 30.5823 X 25.4583
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 30.5823 X 12.7292
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 46.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[1\].i_snitch_icache_l0\/gen_array\[2\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 16 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 45.
[INFO CTS-0024]  Normalized sink region: [(8.16939, 92.7911), (69.1851, 118.4)].
[INFO CTS-0025]     Width:  61.0158.
[INFO CTS-0026]     Height: 25.6089.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 23
    Sub-region size: 30.5079 X 25.6089
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 30.5079 X 12.8045
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 45.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[1\].i_snitch_icache_l0\/gen_array\[1\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 46.
[INFO CTS-0024]  Normalized sink region: [(8.30119, 93.7562), (68.2011, 118.629)].
[INFO CTS-0025]     Width:  59.9000.
[INFO CTS-0026]     Height: 24.8729.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 23
    Sub-region size: 29.9500 X 24.8729
[INFO CTS-0034]     Segment length (rounded): 14.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 29.9500 X 12.4365
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 46.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[1\].i_snitch_icache_l0\/gen_array\[0\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 16 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 44.
[INFO CTS-0024]  Normalized sink region: [(7.95629, 92.8219), (68.6238, 119.012)].
[INFO CTS-0025]     Width:  60.6675.
[INFO CTS-0026]     Height: 26.1906.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 22
    Sub-region size: 30.3338 X 26.1906
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 30.3338 X 13.0953
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 44.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[0\].i_snitch_icache_l0\/gen_array\[3\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 16 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 45.
[INFO CTS-0024]  Normalized sink region: [(6.99714, 85.5219), (70.7417, 104.67)].
[INFO CTS-0025]     Width:  63.7446.
[INFO CTS-0026]     Height: 19.1478.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 23
    Sub-region size: 31.8723 X 19.1478
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 31.8723 X 9.5739
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 45.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[0\].i_snitch_icache_l0\/gen_array\[2\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 46.
[INFO CTS-0024]  Normalized sink region: [(7.88833, 85.0696), (70.4746, 105.2)].
[INFO CTS-0025]     Width:  62.5863.
[INFO CTS-0026]     Height: 20.1304.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 23
    Sub-region size: 31.2932 X 20.1304
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 31.2932 X 10.0652
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 46.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[0\].i_snitch_icache_l0\/gen_array\[1\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 16 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 46.
[INFO CTS-0024]  Normalized sink region: [(7.25143, 85.2667), (70.0523, 105.184)].
[INFO CTS-0025]     Width:  62.8009.
[INFO CTS-0026]     Height: 19.9173.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 23
    Sub-region size: 31.4004 X 19.9173
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 31.4004 X 9.9586
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 46.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[0\].i_snitch_icache_l0\/gen_array\[0\].gen_latch.clk_vld.
[INFO CTS-0028]  Total number of sinks: 256.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 44.
[INFO CTS-0024]  Normalized sink region: [(7.31833, 84.6625), (69.5264, 105.296)].
[INFO CTS-0025]     Width:  62.2081.
[INFO CTS-0026]     Height: 20.6333.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 22
    Sub-region size: 31.1040 X 20.6333
[INFO CTS-0034]     Segment length (rounded): 16.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 11
    Sub-region size: 31.1040 X 10.3167
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 44.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01844_.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Macro  sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 4 and clustering diameter of 50.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 8.
[INFO CTS-0024]  Normalized sink region: [(137.227, 98.75), (139.469, 106.928)].
[INFO CTS-0025]     Width:  2.2413.
[INFO CTS-0026]     Height: 8.1781.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 2.2413 X 4.0891
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01844__regs.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1834775, 1339975), (1892265, 1446375)].
[INFO CTS-0024]  Normalized sink region: [(131.055, 95.7125), (135.162, 103.313)].
[INFO CTS-0025]     Width:  4.1064.
[INFO CTS-0026]     Height: 7.6000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 16
    Sub-region size: 4.1064 X 3.8000
[INFO CTS-0034]     Segment length (rounded): 2.
 Level 2
    Direction: Horizontal
    Sinks per sub-region: 8
    Sub-region size: 2.0532 X 3.8000
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[27\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1839340, 1446375), (2003880, 1519175)].
[INFO CTS-0024]  Normalized sink region: [(131.381, 103.313), (143.134, 108.513)].
[INFO CTS-0025]     Width:  11.7529.
[INFO CTS-0026]     Height: 5.2000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.8764 X 5.2000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[28\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1863280, 1446375), (2021460, 1535975)].
[INFO CTS-0024]  Normalized sink region: [(133.091, 103.313), (144.39, 109.713)].
[INFO CTS-0025]     Width:  11.2986.
[INFO CTS-0026]     Height: 6.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.6493 X 6.4000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[29\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1867180, 1454425), (2032380, 1535975)].
[INFO CTS-0024]  Normalized sink region: [(133.37, 103.888), (145.17, 109.713)].
[INFO CTS-0025]     Width:  11.8000.
[INFO CTS-0026]     Height: 5.8250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.9000 X 5.8250
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[2\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1870500, 1339975), (2011480, 1429575)].
[INFO CTS-0024]  Normalized sink region: [(133.607, 95.7125), (143.677, 102.113)].
[INFO CTS-0025]     Width:  10.0700.
[INFO CTS-0026]     Height: 6.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.0350 X 6.4000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[30\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1867080, 1446375), (2019840, 1538425)].
[INFO CTS-0024]  Normalized sink region: [(133.363, 103.313), (144.274, 109.888)].
[INFO CTS-0025]     Width:  10.9114.
[INFO CTS-0026]     Height: 6.5750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.4557 X 6.5750
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[31\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1870120, 1451975), (2027060, 1538425)].
[INFO CTS-0024]  Normalized sink region: [(133.58, 103.713), (144.79, 109.888)].
[INFO CTS-0025]     Width:  11.2100.
[INFO CTS-0026]     Height: 6.1750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.6050 X 6.1750
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[3\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1876200, 1342425), (2013760, 1432025)].
[INFO CTS-0024]  Normalized sink region: [(134.014, 95.8875), (143.84, 102.288)].
[INFO CTS-0025]     Width:  9.8257.
[INFO CTS-0026]     Height: 6.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 4.9129 X 6.4000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[4\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1828700, 1359225), (2038460, 1426425)].
[INFO CTS-0024]  Normalized sink region: [(130.621, 97.0875), (145.604, 101.888)].
[INFO CTS-0025]     Width:  14.9829.
[INFO CTS-0026]     Height: 4.8000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 7.4914 X 4.8000
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[5\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1837440, 1359225), (2041880, 1429575)].
[INFO CTS-0024]  Normalized sink region: [(131.246, 97.0875), (145.849, 102.113)].
[INFO CTS-0025]     Width:  14.6029.
[INFO CTS-0026]     Height: 5.0250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 7.3014 X 5.0250
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[6\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1831080, 1362375), (2035420, 1429575)].
[INFO CTS-0024]  Normalized sink region: [(130.791, 97.3125), (145.387, 102.113)].
[INFO CTS-0025]     Width:  14.5957.
[INFO CTS-0026]     Height: 4.8000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 7.2979 X 4.8000
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[18\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1852260, 1440775), (2016040, 1524775)].
[INFO CTS-0024]  Normalized sink region: [(132.304, 102.913), (144.003, 108.913)].
[INFO CTS-0025]     Width:  11.6986.
[INFO CTS-0026]     Height: 6.0000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.8493 X 6.0000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[19\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1848560, 1435175), (2014900, 1524775)].
[INFO CTS-0024]  Normalized sink region: [(132.04, 102.513), (143.921, 108.913)].
[INFO CTS-0025]     Width:  11.8814.
[INFO CTS-0026]     Height: 6.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.9407 X 6.4000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[1\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1876200, 1345575), (2009200, 1429575)].
[INFO CTS-0024]  Normalized sink region: [(134.014, 96.1125), (143.514, 102.113)].
[INFO CTS-0025]     Width:  9.5000.
[INFO CTS-0026]     Height: 6.0000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 4.7500 X 6.0000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[20\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1877820, 1457575), (2022120, 1541575)].
[INFO CTS-0024]  Normalized sink region: [(134.13, 104.113), (144.437, 110.113)].
[INFO CTS-0025]     Width:  10.3071.
[INFO CTS-0026]     Height: 6.0000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.1536 X 6.0000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[21\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1878480, 1454425), (2026680, 1544025)].
[INFO CTS-0024]  Normalized sink region: [(134.177, 103.888), (144.763, 110.288)].
[INFO CTS-0025]     Width:  10.5857.
[INFO CTS-0026]     Height: 6.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.2929 X 6.4000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[22\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1881520, 1457575), (2026300, 1544025)].
[INFO CTS-0024]  Normalized sink region: [(134.394, 104.113), (144.736, 110.288)].
[INFO CTS-0025]     Width:  10.3414.
[INFO CTS-0026]     Height: 6.1750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.1707 X 6.1750
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[23\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1881520, 1457575), (2030480, 1541575)].
[INFO CTS-0024]  Normalized sink region: [(134.394, 104.113), (145.034, 110.113)].
[INFO CTS-0025]     Width:  10.6400.
[INFO CTS-0026]     Height: 6.0000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.3200 X 6.0000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[24\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1836680, 1443225), (1997140, 1519175)].
[INFO CTS-0024]  Normalized sink region: [(131.191, 103.088), (142.653, 108.513)].
[INFO CTS-0025]     Width:  11.4614.
[INFO CTS-0026]     Height: 5.4250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.7307 X 5.4250
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[25\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1837820, 1440775), (2000180, 1521625)].
[INFO CTS-0024]  Normalized sink region: [(131.273, 102.913), (142.87, 108.688)].
[INFO CTS-0025]     Width:  11.5971.
[INFO CTS-0026]     Height: 5.7750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.7986 X 5.7750
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[26\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1836680, 1443225), (1997800, 1516025)].
[INFO CTS-0024]  Normalized sink region: [(131.191, 103.088), (142.7, 108.288)].
[INFO CTS-0025]     Width:  11.5086.
[INFO CTS-0026]     Height: 5.2000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.7543 X 5.2000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[0\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1867080, 1342425), (2005780, 1429575)].
[INFO CTS-0024]  Normalized sink region: [(133.363, 95.8875), (143.27, 102.113)].
[INFO CTS-0025]     Width:  9.9071.
[INFO CTS-0026]     Height: 6.2250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 4.9536 X 6.2250
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[10\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1855300, 1334375), (2001980, 1420825)].
[INFO CTS-0024]  Normalized sink region: [(132.521, 95.3125), (142.999, 101.488)].
[INFO CTS-0025]     Width:  10.4771.
[INFO CTS-0026]     Height: 6.1750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.2386 X 6.1750
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[11\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1861760, 1336825), (2009580, 1423975)].
[INFO CTS-0024]  Normalized sink region: [(132.983, 95.4875), (143.541, 101.713)].
[INFO CTS-0025]     Width:  10.5586.
[INFO CTS-0026]     Height: 6.2250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.2793 X 6.2250
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[12\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1818060, 1348025), (2039220, 1440775)].
[INFO CTS-0024]  Normalized sink region: [(129.861, 96.2875), (145.659, 102.913)].
[INFO CTS-0025]     Width:  15.7971.
[INFO CTS-0026]     Height: 6.6250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 7.8986 X 6.6250
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[13\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1819200, 1348025), (2045680, 1440775)].
[INFO CTS-0024]  Normalized sink region: [(129.943, 96.2875), (146.12, 102.913)].
[INFO CTS-0025]     Width:  16.1771.
[INFO CTS-0026]     Height: 6.6250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 8.0886 X 6.6250
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[14\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1818440, 1345575), (2042360, 1437625)].
[INFO CTS-0024]  Normalized sink region: [(129.889, 96.1125), (145.883, 102.688)].
[INFO CTS-0025]     Width:  15.9943.
[INFO CTS-0026]     Height: 6.5750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 7.9971 X 6.5750
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[15\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1821580, 1351175), (2046440, 1437625)].
[INFO CTS-0024]  Normalized sink region: [(130.113, 96.5125), (146.174, 102.688)].
[INFO CTS-0025]     Width:  16.0614.
[INFO CTS-0026]     Height: 6.1750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 8.0307 X 6.1750
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[16\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1848560, 1443225), (2009580, 1521625)].
[INFO CTS-0024]  Normalized sink region: [(132.04, 103.088), (143.541, 108.688)].
[INFO CTS-0025]     Width:  11.5014.
[INFO CTS-0026]     Height: 5.6000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.7507 X 5.6000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[17\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1847040, 1432025), (2012620, 1521625)].
[INFO CTS-0024]  Normalized sink region: [(131.931, 102.288), (143.759, 108.688)].
[INFO CTS-0025]     Width:  11.8271.
[INFO CTS-0026]     Height: 6.4000.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.9136 X 6.4000
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[9\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1859960, 1334375), (2002740, 1426425)].
[INFO CTS-0024]  Normalized sink region: [(132.854, 95.3125), (143.053, 101.888)].
[INFO CTS-0025]     Width:  10.1986.
[INFO CTS-0026]     Height: 6.5750.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.0993 X 6.5750
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[8\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1854160, 1336825), (1998940, 1423975)].
[INFO CTS-0024]  Normalized sink region: [(132.44, 95.4875), (142.781, 101.713)].
[INFO CTS-0025]     Width:  10.3414.
[INFO CTS-0026]     Height: 6.2250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 5.1707 X 6.2250
[INFO CTS-0034]     Segment length (rounded): 2.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[7\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(1833260, 1359225), (2044160, 1429575)].
[INFO CTS-0024]  Normalized sink region: [(130.947, 97.0875), (146.011, 102.113)].
[INFO CTS-0025]     Width:  15.0643.
[INFO CTS-0026]     Height: 5.0250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 12
    Sub-region size: 7.5321 X 5.0250
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01796_.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0029]  Macro  sinks will be clustered in groups of up to 4 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 4 and clustering diameter of 50.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 8.
[INFO CTS-0024]  Normalized sink region: [(150.739, 85.6438), (151.855, 90.8219)].
[INFO CTS-0025]     Width:  1.1154.
[INFO CTS-0026]     Height: 5.1781.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 4
    Sub-region size: 1.1154 X 2.5891
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 8.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01796__regs.
[INFO CTS-0028]  Total number of sinks: 32.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2029445, 1280825), (2076945, 1317575)].
[INFO CTS-0024]  Normalized sink region: [(144.96, 91.4875), (148.353, 94.1125)].
[INFO CTS-0025]     Width:  3.3929.
[INFO CTS-0026]     Height: 2.6250.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 1.6964 X 2.6250
[INFO CTS-0034]     Segment length (rounded): 1.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 1.6964 X 1.3125
[INFO CTS-0034]     Segment length (rounded): 1.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[27\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2060880, 1112825), (2169180, 1432025)].
[INFO CTS-0024]  Normalized sink region: [(147.206, 79.4875), (154.941, 102.288)].
[INFO CTS-0025]     Width:  7.7357.
[INFO CTS-0026]     Height: 22.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.7357 X 11.4000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[28\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2064680, 1062425), (2169940, 1359225)].
[INFO CTS-0024]  Normalized sink region: [(147.477, 75.8875), (154.996, 97.0875)].
[INFO CTS-0025]     Width:  7.5186.
[INFO CTS-0026]     Height: 21.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.5186 X 10.6000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[29\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2060600, 1110375), (2163480, 1426425)].
[INFO CTS-0024]  Normalized sink region: [(147.186, 79.3125), (154.534, 101.888)].
[INFO CTS-0025]     Width:  7.3486.
[INFO CTS-0026]     Height: 22.5750.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.3486 X 11.2875
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[2\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2068100, 1037575), (2159400, 1370425)].
[INFO CTS-0024]  Normalized sink region: [(147.721, 74.1125), (154.243, 97.8875)].
[INFO CTS-0025]     Width:  6.5214.
[INFO CTS-0026]     Height: 23.7750.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.5214 X 11.8875
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[30\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2074940, 1065575), (2173740, 1351175)].
[INFO CTS-0024]  Normalized sink region: [(148.21, 76.1125), (155.267, 96.5125)].
[INFO CTS-0025]     Width:  7.0571.
[INFO CTS-0026]     Height: 20.4000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.0571 X 10.2000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[31\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2058320, 1115975), (2169180, 1429575)].
[INFO CTS-0024]  Normalized sink region: [(147.023, 79.7125), (154.941, 102.113)].
[INFO CTS-0025]     Width:  7.9186.
[INFO CTS-0026]     Height: 22.4000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.9186 X 11.2000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[3\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2054420, 1087975), (2171460, 1412775)].
[INFO CTS-0024]  Normalized sink region: [(146.744, 77.7125), (155.104, 100.913)].
[INFO CTS-0025]     Width:  8.3600.
[INFO CTS-0026]     Height: 23.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 8.3600 X 11.6000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[4\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2077600, 1037575), (2171080, 1387225)].
[INFO CTS-0024]  Normalized sink region: [(148.4, 74.1125), (155.077, 99.0875)].
[INFO CTS-0025]     Width:  6.6771.
[INFO CTS-0026]     Height: 24.9750.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.6771 X 12.4875
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[5\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2050620, 1079225), (2171460, 1412775)].
[INFO CTS-0024]  Normalized sink region: [(146.473, 77.0875), (155.104, 100.913)].
[INFO CTS-0025]     Width:  8.6314.
[INFO CTS-0026]     Height: 23.8250.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 8.6314 X 11.9125
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[6\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2067720, 1037575), (2160820, 1373575)].
[INFO CTS-0024]  Normalized sink region: [(147.694, 74.1125), (154.344, 98.1125)].
[INFO CTS-0025]     Width:  6.6500.
[INFO CTS-0026]     Height: 24.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.6500 X 12.0000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[18\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2079120, 1026375), (2170700, 1384775)].
[INFO CTS-0024]  Normalized sink region: [(148.509, 73.3125), (155.05, 98.9125)].
[INFO CTS-0025]     Width:  6.5414.
[INFO CTS-0026]     Height: 25.6000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.5414 X 12.8000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[19\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2054800, 1073625), (2168040, 1409625)].
[INFO CTS-0024]  Normalized sink region: [(146.771, 76.6875), (154.86, 100.688)].
[INFO CTS-0025]     Width:  8.0886.
[INFO CTS-0026]     Height: 24.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 8.0886 X 12.0000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[1\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2054420, 1079225), (2167760, 1412775)].
[INFO CTS-0024]  Normalized sink region: [(146.744, 77.0875), (154.84, 100.913)].
[INFO CTS-0025]     Width:  8.0957.
[INFO CTS-0026]     Height: 23.8250.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 8.0957 X 11.9125
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[20\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2068200, 1028825), (2161200, 1381625)].
[INFO CTS-0024]  Normalized sink region: [(147.729, 73.4875), (154.371, 98.6875)].
[INFO CTS-0025]     Width:  6.6429.
[INFO CTS-0026]     Height: 25.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.6429 X 12.6000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[21\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2057840, 1076775), (2160820, 1409625)].
[INFO CTS-0024]  Normalized sink region: [(146.989, 76.9125), (154.344, 100.688)].
[INFO CTS-0025]     Width:  7.3557.
[INFO CTS-0026]     Height: 23.7750.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.3557 X 11.8875
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[22\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2077220, 1028825), (2174500, 1381625)].
[INFO CTS-0024]  Normalized sink region: [(148.373, 73.4875), (155.321, 98.6875)].
[INFO CTS-0025]     Width:  6.9486.
[INFO CTS-0026]     Height: 25.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.9486 X 12.6000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[23\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2058600, 1071175), (2163480, 1412775)].
[INFO CTS-0024]  Normalized sink region: [(147.043, 76.5125), (154.534, 100.913)].
[INFO CTS-0025]     Width:  7.4914.
[INFO CTS-0026]     Height: 24.4000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.4914 X 12.2000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[24\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2067720, 1062425), (2168420, 1356775)].
[INFO CTS-0024]  Normalized sink region: [(147.694, 75.8875), (154.887, 96.9125)].
[INFO CTS-0025]     Width:  7.1929.
[INFO CTS-0026]     Height: 21.0250.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.1929 X 10.5125
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[25\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2057080, 1112825), (2165380, 1426425)].
[INFO CTS-0024]  Normalized sink region: [(146.934, 79.4875), (154.67, 101.888)].
[INFO CTS-0025]     Width:  7.7357.
[INFO CTS-0026]     Height: 22.4000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.7357 X 11.2000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[26\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2074940, 1065575), (2172220, 1351175)].
[INFO CTS-0024]  Normalized sink region: [(148.21, 76.1125), (155.159, 96.5125)].
[INFO CTS-0025]     Width:  6.9486.
[INFO CTS-0026]     Height: 20.4000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.9486 X 10.2000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[0\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2084060, 1037575), (2168420, 1384775)].
[INFO CTS-0024]  Normalized sink region: [(148.861, 74.1125), (154.887, 98.9125)].
[INFO CTS-0025]     Width:  6.0257.
[INFO CTS-0026]     Height: 24.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.0257 X 12.4000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[10\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2058220, 1048775), (2162720, 1345575)].
[INFO CTS-0024]  Normalized sink region: [(147.016, 74.9125), (154.48, 96.1125)].
[INFO CTS-0025]     Width:  7.4643.
[INFO CTS-0026]     Height: 21.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.4643 X 10.6000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[11\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2057460, 1099175), (2174500, 1437625)].
[INFO CTS-0024]  Normalized sink region: [(146.961, 78.5125), (155.321, 102.688)].
[INFO CTS-0025]     Width:  8.3600.
[INFO CTS-0026]     Height: 24.1750.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 8.3600 X 12.0875
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[12\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2071520, 1051225), (2158540, 1336825)].
[INFO CTS-0024]  Normalized sink region: [(147.966, 75.0875), (154.181, 95.4875)].
[INFO CTS-0025]     Width:  6.2157.
[INFO CTS-0026]     Height: 20.4000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.2157 X 10.2000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[13\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2061260, 1101625), (2169180, 1435175)].
[INFO CTS-0024]  Normalized sink region: [(147.233, 78.6875), (154.941, 102.513)].
[INFO CTS-0025]     Width:  7.7086.
[INFO CTS-0026]     Height: 23.8250.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.7086 X 11.9125
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[14\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2061260, 1051225), (2166900, 1342425)].
[INFO CTS-0024]  Normalized sink region: [(147.233, 75.0875), (154.779, 95.8875)].
[INFO CTS-0025]     Width:  7.5457.
[INFO CTS-0026]     Height: 20.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.5457 X 10.4000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[15\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2053760, 1101625), (2172220, 1437625)].
[INFO CTS-0024]  Normalized sink region: [(146.697, 78.6875), (155.159, 102.688)].
[INFO CTS-0025]     Width:  8.4614.
[INFO CTS-0026]     Height: 24.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 8.4614 X 12.0000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[16\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2070480, 1028825), (2158160, 1381625)].
[INFO CTS-0024]  Normalized sink region: [(147.891, 73.4875), (154.154, 98.6875)].
[INFO CTS-0025]     Width:  6.2629.
[INFO CTS-0026]     Height: 25.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.2629 X 12.6000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[17\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2056800, 1079225), (2157400, 1407175)].
[INFO CTS-0024]  Normalized sink region: [(146.914, 77.0875), (154.1, 100.513)].
[INFO CTS-0025]     Width:  7.1857.
[INFO CTS-0026]     Height: 23.4250.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.1857 X 11.7125
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[9\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2060120, 1101625), (2167660, 1437625)].
[INFO CTS-0024]  Normalized sink region: [(147.151, 78.6875), (154.833, 102.688)].
[INFO CTS-0025]     Width:  7.6814.
[INFO CTS-0026]     Height: 24.0000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 7.6814 X 12.0000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[8\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2065920, 1048775), (2158920, 1339975)].
[INFO CTS-0024]  Normalized sink region: [(147.566, 74.9125), (154.209, 95.7125)].
[INFO CTS-0025]     Width:  6.6429.
[INFO CTS-0026]     Height: 20.8000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 6.6429 X 10.4000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0201] 0 blockages from hard placement blockages and placed macros will be used.
[INFO CTS-0027] Generating H-Tree topology for net gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[7\].CG_Inst.clk_o.
[INFO CTS-0028]  Total number of sinks: 23.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(2056320, 1084825), (2172980, 1409625)].
[INFO CTS-0024]  Normalized sink region: [(146.88, 77.4875), (155.213, 100.688)].
[INFO CTS-0025]     Width:  8.3329.
[INFO CTS-0026]     Height: 23.2000.
 Level 1
    Direction: Vertical
    Sinks per sub-region: 12
    Sub-region size: 8.3329 X 11.6000
[INFO CTS-0034]     Segment length (rounded): 6.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 23.
[INFO CTS-0018]     Created 8 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 8 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:3, 4:3, 5:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 2277 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 6.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 7.
[INFO CTS-0015]     Created 2277 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:11, 3:46, 4:118, 5:415, 6:911, 7:561, 8:74, 9:28, 10:28, 11:20, 12:6, 13:9, 14:1, 15:2..
[INFO CTS-0017]     Max level of the clock tree: 8.
[INFO CTS-0018]     Created 52 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 52 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:3, 4:6, 5:12, 6:20, 7:6, 11:3, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 54 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 54 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:4, 4:8, 5:12, 6:18, 7:6, 10:1, 11:1, 12:1, 16:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 54 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 54 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:3, 3:3, 4:4, 5:13, 6:22, 7:4, 10:1, 11:1, 12:1, 16:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 54 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 54 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:3, 4:7, 5:13, 6:23, 7:2, 11:2, 12:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 55 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 55 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:4, 4:5, 5:20, 6:18, 7:2, 9:1, 12:2, 17:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 57 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 57 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:5, 4:9, 5:20, 6:17, 9:1, 13:2, 18:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 55 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 55 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 4:8, 5:26, 6:13, 7:2, 9:1, 12:2, 17:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 58 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 58 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:3, 3:3, 4:13, 5:16, 6:17, 7:1, 10:1, 13:2, 17:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 51 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 51 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:3, 4:5, 5:10, 6:20, 7:7, 8:1, 9:1, 11:1, 13:2..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 50 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 50 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:1, 4:3, 5:11, 6:19, 7:10, 8:1, 10:1, 12:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 51 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 51 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:2, 4:3, 5:13, 6:20, 7:5, 8:3, 11:1, 12:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 49 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 49 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:1, 4:4, 5:10, 6:18, 7:9, 8:3, 10:1, 12:1, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 50 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 50 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:1, 4:5, 5:12, 6:14, 7:9, 8:4, 10:1, 12:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 50 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 50 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:1, 4:7, 5:8, 6:22, 7:5, 8:2, 9:1, 11:1, 12:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 51 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 51 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:2, 4:4, 5:12, 6:17, 7:10, 8:1, 11:1, 12:1, 15:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 49 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 49 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:7, 5:8, 6:15, 7:14, 9:1, 10:1, 11:1, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 11 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 11 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:10..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:1, 8:2, 9:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 9:1, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 11 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 11 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 4:10..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 7:2, 8:1, 10:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 10:1, 13:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:1, 12:1..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk_i"
[INFO CTS-0099]  Sinks 18
[INFO CTS-0100]  Leaf buffers 5
[INFO CTS-0101]  Average sink wire length 1560.66 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 3
[INFO CTS-0098] Clock net "clk_i_regs"
[INFO CTS-0099]  Sinks 13325
[INFO CTS-0100]  Leaf buffers 1974
[INFO CTS-0101]  Average sink wire length 796.61 um
[INFO CTS-0102]  Path depth 6 - 7
[INFO CTS-0207]  Dummy loads inserted 1622
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[3\].i_snitch_icache_l0\/gen_array\[3\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 296
[INFO CTS-0100]  Leaf buffers 47
[INFO CTS-0101]  Average sink wire length 177.10 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 40
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[3\].i_snitch_icache_l0\/gen_array\[2\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 302
[INFO CTS-0100]  Leaf buffers 49
[INFO CTS-0101]  Average sink wire length 178.53 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 46
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[3\].i_snitch_icache_l0\/gen_array\[1\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 297
[INFO CTS-0100]  Leaf buffers 49
[INFO CTS-0101]  Average sink wire length 173.53 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 41
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[3\].i_snitch_icache_l0\/gen_array\[0\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 296
[INFO CTS-0100]  Leaf buffers 49
[INFO CTS-0101]  Average sink wire length 183.04 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 40
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[2\].i_snitch_icache_l0\/gen_array\[3\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 299
[INFO CTS-0100]  Leaf buffers 50
[INFO CTS-0101]  Average sink wire length 232.16 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 43
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[2\].i_snitch_icache_l0\/gen_array\[2\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 294
[INFO CTS-0100]  Leaf buffers 52
[INFO CTS-0101]  Average sink wire length 235.90 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 38
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[2\].i_snitch_icache_l0\/gen_array\[1\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 305
[INFO CTS-0100]  Leaf buffers 50
[INFO CTS-0101]  Average sink wire length 238.36 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 49
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[2\].i_snitch_icache_l0\/gen_array\[0\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 301
[INFO CTS-0100]  Leaf buffers 53
[INFO CTS-0101]  Average sink wire length 238.98 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 45
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[1\].i_snitch_icache_l0\/gen_array\[3\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 292
[INFO CTS-0100]  Leaf buffers 46
[INFO CTS-0101]  Average sink wire length 211.87 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 36
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[1\].i_snitch_icache_l0\/gen_array\[2\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 294
[INFO CTS-0100]  Leaf buffers 45
[INFO CTS-0101]  Average sink wire length 213.06 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 38
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[1\].i_snitch_icache_l0\/gen_array\[1\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 293
[INFO CTS-0100]  Leaf buffers 46
[INFO CTS-0101]  Average sink wire length 211.20 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 37
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[1\].i_snitch_icache_l0\/gen_array\[0\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 296
[INFO CTS-0100]  Leaf buffers 44
[INFO CTS-0101]  Average sink wire length 215.11 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 40
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[0\].i_snitch_icache_l0\/gen_array\[3\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 297
[INFO CTS-0100]  Leaf buffers 45
[INFO CTS-0101]  Average sink wire length 207.55 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 41
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[0\].i_snitch_icache_l0\/gen_array\[2\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 292
[INFO CTS-0100]  Leaf buffers 45
[INFO CTS-0101]  Average sink wire length 203.44 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 36
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[0\].i_snitch_icache_l0\/gen_array\[1\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 293
[INFO CTS-0100]  Leaf buffers 46
[INFO CTS-0101]  Average sink wire length 216.20 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 37
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/gen_prefetcher\[0\].i_snitch_icache_l0\/gen_array\[0\].gen_latch.clk_vld"
[INFO CTS-0099]  Sinks 289
[INFO CTS-0100]  Leaf buffers 44
[INFO CTS-0101]  Average sink wire length 228.98 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Dummy loads inserted 33
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01844_"
[INFO CTS-0099]  Sinks 33
[INFO CTS-0100]  Leaf buffers 8
[INFO CTS-0101]  Average sink wire length 63.01 um
[INFO CTS-0102]  Path depth 3 - 3
[INFO CTS-0207]  Dummy loads inserted 0
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01844__regs"
[INFO CTS-0099]  Sinks 35
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 28.79 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 3
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[27\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[28\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.84 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[29\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.44 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[2\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[30\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[31\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.39 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[3\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.89 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[4\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 57.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[5\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[6\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.86 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[18\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.18 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[19\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 41.93 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[1\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[20\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[21\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.35 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[22\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.04 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[23\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.02 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[24\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[25\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[26\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.42 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[0\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.37 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[10\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[11\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 38.20 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[12\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.48 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[13\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 59.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[14\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.91 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[15\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 58.90 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[16\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 40.95 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[17\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 42.67 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[9\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 37.96 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[8\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 39.23 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[1\].gen_scm.i_tag.CG_CELL_WORD_ITER\[7\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 56.46 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01796_"
[INFO CTS-0099]  Sinks 33
[INFO CTS-0100]  Leaf buffers 8
[INFO CTS-0101]  Average sink wire length 51.37 um
[INFO CTS-0102]  Path depth 3 - 3
[INFO CTS-0207]  Dummy loads inserted 0
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/_01796__regs"
[INFO CTS-0099]  Sinks 35
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 18.09 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 3
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[27\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 83.94 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[28\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 80.29 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[29\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 82.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[2\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 84.00 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[30\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 78.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[31\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 82.68 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[3\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 81.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[4\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 87.55 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[5\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 85.88 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[6\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 85.74 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[18\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 86.26 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[19\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 82.16 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[1\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 82.11 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[20\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 88.14 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[21\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 84.33 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[22\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 88.08 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[23\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 84.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[24\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 77.60 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[25\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 83.65 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[26\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 76.45 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[0\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 84.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[10\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 80.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[11\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 87.15 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[12\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 78.24 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[13\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 85.62 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[14\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 80.13 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[15\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 86.70 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[16\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 85.27 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[17\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 81.17 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[9\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 85.81 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[8\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 78.49 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO CTS-0098] Clock net "gen_tiles\[0\].i_tile.i_tile\/gen_caches\[0\].i_snitch_icache\/i_lookup.g_sets\[0\].gen_scm.i_tag.CG_CELL_WORD_ITER\[7\].CG_Inst.clk_o"
[INFO CTS-0099]  Sinks 24
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 84.80 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO CTS-0207]  Dummy loads inserted 1
[INFO RSZ-0047] Found 1 long wires.
[INFO RSZ-0048] Inserted 1 buffers in 1 nets.
[INFO CTS-0033] Balancing latency for clock clk_i
[INFO CTS-0036]  inserted 10 delay buffers
[INFO CTS-0037] Total number of delay buffers: 10
Took 9 seconds: clock_tree_synthesis -sink_clustering_enable -repair_clock_nets
estimate_parasitics -placement
Placement Analysis
---------------------------------
total displacement       6088.1 u
average displacement        0.0 u
max displacement            4.0 u
original HPWL         3112858.7 u
legalized HPWL        3149284.8 u
delta HPWL                    1 %

estimate_parasitics -placement
repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -verbose
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0094] Found 7116 endpoints with setup violations.
[INFO RSZ-0099] Repairing 7116 out of 7116 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |   Area   |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |          |            | Endpts | Endpt
--------------------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |    +0.0% |   -2.250 |   -11430.7 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[0].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[27]$_DFFE_PP0P_/D
       10 |       0 |       6 |        2 |      0 |     2 |    +0.0% |   -2.183 |   -11362.7 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[0].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[27]$_DFFE_PP0P_/D
       20 |       0 |      14 |        3 |      0 |     3 |    +0.0% |   -2.218 |   -11438.6 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[0].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[27]$_DFFE_PP0P_/D
       30 |       0 |      21 |        5 |      0 |     4 |    +0.0% |   -2.220 |   -11445.3 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[0].gen_mempool_cc.riscv_core.i_snitch/sb_q[22]$_DFF_PP0_/D
       40 |       0 |      24 |       10 |      0 |     6 |    +0.0% |   -2.224 |   -11457.7 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[0].gen_mempool_cc.riscv_core.i_snitch/sb_q[22]$_DFF_PP0_/D
       50 |       0 |      29 |       14 |      0 |     7 |    +0.0% |   -2.191 |   -11422.8 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[0].gen_mempool_cc.riscv_core.i_snitch/sb_q[22]$_DFF_PP0_/D
       57 |       0 |       4 |        2 |      0 |     1 |    +0.0% |   -2.182 |   -11361.9 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[0].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[27]$_DFFE_PP0P_/D
       60 |       0 |       6 |        2 |      0 |     1 |    +0.0% |   -2.183 |   -11362.6 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[0].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[27]$_DFFE_PP0P_/D
       70 |       0 |      14 |        4 |      0 |     1 |    +0.0% |   -2.216 |   -11435.1 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[0].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[27]$_DFFE_PP0P_/D
       80 |       0 |      21 |        7 |      0 |     1 |    +0.0% |   -2.189 |   -11417.0 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[1].gen_mempool_cc.riscv_core.i_snitch/sb_q[26]$_DFF_PP0_/D
       90 |       0 |      29 |        8 |      0 |     2 |    +0.0% |   -2.195 |   -11427.3 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[26]$_DFFE_PP0P_/D
      100 |       0 |      36 |        8 |      0 |     5 |    +0.0% |   -2.171 |   -11400.9 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[26]$_DFFE_PP0P_/D
      110 |       0 |      43 |       12 |      0 |     6 |    +0.0% |   -2.161 |   -11363.3 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[1].gen_mempool_cc.riscv_core.i_snitch/sb_q[26]$_DFF_PP0_/D
      120 |       0 |      52 |       12 |      0 |     7 |    +0.0% |   -2.160 |   -11325.6 |   7116 | tcdm_master_bypass_resp_ready_o
      130 |       0 |      56 |       14 |      0 |    11 |    +0.0% |   -2.167 |   -11357.3 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[26]$_DFFE_PP0P_/D
      140 |       1 |      62 |       16 |      0 |    12 |    +0.0% |   -2.166 |   -11349.5 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[26]$_DFFE_PP0P_/D
      150 |       1 |      67 |       18 |      0 |    16 |    +0.0% |   -2.165 |   -11348.1 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[26]$_DFFE_PP0P_/D
      160 |       2 |      71 |       20 |      0 |    19 |    +0.0% |   -2.160 |   -11311.7 |   7116 | tcdm_master_bypass_resp_ready_o
      170 |       2 |      78 |       22 |      0 |    20 |    +0.0% |   -2.160 |   -11298.0 |   7116 | tcdm_master_bypass_resp_ready_o
      180 |       2 |      85 |       23 |      0 |    22 |    +0.0% |   -2.160 |   -11285.8 |   7116 | tcdm_master_bypass_resp_ready_o
      190 |       2 |      92 |       24 |      0 |    24 |    +0.0% |   -2.160 |   -11299.4 |   7116 | tcdm_master_bypass_resp_ready_o
      200 |       3 |      97 |       25 |      0 |    27 |    +0.0% |   -2.175 |   -11344.1 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[26]$_DFFE_PP0P_/D
      210 |       4 |     101 |       27 |      0 |    30 |    +0.0% |   -2.177 |   -11354.4 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[26]$_DFFE_PP0P_/D
      220 |       4 |     102 |       33 |      0 |    33 |    +0.0% |   -2.172 |   -11343.3 |   7116 | gen_tiles[0].i_tile.i_tile/gen_cores[2].gen_mempool_cc.riscv_core.i_snitch/i_snitch_lsu.metadata_q[26]$_DFFE_PP0P_/D
      229 |       2 |      85 |       23 |      0 |    21 |    +0.0% |   -2.160 |   -11285.0 |   7116 | tcdm_master_bypass_resp_ready_o
      230 |       2 |      85 |       23 |      0 |    21 |    +0.0% |   -2.160 |   -11285.0 |   7116 | tcdm_master_bypass_resp_ready_o
      240 |       2 |      92 |       25 |      0 |    22 |    +0.0% |   -2.160 |   -11289.0 |   7116 | tcdm_master_bypass_resp_ready_o
      250 |       3 |      99 |       26 |      0 |    23 |    +0.0% |   -2.160 |   -11284.3 |   7116 | tcdm_master_bypass_resp_ready_o
      260 |       3 |     106 |       27 |      0 |    25 |    +0.0% |   -2.160 |   -11280.4 |   7116 | tcdm_master_bypass_resp_ready_o
      270 |       4 |     113 |       27 |      0 |    27 |    +0.1% |   -2.160 |   -11278.2 |   7116 | tcdm_master_bypass_resp_ready_o
      280 |       4 |     120 |       30 |      0 |    27 |    +0.1% |   -2.160 |   -11283.5 |   7116 | tcdm_master_bypass_resp_ready_o
      290 |       4 |     122 |       33 |      0 |    32 |    +0.1% |   -2.160 |   -11303.8 |   7116 | tcdm_master_bypass_resp_ready_o
      300 |       5 |     126 |       37 |      0 |    34 |    +0.1% |   -2.160 |   -11283.8 |   7116 | tcdm_master_bypass_resp_ready_o
      310 |       6 |     131 |       38 |      0 |    37 |    +0.1% |   -2.160 |   -11286.1 |   7116 | tcdm_master_bypass_resp_ready_o
      318 |       4 |     112 |       27 |      0 |    26 |    +0.1% |   -2.160 |   -11275.6 |   7116 | tcdm_master_bypass_resp_ready_o
      320 |       4 |     113 |       27 |      0 |    26 |    +0.1% |   -2.160 |   -11275.8 |   7116 | tcdm_master_bypass_resp_ready_o
      330 |       4 |     118 |       31 |      0 |    27 |    +0.1% |   -2.160 |   -11299.9 |   7116 | tcdm_master_bypass_resp_ready_o
      340 |       5 |     125 |       33 |      0 |    27 |    +0.1% |   -2.160 |   -11282.0 |   7116 | tcdm_master_bypass_resp_ready_o
      350 |       5 |     125 |       39 |      0 |    31 |    +0.1% |   -2.160 |   -11302.6 |   7116 | tcdm_master_bypass_resp_ready_o
      360 |       5 |     132 |       40 |      0 |    33 |    +0.1% |   -2.160 |   -11285.3 |   7116 | tcdm_master_bypass_resp_ready_o
      370 |       5 |     138 |       41 |      0 |    36 |    +0.1% |   -2.160 |   -11289.5 |   7116 | tcdm_master_bypass_resp_ready_o
      380 |       5 |     145 |       42 |      0 |    38 |    +0.1% |   -2.160 |   -11284.7 |   7116 | tcdm_master_bypass_resp_ready_o
      390 |       6 |     153 |       43 |      0 |    38 |    +0.1% |   -2.160 |   -11288.1 |   7116 | tcdm_master_bypass_resp_ready_o
      400 |       7 |     158 |       45 |      0 |    40 |    +0.1% |   -2.160 |   -11286.7 |   7116 | tcdm_master_bypass_resp_ready_o
      410 |       7 |     162 |       48 |      0 |    43 |    +0.1% |   -2.160 |   -11294.6 |   7116 | tcdm_master_bypass_resp_ready_o
      420 |       7 |     166 |       49 |      0 |    48 |    +0.1% |   -2.160 |   -11317.2 |   7116 | tcdm_master_bypass_resp_ready_o
      421 |       5 |     139 |       41 |      0 |    36 |    +0.1% |   -2.160 |   -11289.4 |   7116 | tcdm_master_bypass_resp_ready_o
      430 |       5 |     146 |       42 |      0 |    36 |    +0.1% |   -2.160 |   -11291.4 |   7116 | tcdm_master_bypass_resp_ready_o
      440 |       5 |     152 |       46 |      0 |    37 |    +0.1% |   -2.160 |   -11285.3 |   7116 | tcdm_master_bypass_resp_ready_o
      450 |       6 |     158 |       46 |      0 |    40 |    +0.1% |   -2.160 |   -11181.1 |   7116 | tcdm_master_bypass_resp_ready_o
      460 |       6 |     166 |       49 |      0 |    41 |    +0.1% |   -2.160 |   -11043.1 |   7116 | tcdm_master_bypass_resp_ready_o
      470 |       6 |     169 |       52 |      0 |    46 |    +0.1% |   -2.160 |   -11020.2 |   7116 | tcdm_master_bypass_resp_ready_o
      480 |       7 |     176 |       52 |      0 |    48 |    +0.1% |   -2.160 |   -11069.1 |   7116 | tcdm_master_bypass_resp_ready_o
      490 |       7 |     184 |       55 |      0 |    48 |    +0.1% |   -2.160 |   -11080.2 |   7116 | tcdm_master_bypass_resp_ready_o
      500 |      11 |     186 |       58 |      0 |    49 |    +0.1% |   -2.160 |   -11196.8 |   7116 | tcdm_master_bypass_resp_ready_o
      510 |      16 |     186 |       63 |      0 |    49 |    +0.1% |   -2.160 |   -11196.8 |   7116 | tcdm_master_bypass_resp_ready_o
      520 |      21 |     186 |       68 |      0 |    49 |    +0.1% |   -2.160 |   -11196.8 |   7116 | tcdm_master_bypass_resp_ready_o
      527 |       6 |     175 |       52 |      0 |    47 |    +0.1% |   -2.160 |   -11009.4 |   7116 | tcdm_master_bypass_resp_ready_o
      530 |       7 |     176 |       52 |      0 |    47 |    +0.1% |   -2.160 |   -11068.9 |   7116 | tcdm_master_bypass_resp_ready_o
      540 |       7 |     184 |       55 |      0 |    47 |    +0.1% |   -2.160 |   -11080.0 |   7116 | tcdm_master_bypass_resp_ready_o
      550 |      11 |     186 |       59 |      0 |    47 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      560 |      16 |     186 |       64 |      0 |    47 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      570 |      21 |     186 |       69 |      0 |    47 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      578 |       6 |     175 |       52 |      0 |    47 |    +0.1% |   -2.160 |   -11009.4 |   7116 | tcdm_master_bypass_resp_ready_o
      580 |       6 |     176 |       52 |      0 |    47 |    +0.1% |   -2.160 |   -11009.4 |   7116 | tcdm_master_bypass_resp_ready_o
      590 |       7 |     183 |       53 |      0 |    48 |    +0.1% |   -2.160 |   -11142.5 |   7116 | tcdm_master_bypass_resp_ready_o
      600 |       8 |     190 |       56 |      0 |    48 |    +0.1% |   -2.160 |   -11182.9 |   7116 | tcdm_master_bypass_resp_ready_o
      610 |      13 |     190 |       61 |      0 |    48 |    +0.1% |   -2.160 |   -11182.9 |   7116 | tcdm_master_bypass_resp_ready_o
      620 |      18 |     190 |       66 |      0 |    48 |    +0.1% |   -2.160 |   -11182.9 |   7116 | tcdm_master_bypass_resp_ready_o
      630 |      23 |     190 |       71 |      0 |    48 |    +0.1% |   -2.160 |   -11182.9 |   7116 | tcdm_master_bypass_resp_ready_o
      632 |       6 |     178 |       52 |      0 |    47 |    +0.1% |   -2.160 |   -11009.6 |   7116 | tcdm_master_bypass_resp_ready_o
      640 |       7 |     183 |       53 |      0 |    47 |    +0.1% |   -2.160 |   -11142.4 |   7116 | tcdm_master_bypass_resp_ready_o
      650 |       8 |     190 |       56 |      0 |    47 |    +0.1% |   -2.160 |   -11182.8 |   7116 | tcdm_master_bypass_resp_ready_o
      660 |      13 |     190 |       61 |      0 |    47 |    +0.1% |   -2.160 |   -11182.8 |   7116 | tcdm_master_bypass_resp_ready_o
      670 |      18 |     190 |       66 |      0 |    47 |    +0.1% |   -2.160 |   -11182.8 |   7116 | tcdm_master_bypass_resp_ready_o
      680 |      23 |     190 |       71 |      0 |    47 |    +0.1% |   -2.160 |   -11182.8 |   7116 | tcdm_master_bypass_resp_ready_o
      683 |       6 |     178 |       52 |      0 |    47 |    +0.1% |   -2.160 |   -11009.6 |   7116 | tcdm_master_bypass_resp_ready_o
      690 |       7 |     182 |       52 |      0 |    48 |    +0.1% |   -2.160 |   -11078.9 |   7116 | tcdm_master_bypass_resp_ready_o
      700 |       7 |     190 |       55 |      0 |    48 |    +0.1% |   -2.160 |   -11099.5 |   7116 | tcdm_master_bypass_resp_ready_o
      710 |      12 |     190 |       60 |      0 |    48 |    +0.1% |   -2.160 |   -11099.5 |   7116 | tcdm_master_bypass_resp_ready_o
      720 |      17 |     190 |       65 |      0 |    48 |    +0.1% |   -2.160 |   -11099.5 |   7116 | tcdm_master_bypass_resp_ready_o
      730 |      22 |     190 |       70 |      0 |    48 |    +0.1% |   -2.160 |   -11099.5 |   7116 | tcdm_master_bypass_resp_ready_o
      735 |       6 |     178 |       52 |      0 |    48 |    +0.1% |   -2.160 |   -11009.6 |   7116 | tcdm_master_bypass_resp_ready_o
      740 |       7 |     181 |       52 |      0 |    48 |    +0.1% |   -2.160 |   -11111.1 |   7116 | tcdm_master_bypass_resp_ready_o
      750 |       7 |     189 |       55 |      0 |    48 |    +0.1% |   -2.160 |   -11092.5 |   7116 | tcdm_master_bypass_resp_ready_o
      760 |      11 |     191 |       59 |      0 |    48 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      770 |      16 |     191 |       64 |      0 |    48 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      780 |      21 |     191 |       69 |      0 |    48 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      787 |       6 |     179 |       52 |      0 |    48 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
      790 |       7 |     179 |       52 |      0 |    49 |    +0.1% |   -2.160 |   -11047.3 |   7116 | tcdm_master_bypass_resp_ready_o
      800 |       7 |     187 |       55 |      0 |    49 |    +0.1% |   -2.160 |   -11084.1 |   7116 | tcdm_master_bypass_resp_ready_o
      810 |      10 |     191 |       58 |      0 |    49 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      820 |      15 |     191 |       63 |      0 |    49 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      830 |      20 |     191 |       68 |      0 |    49 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      839 |       6 |     179 |       52 |      0 |    49 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
      840 |       6 |     179 |       52 |      0 |    49 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
      850 |       7 |     187 |       53 |      0 |    49 |    +0.1% |   -2.160 |   -11136.1 |   7116 | tcdm_master_bypass_resp_ready_o
      860 |       9 |     191 |       57 |      0 |    50 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      870 |      14 |     191 |       62 |      0 |    50 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      880 |      19 |     191 |       67 |      0 |    50 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      890 |      24 |     191 |       72 |      0 |    50 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
      890 |       6 |     179 |       52 |      0 |    49 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
      900 |       7 |     185 |       53 |      0 |    50 |    +0.1% |   -2.160 |   -11090.4 |   7116 | tcdm_master_bypass_resp_ready_o
      910 |       9 |     191 |       56 |      0 |    50 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
      920 |      14 |     191 |       61 |      0 |    50 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
      930 |      19 |     191 |       66 |      0 |    50 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
      940 |      24 |     191 |       71 |      0 |    50 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
      942 |       6 |     179 |       52 |      0 |    50 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
      950 |       7 |     184 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11142.2 |   7116 | tcdm_master_bypass_resp_ready_o
      960 |       8 |     191 |       55 |      0 |    51 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
      970 |      13 |     191 |       60 |      0 |    51 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
      980 |      18 |     191 |       65 |      0 |    51 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
      990 |      23 |     191 |       70 |      0 |    51 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
      994 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1000 |       7 |     183 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11078.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1010 |       7 |     191 |       55 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1020 |      12 |     191 |       59 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1030 |      17 |     191 |       64 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1040 |      22 |     191 |       69 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1045 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1050 |       7 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11072.1 |   7116 | tcdm_master_bypass_resp_ready_o
     1060 |       7 |     190 |       55 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1070 |      11 |     191 |       59 |      0 |    52 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1080 |      16 |     191 |       64 |      0 |    52 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1090 |      21 |     191 |       69 |      0 |    52 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1096 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1100 |       7 |     181 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11111.1 |   7116 | tcdm_master_bypass_resp_ready_o
     1100 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1110 |       7 |     186 |       53 |      0 |    51 |    +0.1% |   -2.160 |   -11124.0 |   7116 | tcdm_master_bypass_resp_ready_o
     1120 |       9 |     191 |       56 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1130 |      14 |     191 |       61 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1140 |      19 |     191 |       66 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1150 |      24 |     191 |       71 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1151 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1160 |       7 |     184 |       54 |      0 |    51 |    +0.1% |   -2.160 |   -11062.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1170 |       8 |     191 |       57 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1180 |      13 |     191 |       62 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1190 |      18 |     191 |       67 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1200 |      23 |     191 |       72 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1202 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1210 |       7 |     184 |       53 |      0 |    51 |    +0.1% |   -2.160 |   -11062.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1220 |       8 |     191 |       55 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1230 |      13 |     191 |       60 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1240 |      18 |     191 |       65 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1250 |      23 |     191 |       70 |      0 |    52 |    +0.1% |   -2.160 |   -11182.7 |   7116 | tcdm_master_bypass_resp_ready_o
     1253 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1260 |       7 |     183 |       53 |      0 |    51 |    +0.1% |   -2.160 |   -11078.8 |   7116 | tcdm_master_bypass_resp_ready_o
     1270 |       7 |     191 |       56 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1280 |      12 |     191 |       61 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1290 |      17 |     191 |       66 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1300 |      22 |     191 |       71 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1300 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1310 |       7 |     186 |       53 |      0 |    51 |    +0.1% |   -2.160 |   -11124.0 |   7116 | tcdm_master_bypass_resp_ready_o
     1320 |       9 |     191 |       57 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1330 |      14 |     191 |       62 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1340 |      19 |     191 |       67 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1350 |      24 |     191 |       72 |      0 |    51 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1351 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
     1360 |       7 |     185 |       53 |      0 |    51 |    +0.1% |   -2.160 |   -11090.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1370 |       8 |     191 |       56 |      0 |    52 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1380 |      13 |     191 |       61 |      0 |    52 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1390 |      18 |     191 |       66 |      0 |    52 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1400 |      23 |     191 |       71 |      0 |    52 |    +0.1% |   -2.160 |   -11099.4 |   7116 | tcdm_master_bypass_resp_ready_o
     1400 |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1400* |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1401* |       6 |     179 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11009.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1405* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1406* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1407* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1408* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1409* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1410* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1410* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1411* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1412* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1413* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1414* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1415* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1416* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1417* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1418* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1419* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1420* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1420* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1421* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1422* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1423* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1424* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1425* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1426* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1427* |       6 |     182 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1429* |       6 |     183 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1430* |       6 |     183 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1430* |       6 |     183 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1431* |       6 |     183 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1432* |       6 |     183 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1433* |       6 |     183 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1435* |       6 |     184 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1437* |       6 |     185 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1438* |       6 |     185 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1439* |       6 |     185 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1440* |       6 |     185 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1440* |       6 |     185 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1441* |       6 |     185 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1442* |       6 |     185 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1443* |       6 |     185 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1445* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1446* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1447* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1448* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1449* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1450* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1450* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1451* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1452* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1453* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1454* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1455* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1456* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1457* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1458* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1459* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1460* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1460* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1461* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1462* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1463* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1464* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1465* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1466* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1467* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1468* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1469* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1470* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1470* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1471* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1472* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1473* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1474* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1475* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1476* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1477* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1478* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1479* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1480* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1480* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1481* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1482* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1483* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1484* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1485* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1486* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1487* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1488* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1489* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1490* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1490* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1491* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1492* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1493* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1494* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1495* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1496* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1497* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1498* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1499* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1500* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1501* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1502* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1503* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1504* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1505* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1506* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1507* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1508* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1509* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1510* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1510* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1511* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1512* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1513* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1514* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1515* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1516* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1517* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1518* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1519* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1520* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1520* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1521* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1522* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1523* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1524* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1525* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1526* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1527* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1528* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1529* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1530* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1530* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1531* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1532* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1533* |       6 |     186 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -11000.4 |   7116 | tcdm_master_bypass_resp_ready_o
    1540* |       6 |     192 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10990.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1541* |       6 |     193 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10990.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1549* |       6 |     200 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10982.3 |   7116 | tcdm_master_bypass_resp_ready_o
    1550* |       6 |     200 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10982.3 |   7116 | tcdm_master_bypass_resp_ready_o
    1550* |       6 |     200 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10982.3 |   7116 | tcdm_master_bypass_resp_ready_o
    1551* |       6 |     200 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10982.3 |   7116 | tcdm_master_bypass_resp_ready_o
    1552* |       6 |     200 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10982.3 |   7116 | tcdm_master_bypass_resp_ready_o
    1553* |       6 |     200 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10982.3 |   7116 | tcdm_master_bypass_resp_ready_o
    1554* |       6 |     200 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10982.3 |   7116 | tcdm_master_bypass_resp_ready_o
    1555* |       6 |     200 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10982.3 |   7116 | tcdm_master_bypass_resp_ready_o
    1556* |       6 |     200 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10982.3 |   7116 | tcdm_master_bypass_resp_ready_o
    1559* |       6 |     202 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10981.0 |   7116 | tcdm_master_bypass_resp_ready_o
    1560* |       6 |     202 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10981.0 |   7116 | tcdm_master_bypass_resp_ready_o
    1560* |       6 |     202 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10981.0 |   7116 | tcdm_master_bypass_resp_ready_o
    1561* |       6 |     202 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10981.0 |   7116 | tcdm_master_bypass_resp_ready_o
    1563* |       6 |     203 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10979.9 |   7116 | tcdm_master_bypass_resp_ready_o
    1564* |       6 |     203 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10979.9 |   7116 | tcdm_master_bypass_resp_ready_o
    1565* |       6 |     203 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10979.9 |   7116 | tcdm_master_bypass_resp_ready_o
    1568* |       6 |     205 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10979.2 |   7116 | tcdm_master_bypass_resp_ready_o
    1569* |       6 |     205 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10979.2 |   7116 | tcdm_master_bypass_resp_ready_o
    1570* |       6 |     205 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10979.2 |   7116 | tcdm_master_bypass_resp_ready_o
    1570* |       6 |     205 |       52 |      0 |    51 |    +0.1% |   -2.160 |   -10979.2 |   7116 | tcdm_master_bypass_resp_ready_o
    1575* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1576* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1577* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1578* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1579* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1580* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1580* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1581* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1582* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1583* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1584* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1585* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1586* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1587* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1588* |       6 |     208 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.6 |   7116 | tcdm_master_bypass_resp_ready_o
    1590* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1590* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1591* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1592* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1593* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1594* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1595* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1596* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1597* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1598* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1599* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    1600* |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
    final |       6 |     209 |       52 |      0 |    52 |    +0.1% |   -2.160 |   -10976.5 |   7116 | tcdm_master_bypass_resp_ready_o
--------------------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 6 buffers.
[INFO RSZ-0045] Inserted 52 buffers, 1 to split loads.
[INFO RSZ-0051] Resized 209 instances: 209 up, 0 up match, 0 down, 0 VT
[INFO RSZ-0043] Swapped pins on 52 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Took 490 seconds: repair_timing -setup_margin 0 -hold_margin 0 -repair_tns 100 -verbose
