module syncdetector_tb();
reg [7:0]A,B;
reg [2:0]S;
wire [7:0]Y; 

alu uut(Y,A,B,S) ; 

initial begin 
#15 ; A=8'b10001001; B=8'b00010111; 
#10 S=3'b000; 
#10 S=3'b001; 
#10 S=3'b010; 
#10 S=3'b011; 
#10 S=3'b100; 
#10 S=3'b101; 
#10 S=3'b110; 
#10 S=3'b111; 
#30 $finish;
end

initial begin 
$monitor ("Y=%b, A=%b, B=%b", Y, A, B);
end

endmodule
