# vsim work.cache_mem_tb_top "+UVM_TESTNAME=cache_base_test" -sv_seed random -wlf wave_dir/cache_base_test.wlf -do "log -r /*; run -all; quit" 
# Start time: 22:44:46 on Mar 23,2025
# Loading F:/mobaxterm/slash/tmp\lmtkt@LMTK_dpi_12352\win32pe_gcc-4.2.1\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.cache_if
# Loading work.uvm_pkg
# Loading work.cache_lib_pkg
# Loading work.cache_test_pkg
# Loading work.cache_mem_tb_top
# Loading work.cache_mem
# Loading work.fsm_cpu_req_ctrl
# Loading work.fsm_bus_req_ctrl
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (32) for port 'cpu2cac_addr'. The port definition is at: ../lib/interface/cache_if.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /cache_mem_tb_top/cac_if File: tb/cache_mem_tb_top.sv Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (58) does not match connection size (26) for port 'bus2cac_addr'. The port definition is at: ../lib/interface/cache_if.sv(28).
#    Time: 0 ps  Iteration: 0  Instance: /cache_mem_tb_top/cac_if File: tb/cache_mem_tb_top.sv Line: 43
# ** Warning: (vsim-3015) [PCDPC] - Port size (58) does not match connection size (26) for port 'cac2bus_addr'. The port definition is at: ../lib/interface/cache_if.sv(33).
#    Time: 0 ps  Iteration: 0  Instance: /cache_mem_tb_top/cac_if File: tb/cache_mem_tb_top.sv Line: 43
# Compiling F:/mobaxterm/slash/tmp\lmtkt@LMTK_dpi_12352\win32pe_gcc-4.2.1\exportwrapper.c
# Loading F:/mobaxterm/slash/tmp\lmtkt@LMTK_dpi_12352\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# ** Warning: Design size of 67291 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Sv_Seed = 3022372226
# log -r /*
#  run -all
# UVM_INFO ../../ext/uvm-core-2020.3.1/src/base/uvm_root.svh(476) @ 0: reporter [UVM/RELNOTES] 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   This implementation of the UVM Library deviates from the 1800.2-2020
#   standard.  See the DEVIATIONS.md file contained in the release
#   for more details.
# 
# ----------------------------------------------------------------
# Accellera:1800.2:UVM:2020.3.1
# 
# All copyright owners for this kit are listed in NOTICE.txt
# All Rights Reserved Worldwide
# ----------------------------------------------------------------
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# hello from cache_mem_tb
# UVM_WARNING ../../ext/uvm-core-2020.3.1/src/base/uvm_root.svh(549) @ 0: reporter [NO_DPI_USED] We are thinking of removing support for UVM_NO_DPI.  Please try this test without it and evaluate the impact
# UVM_INFO ../../ext/uvm-core-2020.3.1/src/base/uvm_root.svh(552) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO @ 0: reporter [RNTST] Running test cache_base_test...
# UVM_WARNING ../../ext/uvm-core-2020.3.1/src/comps/uvm_driver.svh(101) @ 0: uvm_test_top.m_env.m_req_agt.m_drv [DRVCONNECT] seq_item_port (a uvm_seq_item_pull_port in uvm_driver) has not been connected to a sequencer
# UVM_INFO ../../ext/uvm-core-2020.3.1/src/base/uvm_root.svh(699) @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------
# Name                         Type                    Size  Value
# ----------------------------------------------------------------
# <unnamed>                    uvm_root                -     @62  
#   uvm_test_top               cache_base_test         -     @155 
#     m_cov                    cache_coverage          -     @233 
#     m_env                    cache_env               -     @225 
#       m_req_agt              cache_active_agent      -     @243 
#         m_drv                cache_driver            -     @261 
#           rsp_port           uvm_analysis_port       -     @279 
#           seq_item_port      uvm_seq_item_pull_port  -     @269 
#         m_mon                cache_active_monitor    -     @411 
#         m_sqr                cache_sequencer         -     @288 
#           rsp_export         uvm_analysis_export     -     @296 
#           seq_item_export    uvm_seq_item_pull_imp   -     @402 
#           arbitration_queue  array                   0     -    
#           lock_queue         array                   0     -    
#           num_last_reqs      integral                32    'd1  
#           num_last_rsps      integral                32    'd1  
#       m_rsp_agt              cache_passive_agent     -     @251 
#         m_mon                cache_passive_monitor   -     @429 
# ----------------------------------------------------------------
# UVM_INFO ../../ext/uvm-core-2020.3.1/src/base/uvm_traversal.svh(345) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_WARNING ../../ext/uvm-core-2020.3.1/src/base/uvm_traversal.svh(314) @ 0: reporter [NO_VISIT_CHECK] Because UVM_REGEX_NO_DPI is defined, no uvm component name constraints will be checked
# UVM_INFO ./sv/test/cache_base_test.sv(38) @ 0: uvm_test_top [cache_base_test] Start test
# UVM_INFO ./sv/seq/cache_base_seq.sv(19) @ 100: uvm_test_top.m_env.m_req_agt.m_sqr@@`THIS_CLASS [cache_base_seq] Sequence start
# UVM_INFO ./sv/seq/cache_base_seq.sv(21) @ 100: uvm_test_top.m_env.m_req_agt.m_sqr@@`THIS_CLASS [cache_base_seq] Write: 0, Addr: 0, Data 0
# UVM_INFO ./sv/seq/cache_base_seq.sv(23) @ 200: uvm_test_top.m_env.m_req_agt.m_sqr@@`THIS_CLASS [cache_base_seq] Sequence complete
# UVM_INFO ./sv/test/cache_base_test.sv(44) @ 200: uvm_test_top [cache_base_test] Complete test
# UVM_INFO ../../ext/uvm-core-2020.3.1/src/base/uvm_report_server.svh(1009) @ 200: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   10
# UVM_WARNING :    3
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [DRVCONNECT]     1
# [NO_DPI_TSTNAME]     1
# [NO_DPI_USED]     1
# [NO_VISIT_CHECK]     1
# [RNTST]     1
# [UVM/COMP/NAMECHECK]     1
# [UVM/RELNOTES]     1
# [UVMTOP]     1
# [cache_base_seq]     3
# [cache_base_test]     2
# 
# ** Note: $finish    : ../../ext/uvm-core-2020.3.1/src/base/uvm_root.svh(633)
#    Time: 200 ps  Iteration: 114  Instance: /cache_mem_tb_top
# End time: 22:44:48 on Mar 23,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 4
