 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : proc
Version: B-2008.09-SP3
Date   : Sat Apr 30 10:14:29 2016
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: gscl45nm
Wire Load Model Mode: top

  Startpoint: regEXMem0/dff8/mod7/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regEXMem0/dff7/mod0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  regEXMem0/dff8/mod7/state_reg/CLK (DFFPOSX1)            0.00 #     0.00 r
  regEXMem0/dff8/mod7/state_reg/Q (DFFPOSX1)              0.11       0.11 f
  regEXMem0/dff8/mod7/q (dff_715)                         0.00       0.11 f
  regEXMem0/dff8/out<7> (dff_16bit_15)                    0.00       0.11 f
  regEXMem0/RegDataSrc_out<0> (regEXMem)                  0.00       0.11 f
  EXMemFwdDataMux/sel<0> (mux8_1_16bit_6)                 0.00       0.11 f
  EXMemFwdDataMux/U2/Y (INVX1)                            0.00       0.11 r
  EXMemFwdDataMux/U1/Y (INVX1)                            0.01       0.13 f
  EXMemFwdDataMux/mux4_1_2/sel<0> (mux4_1_16bit_13)       0.00       0.13 f
  EXMemFwdDataMux/mux4_1_2/U4/Y (INVX1)                   0.00       0.13 r
  EXMemFwdDataMux/mux4_1_2/U6/Y (INVX1)                   0.02       0.15 f
  EXMemFwdDataMux/mux4_1_2/mux1/S<0> (mux4_1_222)         0.00       0.15 f
  EXMemFwdDataMux/mux4_1_2/mux1/mod1/S (mux2_1_1146)      0.00       0.15 f
  EXMemFwdDataMux/mux4_1_2/mux1/mod1/U3/Y (MUX2X1)        0.04       0.18 r
  EXMemFwdDataMux/mux4_1_2/mux1/mod1/Out (mux2_1_1146)
                                                          0.00       0.18 r
  EXMemFwdDataMux/mux4_1_2/mux1/mod3/InA (mux2_1_1144)
                                                          0.00       0.18 r
  EXMemFwdDataMux/mux4_1_2/mux1/mod3/U4/Y (INVX1)         0.02       0.21 f
  EXMemFwdDataMux/mux4_1_2/mux1/mod3/U3/Y (MUX2X1)        0.04       0.25 r
  EXMemFwdDataMux/mux4_1_2/mux1/mod3/Out (mux2_1_1144)
                                                          0.00       0.25 r
  EXMemFwdDataMux/mux4_1_2/mux1/Out (mux4_1_222)          0.00       0.25 r
  EXMemFwdDataMux/mux4_1_2/out<1> (mux4_1_16bit_13)       0.00       0.25 r
  EXMemFwdDataMux/mux2_1/in1<1> (mux2_1_16bit_46)         0.00       0.25 r
  EXMemFwdDataMux/mux2_1/mux1/InB (mux2_1_1856)           0.00       0.25 r
  EXMemFwdDataMux/mux2_1/mux1/U2/Y (AND2X2)               0.03       0.28 r
  EXMemFwdDataMux/mux2_1/mux1/U6/Y (INVX1)                0.01       0.29 f
  EXMemFwdDataMux/mux2_1/mux1/U4/Y (AND2X2)               0.04       0.33 f
  EXMemFwdDataMux/mux2_1/mux1/U5/Y (INVX1)                0.00       0.33 r
  EXMemFwdDataMux/mux2_1/mux1/Out (mux2_1_1856)           0.00       0.33 r
  EXMemFwdDataMux/mux2_1/out<1> (mux2_1_16bit_46)         0.00       0.33 r
  EXMemFwdDataMux/out<1> (mux8_1_16bit_6)                 0.00       0.33 r
  exec/EXMEM_DATA<1> (execution)                          0.00       0.33 r
  exec/alu_fwdB_mux/in1<1> (mux4_1_16bit_16)              0.00       0.33 r
  exec/alu_fwdB_mux/mux1/InB (mux4_1_270)                 0.00       0.33 r
  exec/alu_fwdB_mux/mux1/mod1/InB (mux2_1_1514)           0.00       0.33 r
  exec/alu_fwdB_mux/mux1/mod1/U1/Y (INVX1)                0.01       0.34 f
  exec/alu_fwdB_mux/mux1/mod1/U3/Y (MUX2X1)               0.04       0.38 r
  exec/alu_fwdB_mux/mux1/mod1/Out (mux2_1_1514)           0.00       0.38 r
  exec/alu_fwdB_mux/mux1/mod3/InA (mux2_1_1512)           0.00       0.38 r
  exec/alu_fwdB_mux/mux1/mod3/U1/Y (AND2X2)               0.03       0.41 r
  exec/alu_fwdB_mux/mux1/mod3/U2/Y (OR2X2)                0.05       0.46 r
  exec/alu_fwdB_mux/mux1/mod3/Out (mux2_1_1512)           0.00       0.46 r
  exec/alu_fwdB_mux/mux1/Out (mux4_1_270)                 0.00       0.46 r
  exec/alu_fwdB_mux/out<1> (mux4_1_16bit_16)              0.00       0.46 r
  exec/ror_amt_adder2/in<1> (special_adder_2)             0.00       0.46 r
  exec/ror_amt_adder2/U28/Y (OR2X2)                       0.05       0.51 r
  exec/ror_amt_adder2/U26/Y (AND2X2)                      0.03       0.54 r
  exec/ror_amt_adder2/U27/Y (INVX1)                       0.01       0.55 f
  exec/ror_amt_adder2/U18/Y (AND2X2)                      0.03       0.59 f
  exec/ror_amt_adder2/U19/Y (INVX1)                       0.00       0.58 r
  exec/ror_amt_adder2/out<2> (special_adder_2)            0.00       0.58 r
  exec/alu_actual_src_mux_b/in1<2> (mux2_1_16bit_48)      0.00       0.58 r
  exec/alu_actual_src_mux_b/mux2/InB (mux2_1_1887)        0.00       0.58 r
  exec/alu_actual_src_mux_b/mux2/U4/Y (INVX1)             0.01       0.60 f
  exec/alu_actual_src_mux_b/mux2/U5/Y (AOI22X1)           0.03       0.62 r
  exec/alu_actual_src_mux_b/mux2/Out (mux2_1_1887)        0.00       0.62 r
  exec/alu_actual_src_mux_b/out<2> (mux2_1_16bit_48)      0.00       0.62 r
  exec/alu_src_b_last_level_mux/in0<2> (mux2_1_16bit_47)
                                                          0.00       0.62 r
  exec/alu_src_b_last_level_mux/mux2/InA (mux2_1_1871)
                                                          0.00       0.62 r
  exec/alu_src_b_last_level_mux/mux2/U1/Y (INVX1)         0.03       0.65 f
  exec/alu_src_b_last_level_mux/mux2/U4/Y (AOI22X1)       0.03       0.67 r
  exec/alu_src_b_last_level_mux/mux2/Out (mux2_1_1871)
                                                          0.00       0.67 r
  exec/alu_src_b_last_level_mux/out<2> (mux2_1_16bit_47)
                                                          0.00       0.67 r
  exec/alu0/B<2> (alu)                                    0.00       0.67 r
  exec/alu0/mod2/In<2> (inverter_16bit_0)                 0.00       0.67 r
  exec/alu0/mod2/U2/Y (BUFX2)                             0.04       0.71 r
  exec/alu0/mod2/mux2/InA (mux2_1_1371)                   0.00       0.71 r
  exec/alu0/mod2/mux2/U1/Y (AND2X2)                       0.03       0.74 r
  exec/alu0/mod2/mux2/U2/Y (INVX1)                        0.01       0.76 f
  exec/alu0/mod2/mux2/U3/Y (OAI21X1)                      0.03       0.78 r
  exec/alu0/mod2/mux2/Out (mux2_1_1371)                   0.00       0.78 r
  exec/alu0/mod2/Out<2> (inverter_16bit_0)                0.00       0.78 r
  exec/alu0/adder0/B<2> (fast_adder_wrapper)              0.00       0.78 r
  exec/alu0/adder0/fast_adder0/B<2> (fast_adder_0)        0.00       0.78 r
  exec/alu0/adder0/fast_adder0/fulladder2/InB (fulladder_13)
                                                          0.00       0.78 r
  exec/alu0/adder0/fast_adder0/fulladder2/mod3/in2 (and2_13)
                                                          0.00       0.78 r
  exec/alu0/adder0/fast_adder0/fulladder2/mod3/U1/Y (AND2X2)
                                                          0.04       0.82 r
  exec/alu0/adder0/fast_adder0/fulladder2/mod3/out (and2_13)
                                                          0.00       0.82 r
  exec/alu0/adder0/fast_adder0/fulladder2/G (fulladder_13)
                                                          0.00       0.82 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/g2 (carry_look_ahead_4)
                                                          0.00       0.82 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U36/Y (OR2X2)     0.04       0.86 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U13/Y (OR2X2)     0.04       0.89 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U14/Y (INVX1)     0.01       0.91 f
  exec/alu0/adder0/fast_adder0/cla_4b_0/U5/Y (AND2X2)     0.03       0.94 f
  exec/alu0/adder0/fast_adder0/cla_4b_0/U6/Y (INVX1)      0.00       0.94 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U18/Y (AND2X2)
                                                          0.03       0.97 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/U19/Y (INVX1)     0.02       0.98 f
  exec/alu0/adder0/fast_adder0/cla_4b_0/U37/Y (AOI21X1)
                                                          0.02       1.00 r
  exec/alu0/adder0/fast_adder0/cla_4b_0/gg (carry_look_ahead_4)
                                                          0.00       1.00 r
  exec/alu0/adder0/fast_adder0/top_level_cla/g0 (carry_look_ahead_0)
                                                          0.00       1.00 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U18/Y (BUFX2)
                                                          0.04       1.03 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U13/Y (AND2X2)
                                                          0.03       1.07 r
  exec/alu0/adder0/fast_adder0/top_level_cla/U14/Y (INVX1)
                                                          0.02       1.08 f
  exec/alu0/adder0/fast_adder0/top_level_cla/U47/Y (NAND3X1)
                                                          0.03       1.11 r
  exec/alu0/adder0/fast_adder0/top_level_cla/c3 (carry_look_ahead_0)
                                                          0.00       1.11 r
  exec/alu0/adder0/fast_adder0/U2/Y (BUFX2)               0.04       1.15 r
  exec/alu0/adder0/fast_adder0/cla_4b_3/c0 (carry_look_ahead_1)
                                                          0.00       1.15 r
  exec/alu0/adder0/fast_adder0/cla_4b_3/U16/Y (OR2X2)     0.04       1.19 r
  exec/alu0/adder0/fast_adder0/cla_4b_3/U17/Y (INVX1)     0.02       1.20 f
  exec/alu0/adder0/fast_adder0/cla_4b_3/U49/Y (AOI21X1)
                                                          0.02       1.22 r
  exec/alu0/adder0/fast_adder0/cla_4b_3/c3 (carry_look_ahead_1)
                                                          0.00       1.22 r
  exec/alu0/adder0/fast_adder0/fulladder15/Cin (fulladder_0)
                                                          0.00       1.22 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod1/in2 (xor2_2)
                                                          0.00       1.22 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod1/U3/Y (INVX1)
                                                          0.03       1.25 f
  exec/alu0/adder0/fast_adder0/fulladder15/mod1/U2/Y (XOR2X1)
                                                          0.04       1.29 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod1/out (xor2_2)
                                                          0.00       1.29 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod2/in2 (xor2_1)
                                                          0.00       1.29 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod2/U2/Y (XNOR2X1)
                                                          0.04       1.33 r
  exec/alu0/adder0/fast_adder0/fulladder15/mod2/out (xor2_1)
                                                          0.00       1.33 r
  exec/alu0/adder0/fast_adder0/fulladder15/S (fulladder_0)
                                                          0.00       1.33 r
  exec/alu0/adder0/fast_adder0/S<15> (fast_adder_0)       0.00       1.33 r
  exec/alu0/adder0/OUT<15> (fast_adder_wrapper)           0.00       1.33 r
  exec/alu0/mod8/in0<15> (mux4_1_16bit_8)                 0.00       1.33 r
  exec/alu0/mod8/mux15/InA (mux4_1_128)                   0.00       1.33 r
  exec/alu0/mod8/mux15/mod1/InA (mux2_1_704)              0.00       1.33 r
  exec/alu0/mod8/mux15/mod1/U1/Y (INVX1)                  0.03       1.36 f
  exec/alu0/mod8/mux15/mod1/U4/Y (AOI22X1)                0.03       1.38 r
  exec/alu0/mod8/mux15/mod1/Out (mux2_1_704)              0.00       1.38 r
  exec/alu0/mod8/mux15/U1/Y (BUFX2)                       0.04       1.42 r
  exec/alu0/mod8/mux15/mod3/InA (mux2_1_702)              0.00       1.42 r
  exec/alu0/mod8/mux15/mod3/U2/Y (AOI21X1)                0.01       1.43 f
  exec/alu0/mod8/mux15/mod3/U4/Y (INVX1)                  0.00       1.44 r
  exec/alu0/mod8/mux15/mod3/Out (mux2_1_702)              0.00       1.44 r
  exec/alu0/mod8/mux15/Out (mux4_1_128)                   0.00       1.44 r
  exec/alu0/mod8/out<15> (mux4_1_16bit_8)                 0.00       1.44 r
  exec/alu0/mod9/in1<15> (mux2_1_16bit_28)                0.00       1.44 r
  exec/alu0/mod9/mux15/InB (mux2_1_1342)                  0.00       1.44 r
  exec/alu0/mod9/mux15/U1/Y (AND2X1)                      0.03       1.47 r
  exec/alu0/mod9/mux15/U6/Y (INVX1)                       0.02       1.48 f
  exec/alu0/mod9/mux15/U4/Y (AND2X2)                      0.03       1.51 f
  exec/alu0/mod9/mux15/U5/Y (INVX1)                       0.00       1.51 r
  exec/alu0/mod9/mux15/Out (mux2_1_1342)                  0.00       1.51 r
  exec/alu0/mod9/out<15> (mux2_1_16bit_28)                0.00       1.51 r
  exec/alu0/mod10/in<15> (zero_detect)                    0.00       1.51 r
  exec/alu0/mod10/mod7/in2 (or2_7)                        0.00       1.51 r
  exec/alu0/mod10/mod7/U4/Y (INVX1)                       0.01       1.53 f
  exec/alu0/mod10/mod7/U1/Y (AND2X2)                      0.03       1.56 f
  exec/alu0/mod10/mod7/U2/Y (INVX1)                       0.00       1.55 r
  exec/alu0/mod10/mod7/out (or2_7)                        0.00       1.55 r
  exec/alu0/mod10/mod11/in2 (or2_3)                       0.00       1.55 r
  exec/alu0/mod10/mod11/U4/Y (INVX1)                      0.01       1.57 f
  exec/alu0/mod10/mod11/U1/Y (AND2X2)                     0.03       1.60 f
  exec/alu0/mod10/mod11/U2/Y (INVX1)                      0.00       1.59 r
  exec/alu0/mod10/mod11/out (or2_3)                       0.00       1.59 r
  exec/alu0/mod10/mod13/in2 (or2_1)                       0.00       1.59 r
  exec/alu0/mod10/mod13/U4/Y (INVX1)                      0.01       1.61 f
  exec/alu0/mod10/mod13/U1/Y (AND2X2)                     0.03       1.64 f
  exec/alu0/mod10/mod13/U2/Y (INVX1)                      0.00       1.63 r
  exec/alu0/mod10/mod13/out (or2_1)                       0.00       1.63 r
  exec/alu0/mod10/mod14/in2 (or2_0)                       0.00       1.63 r
  exec/alu0/mod10/mod14/U3/Y (INVX1)                      0.01       1.65 f
  exec/alu0/mod10/mod14/U1/Y (AND2X2)                     0.03       1.68 f
  exec/alu0/mod10/mod14/U2/Y (INVX1)                      0.00       1.67 r
  exec/alu0/mod10/mod14/out (or2_0)                       0.00       1.67 r
  exec/alu0/mod10/U1/Y (INVX1)                            0.01       1.69 f
  exec/alu0/mod10/out (zero_detect)                       0.00       1.69 f
  exec/alu0/Z (alu)                                       0.00       1.69 f
  exec/cond_set0/zero (cond_set)                          0.00       1.69 f
  exec/cond_set0/U28/Y (NAND2X1)                          0.01       1.70 r
  exec/cond_set0/U17/Y (AND2X2)                           0.03       1.73 r
  exec/cond_set0/U18/Y (INVX1)                            0.01       1.74 f
  exec/cond_set0/set<0> (cond_set)                        0.00       1.74 f
  exec/set<0> (execution)                                 0.00       1.74 f
  regEXMem0/set_in<0> (regEXMem)                          0.00       1.74 f
  regEXMem0/dff7/in<0> (dff_16bit_16)                     0.00       1.74 f
  regEXMem0/dff7/mod16/in1<0> (mux2_1_16bit_20)           0.00       1.74 f
  regEXMem0/dff7/mod16/mux0/InB (mux2_1_1229)             0.00       1.74 f
  regEXMem0/dff7/mod16/mux0/U5/Y (INVX1)                  0.00       1.75 r
  regEXMem0/dff7/mod16/mux0/U2/Y (OAI21X1)                0.01       1.76 f
  regEXMem0/dff7/mod16/mux0/Out (mux2_1_1229)             0.00       1.76 f
  regEXMem0/dff7/mod16/out<0> (mux2_1_16bit_20)           0.00       1.76 f
  regEXMem0/dff7/mod0/d (dff_738)                         0.00       1.76 f
  regEXMem0/dff7/mod0/U4/Y (AND2X2)                       0.03       1.79 f
  regEXMem0/dff7/mod0/state_reg/D (DFFPOSX1)              0.00       1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regEXMem0/dff7/mod0/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.84


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/victimway/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 r
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 r
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 r
  memory0/dataMem/c1/U16/Y (OR2X2)                        0.04       1.23 r
  memory0/dataMem/c1/U17/Y (INVX1)                        0.01       1.25 f
  memory0/dataMem/c1/hit (cache_cache_id2_0)              0.00       1.25 f
  memory0/dataMem/U56/Y (AND2X2)                          0.04       1.28 f
  memory0/dataMem/U57/Y (INVX1)                           0.00       1.28 r
  memory0/dataMem/U44/Y (AND2X2)                          0.03       1.31 r
  memory0/dataMem/U45/Y (INVX1)                           0.02       1.33 f
  memory0/dataMem/fsm_logic/hit (statelogic_0)            0.00       1.33 f
  memory0/dataMem/fsm_logic/U70/Y (OR2X2)                 0.04       1.37 f
  memory0/dataMem/fsm_logic/U71/Y (INVX1)                 0.00       1.37 r
  memory0/dataMem/fsm_logic/U172/Y (AOI21X1)              0.01       1.37 f
  memory0/dataMem/fsm_logic/U50/Y (AND2X2)                0.03       1.41 f
  memory0/dataMem/fsm_logic/U42/Y (OR2X2)                 0.04       1.45 f
  memory0/dataMem/fsm_logic/U43/Y (INVX1)                 0.00       1.45 r
  memory0/dataMem/fsm_logic/U44/Y (OR2X2)                 0.04       1.49 r
  memory0/dataMem/fsm_logic/U45/Y (INVX1)                 0.02       1.51 f
  memory0/dataMem/fsm_logic/U139/Y (NAND3X1)              0.03       1.54 r
  memory0/dataMem/fsm_logic/next_state<0> (statelogic_0)
                                                          0.00       1.54 r
  memory0/dataMem/U77/Y (BUFX2)                           0.04       1.57 r
  memory0/dataMem/U54/Y (AND2X2)                          0.03       1.61 r
  memory0/dataMem/U55/Y (INVX1)                           0.01       1.62 f
  memory0/dataMem/U60/Y (AND2X2)                          0.04       1.66 f
  memory0/dataMem/U61/Y (INVX1)                           0.00       1.66 r
  memory0/dataMem/U39/Y (MUX2X1)                          0.01       1.67 f
  memory0/dataMem/U179/Y (INVX1)                          0.00       1.67 r
  memory0/dataMem/U52/Y (OR2X2)                           0.04       1.71 r
  memory0/dataMem/U53/Y (INVX1)                           0.01       1.73 f
  memory0/dataMem/victimway/d (dff_696)                   0.00       1.73 f
  memory0/dataMem/victimway/U3/Y (AND2X2)                 0.03       1.76 f
  memory0/dataMem/victimway/state_reg/D (DFFPOSX1)        0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/victimway/state_reg/CLK (DFFPOSX1)      0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod11/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.05       1.39 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.39 r
  memory0/dataMem/c1/mem_w2/write (memc_Size16_1)         0.00       1.39 r
  memory0/dataMem/c1/mem_w2/U218/Y (OR2X2)                0.04       1.43 r
  memory0/dataMem/c1/mem_w2/U4/Y (INVX1)                  0.02       1.46 f
  memory0/dataMem/c1/mem_w2/U1295/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w2/data_out<11> (memc_Size16_1)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U200/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U105/Y (BUFX2)                       0.04       1.58 r
  memory0/dataMem/c1/U66/Y (AND2X2)                       0.03       1.61 r
  memory0/dataMem/c1/U67/Y (INVX1)                        0.01       1.62 f
  memory0/dataMem/c1/data_out<11> (cache_cache_id2_0)     0.00       1.62 f
  memory0/dataMem/U191/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U210/Y (MUX2X1)                         0.03       1.65 f
  memory0/dataMem/DataOut<11> (mem_system_0)              0.00       1.65 f
  memory0/readData<11> (memory)                           0.00       1.65 f
  regMemWB0/readData_in<11> (regMemWB)                    0.00       1.65 f
  regMemWB0/dff2/in<11> (dff_16bit_13)                    0.00       1.65 f
  regMemWB0/dff2/mod16/in1<11> (mux2_1_16bit_16)          0.00       1.65 f
  regMemWB0/dff2/mod16/mux11/InB (mux2_1_1058)            0.00       1.65 f
  regMemWB0/dff2/mod16/mux11/U4/Y (INVX1)                 0.01       1.66 r
  regMemWB0/dff2/mod16/mux11/U1/Y (MUX2X1)                0.02       1.68 f
  regMemWB0/dff2/mod16/mux11/Out (mux2_1_1058)            0.00       1.68 f
  regMemWB0/dff2/mod16/out<11> (mux2_1_16bit_16)          0.00       1.68 f
  regMemWB0/dff2/mod11/d (dff_668)                        0.00       1.68 f
  regMemWB0/dff2/mod11/U3/Y (AND2X2)                      0.03       1.71 f
  regMemWB0/dff2/mod11/state_reg/D (DFFPOSX1)             0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod11/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod4/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.05       1.39 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.39 r
  memory0/dataMem/c1/mem_w2/write (memc_Size16_1)         0.00       1.39 r
  memory0/dataMem/c1/mem_w2/U218/Y (OR2X2)                0.04       1.43 r
  memory0/dataMem/c1/mem_w2/U5/Y (INVX2)                  0.03       1.47 f
  memory0/dataMem/c1/mem_w2/U1288/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w2/data_out<4> (memc_Size16_1)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U192/Y (AOI22X1)                     0.03       1.54 r
  memory0/dataMem/c1/U101/Y (BUFX2)                       0.03       1.57 r
  memory0/dataMem/c1/U52/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U53/Y (INVX1)                        0.01       1.61 f
  memory0/dataMem/c1/data_out<4> (cache_cache_id2_0)      0.00       1.61 f
  memory0/dataMem/U194/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U213/Y (MUX2X1)                         0.03       1.64 f
  memory0/dataMem/DataOut<4> (mem_system_0)               0.00       1.64 f
  memory0/readData<4> (memory)                            0.00       1.64 f
  regMemWB0/readData_in<4> (regMemWB)                     0.00       1.64 f
  regMemWB0/dff2/in<4> (dff_16bit_13)                     0.00       1.64 f
  regMemWB0/dff2/mod16/in1<4> (mux2_1_16bit_16)           0.00       1.64 f
  regMemWB0/dff2/mod16/mux4/InB (mux2_1_1065)             0.00       1.64 f
  regMemWB0/dff2/mod16/mux4/U1/Y (INVX1)                  0.01       1.65 r
  regMemWB0/dff2/mod16/mux4/U3/Y (MUX2X1)                 0.02       1.67 f
  regMemWB0/dff2/mod16/mux4/Out (mux2_1_1065)             0.00       1.67 f
  regMemWB0/dff2/mod16/out<4> (mux2_1_16bit_16)           0.00       1.67 f
  regMemWB0/dff2/mod4/d (dff_675)                         0.00       1.67 f
  regMemWB0/dff2/mod4/U3/Y (AND2X2)                       0.03       1.70 f
  regMemWB0/dff2/mod4/state_reg/D (DFFPOSX1)              0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod4/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod15/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.38 f
  memory0/dataMem/c1/U25/Y (INVX1)                        0.01       1.38 r
  memory0/dataMem/c1/mem_w0/write (memc_Size16_3)         0.00       1.38 r
  memory0/dataMem/c1/mem_w0/U225/Y (OR2X2)                0.04       1.42 r
  memory0/dataMem/c1/mem_w0/U147/Y (INVX4)                0.03       1.46 f
  memory0/dataMem/c1/mem_w0/U1306/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w0/data_out<15> (memc_Size16_3)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U205/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U91/Y (BUFX2)                        0.04       1.57 r
  memory0/dataMem/c1/U74/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U75/Y (INVX1)                        0.01       1.62 f
  memory0/dataMem/c1/data_out<15> (cache_cache_id2_0)     0.00       1.62 f
  memory0/dataMem/U189/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U223/Y (MUX2X1)                         0.03       1.65 f
  memory0/dataMem/DataOut<15> (mem_system_0)              0.00       1.65 f
  memory0/readData<15> (memory)                           0.00       1.65 f
  regMemWB0/readData_in<15> (regMemWB)                    0.00       1.65 f
  regMemWB0/dff2/in<15> (dff_16bit_13)                    0.00       1.65 f
  regMemWB0/dff2/mod16/in1<15> (mux2_1_16bit_16)          0.00       1.65 f
  regMemWB0/dff2/mod16/mux15/InB (mux2_1_1054)            0.00       1.65 f
  regMemWB0/dff2/mod16/mux15/U4/Y (INVX1)                 0.01       1.66 r
  regMemWB0/dff2/mod16/mux15/U1/Y (MUX2X1)                0.02       1.67 f
  regMemWB0/dff2/mod16/mux15/Out (mux2_1_1054)            0.00       1.67 f
  regMemWB0/dff2/mod16/out<15> (mux2_1_16bit_16)          0.00       1.67 f
  regMemWB0/dff2/mod15/d (dff_664)                        0.00       1.67 f
  regMemWB0/dff2/mod15/U3/Y (AND2X1)                      0.03       1.70 f
  regMemWB0/dff2/mod15/state_reg/D (DFFPOSX1)             0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod15/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod12/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.05       1.39 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.39 r
  memory0/dataMem/c1/mem_w2/write (memc_Size16_1)         0.00       1.39 r
  memory0/dataMem/c1/mem_w2/U218/Y (OR2X2)                0.04       1.43 r
  memory0/dataMem/c1/mem_w2/U5/Y (INVX2)                  0.03       1.47 f
  memory0/dataMem/c1/mem_w2/U1296/Y (AND2X2)              0.04       1.51 f
  memory0/dataMem/c1/mem_w2/data_out<12> (memc_Size16_1)
                                                          0.00       1.51 f
  memory0/dataMem/c1/U145/Y (AOI22X1)                     0.03       1.54 r
  memory0/dataMem/c1/U94/Y (BUFX2)                        0.03       1.57 r
  memory0/dataMem/c1/U68/Y (AND2X2)                       0.03       1.61 r
  memory0/dataMem/c1/U69/Y (INVX1)                        0.01       1.62 f
  memory0/dataMem/c1/data_out<12> (cache_cache_id2_0)     0.00       1.62 f
  memory0/dataMem/U216/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U224/Y (MUX2X1)                         0.03       1.65 f
  memory0/dataMem/DataOut<12> (mem_system_0)              0.00       1.65 f
  memory0/readData<12> (memory)                           0.00       1.65 f
  regMemWB0/readData_in<12> (regMemWB)                    0.00       1.65 f
  regMemWB0/dff2/in<12> (dff_16bit_13)                    0.00       1.65 f
  regMemWB0/dff2/mod16/in1<12> (mux2_1_16bit_16)          0.00       1.65 f
  regMemWB0/dff2/mod16/mux12/InB (mux2_1_1057)            0.00       1.65 f
  regMemWB0/dff2/mod16/mux12/U4/Y (INVX1)                 0.01       1.66 r
  regMemWB0/dff2/mod16/mux12/U1/Y (MUX2X1)                0.02       1.67 f
  regMemWB0/dff2/mod16/mux12/Out (mux2_1_1057)            0.00       1.67 f
  regMemWB0/dff2/mod16/out<12> (mux2_1_16bit_16)          0.00       1.67 f
  regMemWB0/dff2/mod12/d (dff_667)                        0.00       1.67 f
  regMemWB0/dff2/mod12/U3/Y (AND2X2)                      0.03       1.71 f
  regMemWB0/dff2/mod12/state_reg/D (DFFPOSX1)             0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod12/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod1/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.38 f
  memory0/dataMem/c1/U25/Y (INVX1)                        0.01       1.38 r
  memory0/dataMem/c1/mem_w0/write (memc_Size16_3)         0.00       1.38 r
  memory0/dataMem/c1/mem_w0/U225/Y (OR2X2)                0.04       1.42 r
  memory0/dataMem/c1/mem_w0/U147/Y (INVX4)                0.03       1.46 f
  memory0/dataMem/c1/mem_w0/U1292/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w0/data_out<1> (memc_Size16_3)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U189/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U83/Y (BUFX2)                        0.04       1.57 r
  memory0/dataMem/c1/U46/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U47/Y (INVX1)                        0.01       1.62 f
  memory0/dataMem/c1/data_out<1> (cache_cache_id2_0)      0.00       1.62 f
  memory0/dataMem/U184/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U221/Y (MUX2X1)                         0.03       1.65 f
  memory0/dataMem/DataOut<1> (mem_system_0)               0.00       1.65 f
  memory0/readData<1> (memory)                            0.00       1.65 f
  regMemWB0/readData_in<1> (regMemWB)                     0.00       1.65 f
  regMemWB0/dff2/in<1> (dff_16bit_13)                     0.00       1.65 f
  regMemWB0/dff2/mod16/in1<1> (mux2_1_16bit_16)           0.00       1.65 f
  regMemWB0/dff2/mod16/mux1/InB (mux2_1_1068)             0.00       1.65 f
  regMemWB0/dff2/mod16/mux1/U4/Y (INVX1)                  0.01       1.66 r
  regMemWB0/dff2/mod16/mux1/U1/Y (MUX2X1)                 0.02       1.67 f
  regMemWB0/dff2/mod16/mux1/Out (mux2_1_1068)             0.00       1.67 f
  regMemWB0/dff2/mod16/out<1> (mux2_1_16bit_16)           0.00       1.67 f
  regMemWB0/dff2/mod1/d (dff_678)                         0.00       1.67 f
  regMemWB0/dff2/mod1/U4/Y (AND2X2)                       0.03       1.70 f
  regMemWB0/dff2/mod1/state_reg/D (DFFPOSX1)              0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod1/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod6/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.38 f
  memory0/dataMem/c1/U25/Y (INVX1)                        0.01       1.38 r
  memory0/dataMem/c1/mem_w0/write (memc_Size16_3)         0.00       1.38 r
  memory0/dataMem/c1/mem_w0/U225/Y (OR2X2)                0.04       1.42 r
  memory0/dataMem/c1/mem_w0/U147/Y (INVX4)                0.03       1.46 f
  memory0/dataMem/c1/mem_w0/U1297/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w0/data_out<6> (memc_Size16_3)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U195/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U86/Y (BUFX2)                        0.04       1.57 r
  memory0/dataMem/c1/U56/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U57/Y (INVX1)                        0.01       1.62 f
  memory0/dataMem/c1/data_out<6> (cache_cache_id2_0)      0.00       1.62 f
  memory0/dataMem/U193/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U212/Y (MUX2X1)                         0.03       1.65 f
  memory0/dataMem/DataOut<6> (mem_system_0)               0.00       1.65 f
  memory0/readData<6> (memory)                            0.00       1.65 f
  regMemWB0/readData_in<6> (regMemWB)                     0.00       1.65 f
  regMemWB0/dff2/in<6> (dff_16bit_13)                     0.00       1.65 f
  regMemWB0/dff2/mod16/in1<6> (mux2_1_16bit_16)           0.00       1.65 f
  regMemWB0/dff2/mod16/mux6/InB (mux2_1_1063)             0.00       1.65 f
  regMemWB0/dff2/mod16/mux6/U4/Y (INVX1)                  0.01       1.66 r
  regMemWB0/dff2/mod16/mux6/U1/Y (MUX2X1)                 0.02       1.67 f
  regMemWB0/dff2/mod16/mux6/Out (mux2_1_1063)             0.00       1.67 f
  regMemWB0/dff2/mod16/out<6> (mux2_1_16bit_16)           0.00       1.67 f
  regMemWB0/dff2/mod6/d (dff_673)                         0.00       1.67 f
  regMemWB0/dff2/mod6/U3/Y (AND2X2)                       0.03       1.70 f
  regMemWB0/dff2/mod6/state_reg/D (DFFPOSX1)              0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod6/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod9/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.38 f
  memory0/dataMem/c1/U25/Y (INVX1)                        0.01       1.38 r
  memory0/dataMem/c1/mem_w0/write (memc_Size16_3)         0.00       1.38 r
  memory0/dataMem/c1/mem_w0/U225/Y (OR2X2)                0.04       1.42 r
  memory0/dataMem/c1/mem_w0/U147/Y (INVX4)                0.03       1.46 f
  memory0/dataMem/c1/mem_w0/U1300/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w0/data_out<9> (memc_Size16_3)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U199/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U88/Y (BUFX2)                        0.04       1.57 r
  memory0/dataMem/c1/U62/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U63/Y (INVX1)                        0.01       1.62 f
  memory0/dataMem/c1/data_out<9> (cache_cache_id2_0)      0.00       1.62 f
  memory0/dataMem/U192/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U211/Y (MUX2X1)                         0.03       1.65 f
  memory0/dataMem/DataOut<9> (mem_system_0)               0.00       1.65 f
  memory0/readData<9> (memory)                            0.00       1.65 f
  regMemWB0/readData_in<9> (regMemWB)                     0.00       1.65 f
  regMemWB0/dff2/in<9> (dff_16bit_13)                     0.00       1.65 f
  regMemWB0/dff2/mod16/in1<9> (mux2_1_16bit_16)           0.00       1.65 f
  regMemWB0/dff2/mod16/mux9/InB (mux2_1_1060)             0.00       1.65 f
  regMemWB0/dff2/mod16/mux9/U4/Y (INVX1)                  0.01       1.66 r
  regMemWB0/dff2/mod16/mux9/U1/Y (MUX2X1)                 0.02       1.67 f
  regMemWB0/dff2/mod16/mux9/Out (mux2_1_1060)             0.00       1.67 f
  regMemWB0/dff2/mod16/out<9> (mux2_1_16bit_16)           0.00       1.67 f
  regMemWB0/dff2/mod9/d (dff_670)                         0.00       1.67 f
  regMemWB0/dff2/mod9/U3/Y (AND2X2)                       0.03       1.70 f
  regMemWB0/dff2/mod9/state_reg/D (DFFPOSX1)              0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod9/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod13/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.38 f
  memory0/dataMem/c1/U25/Y (INVX1)                        0.01       1.38 r
  memory0/dataMem/c1/mem_w0/write (memc_Size16_3)         0.00       1.38 r
  memory0/dataMem/c1/mem_w0/U225/Y (OR2X2)                0.04       1.42 r
  memory0/dataMem/c1/mem_w0/U147/Y (INVX4)                0.03       1.46 f
  memory0/dataMem/c1/mem_w0/U1304/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w0/data_out<13> (memc_Size16_3)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U203/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U90/Y (BUFX2)                        0.04       1.57 r
  memory0/dataMem/c1/U70/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U71/Y (INVX1)                        0.01       1.62 f
  memory0/dataMem/c1/data_out<13> (cache_cache_id2_0)     0.00       1.62 f
  memory0/dataMem/U190/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U209/Y (MUX2X1)                         0.03       1.65 f
  memory0/dataMem/DataOut<13> (mem_system_0)              0.00       1.65 f
  memory0/readData<13> (memory)                           0.00       1.65 f
  regMemWB0/readData_in<13> (regMemWB)                    0.00       1.65 f
  regMemWB0/dff2/in<13> (dff_16bit_13)                    0.00       1.65 f
  regMemWB0/dff2/mod16/in1<13> (mux2_1_16bit_16)          0.00       1.65 f
  regMemWB0/dff2/mod16/mux13/InB (mux2_1_1056)            0.00       1.65 f
  regMemWB0/dff2/mod16/mux13/U4/Y (INVX1)                 0.01       1.66 r
  regMemWB0/dff2/mod16/mux13/U1/Y (MUX2X1)                0.02       1.67 f
  regMemWB0/dff2/mod16/mux13/Out (mux2_1_1056)            0.00       1.67 f
  regMemWB0/dff2/mod16/out<13> (mux2_1_16bit_16)          0.00       1.67 f
  regMemWB0/dff2/mod13/d (dff_666)                        0.00       1.67 f
  regMemWB0/dff2/mod13/U3/Y (AND2X2)                      0.03       1.70 f
  regMemWB0/dff2/mod13/state_reg/D (DFFPOSX1)             0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod13/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod5/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.38 f
  memory0/dataMem/c1/U25/Y (INVX1)                        0.01       1.38 r
  memory0/dataMem/c1/mem_w0/write (memc_Size16_3)         0.00       1.38 r
  memory0/dataMem/c1/mem_w0/U225/Y (OR2X2)                0.04       1.42 r
  memory0/dataMem/c1/mem_w0/U147/Y (INVX4)                0.03       1.46 f
  memory0/dataMem/c1/mem_w0/U1296/Y (AND2X2)              0.04       1.49 f
  memory0/dataMem/c1/mem_w0/data_out<5> (memc_Size16_3)
                                                          0.00       1.49 f
  memory0/dataMem/c1/U154/Y (AOI22X1)                     0.03       1.53 r
  memory0/dataMem/c1/U81/Y (BUFX2)                        0.03       1.56 r
  memory0/dataMem/c1/U54/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U55/Y (INVX1)                        0.01       1.61 f
  memory0/dataMem/c1/data_out<5> (cache_cache_id2_0)      0.00       1.61 f
  memory0/dataMem/U219/Y (INVX1)                          0.00       1.61 r
  memory0/dataMem/U227/Y (MUX2X1)                         0.03       1.64 f
  memory0/dataMem/DataOut<5> (mem_system_0)               0.00       1.64 f
  memory0/readData<5> (memory)                            0.00       1.64 f
  regMemWB0/readData_in<5> (regMemWB)                     0.00       1.64 f
  regMemWB0/dff2/in<5> (dff_16bit_13)                     0.00       1.64 f
  regMemWB0/dff2/mod16/in1<5> (mux2_1_16bit_16)           0.00       1.64 f
  regMemWB0/dff2/mod16/mux5/InB (mux2_1_1064)             0.00       1.64 f
  regMemWB0/dff2/mod16/mux5/U1/Y (INVX1)                  0.01       1.65 r
  regMemWB0/dff2/mod16/mux5/U3/Y (MUX2X1)                 0.02       1.67 f
  regMemWB0/dff2/mod16/mux5/Out (mux2_1_1064)             0.00       1.67 f
  regMemWB0/dff2/mod16/out<5> (mux2_1_16bit_16)           0.00       1.67 f
  regMemWB0/dff2/mod5/d (dff_674)                         0.00       1.67 f
  regMemWB0/dff2/mod5/U4/Y (AND2X2)                       0.03       1.70 f
  regMemWB0/dff2/mod5/state_reg/D (DFFPOSX1)              0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod5/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod0/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.05       1.39 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.39 r
  memory0/dataMem/c1/mem_w2/write (memc_Size16_1)         0.00       1.39 r
  memory0/dataMem/c1/mem_w2/U218/Y (OR2X2)                0.04       1.43 r
  memory0/dataMem/c1/mem_w2/U4/Y (INVX1)                  0.02       1.46 f
  memory0/dataMem/c1/mem_w2/U1284/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w2/data_out<0> (memc_Size16_1)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U186/Y (AOI22X1)                     0.03       1.53 r
  memory0/dataMem/c1/U98/Y (BUFX2)                        0.03       1.56 r
  memory0/dataMem/c1/U44/Y (AND2X2)                       0.03       1.59 r
  memory0/dataMem/c1/U45/Y (INVX1)                        0.01       1.61 f
  memory0/dataMem/c1/data_out<0> (cache_cache_id2_0)      0.00       1.61 f
  memory0/dataMem/U185/Y (INVX1)                          0.00       1.61 r
  memory0/dataMem/U207/Y (MUX2X1)                         0.03       1.64 f
  memory0/dataMem/DataOut<0> (mem_system_0)               0.00       1.64 f
  memory0/readData<0> (memory)                            0.00       1.64 f
  regMemWB0/readData_in<0> (regMemWB)                     0.00       1.64 f
  regMemWB0/dff2/in<0> (dff_16bit_13)                     0.00       1.64 f
  regMemWB0/dff2/mod16/in1<0> (mux2_1_16bit_16)           0.00       1.64 f
  regMemWB0/dff2/mod16/mux0/InB (mux2_1_1069)             0.00       1.64 f
  regMemWB0/dff2/mod16/mux0/U1/Y (INVX1)                  0.01       1.65 r
  regMemWB0/dff2/mod16/mux0/U3/Y (MUX2X1)                 0.02       1.67 f
  regMemWB0/dff2/mod16/mux0/Out (mux2_1_1069)             0.00       1.67 f
  regMemWB0/dff2/mod16/out<0> (mux2_1_16bit_16)           0.00       1.67 f
  regMemWB0/dff2/mod0/d (dff_679)                         0.00       1.67 f
  regMemWB0/dff2/mod0/U4/Y (AND2X2)                       0.03       1.70 f
  regMemWB0/dff2/mod0/state_reg/D (DFFPOSX1)              0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod0/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.06       0.94
  data required time                                                 0.94
  --------------------------------------------------------------------------
  data required time                                                 0.94
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod8/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.05       1.39 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.39 r
  memory0/dataMem/c1/mem_w2/write (memc_Size16_1)         0.00       1.39 r
  memory0/dataMem/c1/mem_w2/U218/Y (OR2X2)                0.04       1.43 r
  memory0/dataMem/c1/mem_w2/U5/Y (INVX2)                  0.03       1.47 f
  memory0/dataMem/c1/mem_w2/U1292/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w2/data_out<8> (memc_Size16_1)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U147/Y (AOI22X1)                     0.03       1.54 r
  memory0/dataMem/c1/U96/Y (BUFX2)                        0.03       1.57 r
  memory0/dataMem/c1/U60/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U61/Y (INVX1)                        0.01       1.61 f
  memory0/dataMem/c1/data_out<8> (cache_cache_id2_0)      0.00       1.61 f
  memory0/dataMem/U218/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U226/Y (MUX2X1)                         0.03       1.64 f
  memory0/dataMem/DataOut<8> (mem_system_0)               0.00       1.64 f
  memory0/readData<8> (memory)                            0.00       1.64 f
  regMemWB0/readData_in<8> (regMemWB)                     0.00       1.64 f
  regMemWB0/dff2/in<8> (dff_16bit_13)                     0.00       1.64 f
  regMemWB0/dff2/mod16/in1<8> (mux2_1_16bit_16)           0.00       1.64 f
  regMemWB0/dff2/mod16/mux8/InB (mux2_1_1061)             0.00       1.64 f
  regMemWB0/dff2/mod16/mux8/U4/Y (INVX1)                  0.01       1.65 r
  regMemWB0/dff2/mod16/mux8/U1/Y (MUX2X1)                 0.02       1.67 f
  regMemWB0/dff2/mod16/mux8/Out (mux2_1_1061)             0.00       1.67 f
  regMemWB0/dff2/mod16/out<8> (mux2_1_16bit_16)           0.00       1.67 f
  regMemWB0/dff2/mod8/d (dff_671)                         0.00       1.67 f
  regMemWB0/dff2/mod8/U3/Y (AND2X2)                       0.03       1.70 f
  regMemWB0/dff2/mod8/state_reg/D (DFFPOSX1)              0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod8/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod14/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.05       1.39 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.39 r
  memory0/dataMem/c1/mem_w2/write (memc_Size16_1)         0.00       1.39 r
  memory0/dataMem/c1/mem_w2/U218/Y (OR2X2)                0.04       1.43 r
  memory0/dataMem/c1/mem_w2/U5/Y (INVX2)                  0.03       1.47 f
  memory0/dataMem/c1/mem_w2/U1298/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w2/data_out<14> (memc_Size16_1)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U144/Y (AOI22X1)                     0.03       1.54 r
  memory0/dataMem/c1/U93/Y (BUFX2)                        0.03       1.57 r
  memory0/dataMem/c1/U72/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U73/Y (INVX1)                        0.01       1.61 f
  memory0/dataMem/c1/data_out<14> (cache_cache_id2_0)     0.00       1.61 f
  memory0/dataMem/U215/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U222/Y (MUX2X1)                         0.03       1.64 f
  memory0/dataMem/DataOut<14> (mem_system_0)              0.00       1.64 f
  memory0/readData<14> (memory)                           0.00       1.64 f
  regMemWB0/readData_in<14> (regMemWB)                    0.00       1.64 f
  regMemWB0/dff2/in<14> (dff_16bit_13)                    0.00       1.64 f
  regMemWB0/dff2/mod16/in1<14> (mux2_1_16bit_16)          0.00       1.64 f
  regMemWB0/dff2/mod16/mux14/InB (mux2_1_1055)            0.00       1.64 f
  regMemWB0/dff2/mod16/mux14/U4/Y (INVX1)                 0.01       1.65 r
  regMemWB0/dff2/mod16/mux14/U1/Y (MUX2X1)                0.02       1.67 f
  regMemWB0/dff2/mod16/mux14/Out (mux2_1_1055)            0.00       1.67 f
  regMemWB0/dff2/mod16/out<14> (mux2_1_16bit_16)          0.00       1.67 f
  regMemWB0/dff2/mod14/d (dff_665)                        0.00       1.67 f
  regMemWB0/dff2/mod14/U3/Y (AND2X2)                      0.03       1.70 f
  regMemWB0/dff2/mod14/state_reg/D (DFFPOSX1)             0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod14/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod10/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.05       1.39 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.39 r
  memory0/dataMem/c1/mem_w2/write (memc_Size16_1)         0.00       1.39 r
  memory0/dataMem/c1/mem_w2/U218/Y (OR2X2)                0.04       1.43 r
  memory0/dataMem/c1/mem_w2/U4/Y (INVX1)                  0.02       1.46 f
  memory0/dataMem/c1/mem_w2/U1294/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w2/data_out<10> (memc_Size16_1)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U146/Y (AOI22X1)                     0.03       1.53 r
  memory0/dataMem/c1/U95/Y (BUFX2)                        0.03       1.57 r
  memory0/dataMem/c1/U64/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U65/Y (INVX1)                        0.01       1.61 f
  memory0/dataMem/c1/data_out<10> (cache_cache_id2_0)     0.00       1.61 f
  memory0/dataMem/U217/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U225/Y (MUX2X1)                         0.03       1.64 f
  memory0/dataMem/DataOut<10> (mem_system_0)              0.00       1.64 f
  memory0/readData<10> (memory)                           0.00       1.64 f
  regMemWB0/readData_in<10> (regMemWB)                    0.00       1.64 f
  regMemWB0/dff2/in<10> (dff_16bit_13)                    0.00       1.64 f
  regMemWB0/dff2/mod16/in1<10> (mux2_1_16bit_16)          0.00       1.64 f
  regMemWB0/dff2/mod16/mux10/InB (mux2_1_1059)            0.00       1.64 f
  regMemWB0/dff2/mod16/mux10/U3/Y (INVX1)                 0.01       1.65 r
  regMemWB0/dff2/mod16/mux10/U4/Y (MUX2X1)                0.02       1.67 f
  regMemWB0/dff2/mod16/mux10/Out (mux2_1_1059)            0.00       1.67 f
  regMemWB0/dff2/mod16/out<10> (mux2_1_16bit_16)          0.00       1.67 f
  regMemWB0/dff2/mod10/d (dff_669)                        0.00       1.67 f
  regMemWB0/dff2/mod10/U3/Y (AND2X2)                      0.03       1.70 f
  regMemWB0/dff2/mod10/state_reg/D (DFFPOSX1)             0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod10/state_reg/CLK (DFFPOSX1)           0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod3/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.38 f
  memory0/dataMem/c1/U25/Y (INVX1)                        0.01       1.38 r
  memory0/dataMem/c1/mem_w0/write (memc_Size16_3)         0.00       1.38 r
  memory0/dataMem/c1/mem_w0/U225/Y (OR2X2)                0.04       1.42 r
  memory0/dataMem/c1/mem_w0/U147/Y (INVX4)                0.03       1.46 f
  memory0/dataMem/c1/mem_w0/U1294/Y (AND2X2)              0.04       1.49 f
  memory0/dataMem/c1/mem_w0/data_out<3> (memc_Size16_3)
                                                          0.00       1.49 f
  memory0/dataMem/c1/U149/Y (AOI22X1)                     0.03       1.53 r
  memory0/dataMem/c1/U76/Y (BUFX2)                        0.03       1.56 r
  memory0/dataMem/c1/U50/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U51/Y (INVX1)                        0.01       1.61 f
  memory0/dataMem/c1/data_out<3> (cache_cache_id2_0)      0.00       1.61 f
  memory0/dataMem/U214/Y (INVX1)                          0.00       1.61 r
  memory0/dataMem/U220/Y (MUX2X1)                         0.03       1.64 f
  memory0/dataMem/DataOut<3> (mem_system_0)               0.00       1.64 f
  memory0/readData<3> (memory)                            0.00       1.64 f
  regMemWB0/readData_in<3> (regMemWB)                     0.00       1.64 f
  regMemWB0/dff2/in<3> (dff_16bit_13)                     0.00       1.64 f
  regMemWB0/dff2/mod16/in1<3> (mux2_1_16bit_16)           0.00       1.64 f
  regMemWB0/dff2/mod16/mux3/InB (mux2_1_1066)             0.00       1.64 f
  regMemWB0/dff2/mod16/mux3/U2/Y (INVX1)                  0.01       1.65 r
  regMemWB0/dff2/mod16/mux3/U3/Y (MUX2X1)                 0.02       1.67 f
  regMemWB0/dff2/mod16/mux3/Out (mux2_1_1066)             0.00       1.67 f
  regMemWB0/dff2/mod16/out<3> (mux2_1_16bit_16)           0.00       1.67 f
  regMemWB0/dff2/mod3/d (dff_676)                         0.00       1.67 f
  regMemWB0/dff2/mod3/U4/Y (AND2X2)                       0.03       1.70 f
  regMemWB0/dff2/mod3/state_reg/D (DFFPOSX1)              0.00       1.70 f
  data arrival time                                                  1.70

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod3/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.75


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod2/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.38 f
  memory0/dataMem/c1/U25/Y (INVX1)                        0.01       1.38 r
  memory0/dataMem/c1/mem_w0/write (memc_Size16_3)         0.00       1.38 r
  memory0/dataMem/c1/mem_w0/U225/Y (OR2X2)                0.04       1.42 r
  memory0/dataMem/c1/mem_w0/U147/Y (INVX4)                0.03       1.46 f
  memory0/dataMem/c1/mem_w0/U1293/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w0/data_out<2> (memc_Size16_3)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U191/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U84/Y (BUFX2)                        0.04       1.57 r
  memory0/dataMem/c1/U48/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U49/Y (INVX1)                        0.02       1.62 f
  memory0/dataMem/c1/data_out<2> (cache_cache_id2_0)      0.00       1.62 f
  memory0/dataMem/U5/Y (INVX1)                            0.00       1.62 r
  memory0/dataMem/U206/Y (MUX2X1)                         0.01       1.64 f
  memory0/dataMem/DataOut<2> (mem_system_0)               0.00       1.64 f
  memory0/readData<2> (memory)                            0.00       1.64 f
  regMemWB0/readData_in<2> (regMemWB)                     0.00       1.64 f
  regMemWB0/dff2/in<2> (dff_16bit_13)                     0.00       1.64 f
  regMemWB0/dff2/mod16/in1<2> (mux2_1_16bit_16)           0.00       1.64 f
  regMemWB0/dff2/mod16/mux2/InB (mux2_1_1067)             0.00       1.64 f
  regMemWB0/dff2/mod16/mux2/U4/Y (INVX1)                  0.00       1.64 r
  regMemWB0/dff2/mod16/mux2/U1/Y (MUX2X1)                 0.02       1.66 f
  regMemWB0/dff2/mod16/mux2/Out (mux2_1_1067)             0.00       1.66 f
  regMemWB0/dff2/mod16/out<2> (mux2_1_16bit_16)           0.00       1.66 f
  regMemWB0/dff2/mod2/d (dff_677)                         0.00       1.66 f
  regMemWB0/dff2/mod2/U4/Y (AND2X2)                       0.03       1.69 f
  regMemWB0/dff2/mod2/state_reg/D (DFFPOSX1)              0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod2/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regMemWB0/dff2/mod7/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U24/Y (OR2X2)                        0.04       1.38 f
  memory0/dataMem/c1/U25/Y (INVX1)                        0.01       1.38 r
  memory0/dataMem/c1/mem_w0/write (memc_Size16_3)         0.00       1.38 r
  memory0/dataMem/c1/mem_w0/U225/Y (OR2X2)                0.04       1.42 r
  memory0/dataMem/c1/mem_w0/U147/Y (INVX4)                0.03       1.46 f
  memory0/dataMem/c1/mem_w0/U1298/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w0/data_out<7> (memc_Size16_3)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U197/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U87/Y (BUFX2)                        0.04       1.57 r
  memory0/dataMem/c1/U58/Y (AND2X2)                       0.03       1.60 r
  memory0/dataMem/c1/U59/Y (INVX1)                        0.02       1.62 f
  memory0/dataMem/c1/data_out<7> (cache_cache_id2_0)      0.00       1.62 f
  memory0/dataMem/U4/Y (INVX1)                            0.00       1.62 r
  memory0/dataMem/U208/Y (MUX2X1)                         0.01       1.64 f
  memory0/dataMem/DataOut<7> (mem_system_0)               0.00       1.64 f
  memory0/readData<7> (memory)                            0.00       1.64 f
  regMemWB0/readData_in<7> (regMemWB)                     0.00       1.64 f
  regMemWB0/dff2/in<7> (dff_16bit_13)                     0.00       1.64 f
  regMemWB0/dff2/mod16/in1<7> (mux2_1_16bit_16)           0.00       1.64 f
  regMemWB0/dff2/mod16/mux7/InB (mux2_1_1062)             0.00       1.64 f
  regMemWB0/dff2/mod16/mux7/U4/Y (INVX1)                  0.00       1.64 r
  regMemWB0/dff2/mod16/mux7/U1/Y (MUX2X1)                 0.02       1.66 f
  regMemWB0/dff2/mod16/mux7/Out (mux2_1_1062)             0.00       1.66 f
  regMemWB0/dff2/mod16/out<7> (mux2_1_16bit_16)           0.00       1.66 f
  regMemWB0/dff2/mod7/d (dff_672)                         0.00       1.66 f
  regMemWB0/dff2/mod7/U3/Y (AND2X2)                       0.03       1.69 f
  regMemWB0/dff2/mod7/state_reg/D (DFFPOSX1)              0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  regMemWB0/dff2/mod7/state_reg/CLK (DFFPOSX1)            0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/mem/m0/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.05       1.39 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.39 r
  memory0/dataMem/c1/mem_w2/write (memc_Size16_1)         0.00       1.39 r
  memory0/dataMem/c1/mem_w2/U218/Y (OR2X2)                0.04       1.43 r
  memory0/dataMem/c1/mem_w2/U4/Y (INVX1)                  0.02       1.46 f
  memory0/dataMem/c1/mem_w2/U1295/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w2/data_out<11> (memc_Size16_1)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U200/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U105/Y (BUFX2)                       0.04       1.58 r
  memory0/dataMem/c1/U66/Y (AND2X2)                       0.03       1.61 r
  memory0/dataMem/c1/U67/Y (INVX1)                        0.01       1.62 f
  memory0/dataMem/c1/data_out<11> (cache_cache_id2_0)     0.00       1.62 f
  memory0/dataMem/U191/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U210/Y (MUX2X1)                         0.03       1.65 f
  memory0/dataMem/mem/data_in<11> (four_bank_mem_0)       0.00       1.65 f
  memory0/dataMem/mem/m0/data_in<11> (final_memory_3)     0.00       1.65 f
  memory0/dataMem/mem/m0/reg1[11]/d (dff_177)             0.00       1.65 f
  memory0/dataMem/mem/m0/reg1[11]/U4/Y (AND2X2)           0.04       1.69 f
  memory0/dataMem/mem/m0/reg1[11]/state_reg/D (DFFPOSX1)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/mem/m0/reg1[11]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: memory0/dataMem/state_reg/state_flops[3]/state_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory0/dataMem/mem/m1/reg1[11]/state_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  memory0/dataMem/state_reg/state_flops[3]/state_reg/CLK (DFFPOSX1)
                                                          0.00 #     0.00 r
  memory0/dataMem/state_reg/state_flops[3]/state_reg/Q (DFFPOSX1)
                                                          0.11       0.11 f
  memory0/dataMem/state_reg/state_flops[3]/q (dff_536)
                                                          0.00       0.11 f
  memory0/dataMem/state_reg/state<3> (statereg_0)         0.00       0.11 f
  memory0/dataMem/fsm_logic/state<3> (statelogic_0)       0.00       0.11 f
  memory0/dataMem/fsm_logic/U144/Y (OR2X2)                0.05       0.16 f
  memory0/dataMem/fsm_logic/U72/Y (AND2X2)                0.04       0.20 f
  memory0/dataMem/fsm_logic/U73/Y (INVX1)                 0.00       0.20 r
  memory0/dataMem/fsm_logic/U154/Y (NAND3X1)              0.02       0.21 f
  memory0/dataMem/fsm_logic/enable (statelogic_0)         0.00       0.21 f
  memory0/dataMem/U92/Y (BUFX2)                           0.04       0.25 f
  memory0/dataMem/U97/Y (AND2X2)                          0.04       0.29 f
  memory0/dataMem/U133/Y (NAND2X1)                        0.02       0.31 r
  memory0/dataMem/U168/Y (INVX1)                          0.02       0.33 f
  memory0/dataMem/U167/Y (INVX1)                          0.00       0.34 r
  memory0/dataMem/U132/Y (NAND3X1)                        0.02       0.35 f
  memory0/dataMem/U82/Y (BUFX2)                           0.04       0.39 f
  memory0/dataMem/U268/Y (OAI21X1)                        0.04       0.42 r
  memory0/dataMem/U78/Y (OR2X2)                           0.04       0.47 r
  memory0/dataMem/U79/Y (INVX1)                           0.02       0.48 f
  memory0/dataMem/U270/Y (AOI21X1)                        0.03       0.51 r
  memory0/dataMem/c0/enable (cache_cache_id0_0)           0.00       0.51 r
  memory0/dataMem/c0/U42/Y (BUFX2)                        0.04       0.55 r
  memory0/dataMem/c0/U122/Y (AND2X2)                      0.03       0.58 r
  memory0/dataMem/c0/mem_vl/write (memv_1)                0.00       0.58 r
  memory0/dataMem/c0/mem_vl/U100/Y (OR2X2)                0.04       0.62 r
  memory0/dataMem/c0/mem_vl/U119/Y (INVX1)                0.01       0.63 f
  memory0/dataMem/c0/mem_vl/data_out (memv_1)             0.00       0.63 f
  memory0/dataMem/c0/U134/Y (AND2X2)                      0.04       0.67 f
  memory0/dataMem/c0/valid (cache_cache_id0_0)            0.00       0.67 f
  memory0/dataMem/U134/Y (NAND3X1)                        0.03       0.70 r
  memory0/dataMem/U93/Y (BUFX2)                           0.04       0.74 r
  memory0/dataMem/U41/Y (BUFX4)                           0.02       0.76 r
  memory0/dataMem/U40/Y (AND2X2)                          0.03       0.80 r
  memory0/dataMem/U62/Y (INVX1)                           0.02       0.81 f
  memory0/dataMem/U236/Y (MUX2X1)                         0.04       0.85 r
  memory0/dataMem/U63/Y (AND2X2)                          0.03       0.88 r
  memory0/dataMem/U64/Y (INVX1)                           0.02       0.90 f
  memory0/dataMem/U267/Y (MUX2X1)                         0.04       0.93 r
  memory0/dataMem/U233/Y (INVX1)                          0.03       0.96 f
  memory0/dataMem/c1/enable (cache_cache_id2_0)           0.00       0.96 f
  memory0/dataMem/c1/U183/Y (AND2X2)                      0.04       0.99 f
  memory0/dataMem/c1/mem_tg/write (memc_Size5_0)          0.00       0.99 f
  memory0/dataMem/c1/mem_tg/U20/Y (OR2X2)                 0.04       1.03 f
  memory0/dataMem/c1/mem_tg/U21/Y (INVX1)                 0.00       1.03 r
  memory0/dataMem/c1/mem_tg/U840/Y (AND2X2)               0.04       1.07 r
  memory0/dataMem/c1/mem_tg/data_out<0> (memc_Size5_0)
                                                          0.00       1.07 r
  memory0/dataMem/c1/U15/Y (XOR2X1)                       0.03       1.10 f
  memory0/dataMem/c1/U40/Y (OR2X2)                        0.05       1.15 f
  memory0/dataMem/c1/U26/Y (OR2X2)                        0.04       1.19 f
  memory0/dataMem/c1/U27/Y (INVX1)                        0.00       1.18 r
  memory0/dataMem/c1/U10/Y (AND2X2)                       0.03       1.22 r
  memory0/dataMem/c1/U110/Y (AND2X2)                      0.03       1.25 r
  memory0/dataMem/c1/U111/Y (INVX1)                       0.02       1.27 f
  memory0/dataMem/c1/U182/Y (OAI21X1)                     0.05       1.31 r
  memory0/dataMem/c1/U184/Y (INVX2)                       0.03       1.34 f
  memory0/dataMem/c1/U20/Y (OR2X2)                        0.05       1.39 f
  memory0/dataMem/c1/U21/Y (INVX1)                        0.01       1.39 r
  memory0/dataMem/c1/mem_w2/write (memc_Size16_1)         0.00       1.39 r
  memory0/dataMem/c1/mem_w2/U218/Y (OR2X2)                0.04       1.43 r
  memory0/dataMem/c1/mem_w2/U4/Y (INVX1)                  0.02       1.46 f
  memory0/dataMem/c1/mem_w2/U1295/Y (AND2X2)              0.04       1.50 f
  memory0/dataMem/c1/mem_w2/data_out<11> (memc_Size16_1)
                                                          0.00       1.50 f
  memory0/dataMem/c1/U200/Y (AOI22X1)                     0.04       1.54 r
  memory0/dataMem/c1/U105/Y (BUFX2)                       0.04       1.58 r
  memory0/dataMem/c1/U66/Y (AND2X2)                       0.03       1.61 r
  memory0/dataMem/c1/U67/Y (INVX1)                        0.01       1.62 f
  memory0/dataMem/c1/data_out<11> (cache_cache_id2_0)     0.00       1.62 f
  memory0/dataMem/U191/Y (INVX1)                          0.00       1.62 r
  memory0/dataMem/U210/Y (MUX2X1)                         0.03       1.65 f
  memory0/dataMem/mem/data_in<11> (four_bank_mem_0)       0.00       1.65 f
  memory0/dataMem/mem/m1/data_in<11> (final_memory_2)     0.00       1.65 f
  memory0/dataMem/mem/m1/reg1[11]/d (dff_126)             0.00       1.65 f
  memory0/dataMem/mem/m1/reg1[11]/U4/Y (AND2X2)           0.04       1.69 f
  memory0/dataMem/mem/m1/reg1[11]/state_reg/D (DFFPOSX1)
                                                          0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  memory0/dataMem/mem/m1/reg1[11]/state_reg/CLK (DFFPOSX1)
                                                          0.00       1.00 r
  library setup time                                     -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


1
