/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [16:0] _00_;
  wire [8:0] _01_;
  wire [30:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [18:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_32z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_94z;
  wire [4:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  reg [6:0] celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _02_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_1z[5:2], celloutsig_0_7z, celloutsig_0_22z };
  assign _01_[8:3] = _02_;
  reg [3:0] _03_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _03_ <= 4'h0;
    else _03_ <= { celloutsig_0_8z, celloutsig_0_0z[9], celloutsig_0_7z, celloutsig_0_15z };
  assign { _00_[16], celloutsig_0_28z[3:1] } = _03_;
  assign celloutsig_0_15z = ~(1'h1 & in_data[37]);
  assign celloutsig_0_6z = in_data[90] | ~(celloutsig_0_0z[21]);
  assign celloutsig_0_7z = celloutsig_0_6z | ~(1'h0);
  assign celloutsig_1_6z = in_data[154] | celloutsig_1_2z;
  assign celloutsig_1_17z = celloutsig_1_7z[3] | celloutsig_1_15z[8];
  assign celloutsig_1_15z = { celloutsig_1_9z[6:2], celloutsig_1_7z } / { 1'h1, celloutsig_1_1z[1], celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_8z[4:0] / { 1'h1, celloutsig_1_1z[4:2], celloutsig_1_13z };
  assign celloutsig_0_42z = celloutsig_0_0z[27:25] / { 1'h1, celloutsig_0_0z[28:27] };
  assign celloutsig_1_2z = { celloutsig_1_0z[3:0], celloutsig_1_0z } > in_data[122:114];
  assign celloutsig_1_3z = { celloutsig_1_1z[4:0], celloutsig_1_2z, celloutsig_1_0z } <= { celloutsig_1_1z[2], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_10z[2:0], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z } <= { celloutsig_1_10z[6:1], celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_1_13z = celloutsig_1_10z[9:1] <= { celloutsig_1_1z[2:0], celloutsig_1_7z };
  assign celloutsig_0_22z = { celloutsig_0_0z[17], celloutsig_0_11z[5], 9'h000, celloutsig_0_0z[9], celloutsig_0_7z, 1'h0 } <= { 7'h00, celloutsig_0_1z };
  assign celloutsig_0_8z = in_data[93:91] < celloutsig_0_1z[6:4];
  assign celloutsig_1_7z = { celloutsig_1_4z[0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } % { 1'h1, celloutsig_1_4z[1:0], celloutsig_1_4z[2:1], in_data[96] };
  assign celloutsig_1_8z = in_data[147:139] * { celloutsig_1_7z[1:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_4z = { in_data[152], celloutsig_1_2z, celloutsig_1_2z } | { in_data[178:177], celloutsig_1_3z };
  assign celloutsig_0_94z = celloutsig_0_42z >> celloutsig_0_32z[10:8];
  assign celloutsig_1_0z = in_data[149:145] >>> in_data[166:162];
  assign celloutsig_1_1z = { in_data[137], celloutsig_1_0z } >>> in_data[128:123];
  assign celloutsig_1_5z = { in_data[137:127], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } >>> { celloutsig_1_1z[4:1], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_5z[8:7], celloutsig_1_4z, celloutsig_1_17z } >>> { celloutsig_1_15z[7:5], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[50:20] ~^ in_data[60:30];
  assign celloutsig_0_1z = celloutsig_0_0z[12:6] ~^ celloutsig_0_0z[16:10];
  assign celloutsig_1_10z = { celloutsig_1_1z[4:0], celloutsig_1_1z } ^ { celloutsig_1_9z[6:4], celloutsig_1_3z, celloutsig_1_9z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 7'h00;
    else if (clkin_data[160]) celloutsig_1_9z = { celloutsig_1_1z[0], celloutsig_1_7z };
  assign celloutsig_0_32z[8] = ~ _01_[7];
  assign celloutsig_0_32z[9] = ~ _01_[8];
  assign celloutsig_0_32z[10] = ~ celloutsig_0_28z[1];
  assign { celloutsig_0_11z[5:4], celloutsig_0_11z[1:0] } = { celloutsig_0_0z[16:15], celloutsig_0_0z[12:11] } | { in_data[8:7], celloutsig_0_7z, celloutsig_0_8z };
  assign _00_[15:0] = { 13'h0000, celloutsig_0_28z[3:1] };
  assign _01_[2:0] = 3'h0;
  assign { celloutsig_0_11z[10:6], celloutsig_0_11z[3:2] } = { 4'hf, celloutsig_0_0z[17], celloutsig_0_0z[14:13] };
  assign { celloutsig_0_28z[18], celloutsig_0_28z[9:4] } = 7'h40;
  assign { out_data[133:128], out_data[100:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, 1'h0, celloutsig_0_94z };
endmodule
