#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Feb 15 18:04:39 2025
# Process ID         : 8250
# Current directory  : /home/dtorres/Documents/work/PID_maze_navigator
# Command line       : vivado
# Log file           : /home/dtorres/Documents/work/PID_maze_navigator/vivado.log
# Journal file       : /home/dtorres/Documents/work/PID_maze_navigator/vivado.jou
# Running On         : dtorres-MS-7D46
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency      : 3852.315 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16619 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20914 MB
# Available Virtual  : 16592 MB
#-----------------------------------------------------------
start_gui
open_project /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tachometer_interface_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tachometer_interface_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj tachometer_interface_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/src/tachometer_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tachometer_interface
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dtorres/Documents/work/PID_maze_navigator/sim/tachometer_interface_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tachometer_interface_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tachometer_interface_tb_behav xil_defaultlib.tachometer_interface_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tachometer_interface_tb_behav xil_defaultlib.tachometer_interface_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 21 differs from formal bit length 26 for port 'actual_rpm_out' [/home/dtorres/Documents/work/PID_maze_navigator/sim/tachometer_interface_tb.sv:14]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tachometer_interface
Compiling module xil_defaultlib.tachometer_interface_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tachometer_interface_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/pwm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tachometer_interface_tb_behav -key {Behavioral:sim_1:Functional:tachometer_interface_tb} -tclbatch {tachometer_interface_tb.tcl} -view {/home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/tachometer_interface_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/dtorres/Documents/work/PID_maze_navigator/vivado/pwm/tachometer_interface_tb_behav.wcfg
source tachometer_interface_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run all
$finish called at time : 10015200 ns : File "/home/dtorres/Documents/work/PID_maze_navigator/sim/tachometer_interface_tb.sv" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tachometer_interface_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for all
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7800.645 ; gain = 96.090 ; free physical = 6165 ; free virtual = 14976
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 15 22:32:09 2025...
