--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.185 ns
From           : qd
To             : control:inst1|shixu:inst|fstate.idle
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 31.253 ns
From           : CPU:inst6|aluBus:inst|dr2[1]
To             : dataBus[7]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.529 ns
From           : dataBus[2]
To             : q_e
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 2.526 ns
From           : dataBus[5]
To             : CPU:inst6|memories:inst1|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_m1a1:auto_generated|ram_block1a0~porta_datain_reg5
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 50.47 MHz ( period = 19.812 ns )
From           : CPU:inst6|aluBus:inst|dr2[1]
To             : CPU:inst6|aluBus:inst|dr1[7]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'showClk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : showOut:inst5|74161:inst4|f74161:sub|9
To             : showOut:inst5|inst3
From Clock     : showClk
To Clock       : showClk
Failed Paths   : 0

Type           : Clock Setup: 'cdu_en'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : getData:inst2|74161:inst1|f74161:sub|99
To             : getData:inst2|74161:inst1|f74161:sub|110
From Clock     : cdu_en
To Clock       : cdu_en
Failed Paths   : 0

Type           : Clock Setup: 'cdu_clk'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : getData:inst2|74161:inst1|f74161:sub|99
To             : getData:inst2|74161:inst1|f74161:sub|110
From Clock     : cdu_clk
To Clock       : cdu_clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : control:inst1|shixu:inst|fstate.idle
To             : control:inst1|shixu:inst|fstate.st1
From Clock     : clk
To Clock       : clk
Failed Paths   : 2

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 2

--------------------------------------------------------------------------------------

