T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_3 = V_4 ;\r\nF_2 ( V_5 ) ;\r\nif ( ! V_2 -> V_6 ) {\r\nif ( ( V_2 -> V_7 & V_8 ) ==\r\nV_9 ) {\r\nV_2 -> V_6 =\r\nF_3 ( V_2 -> V_10 ,\r\nV_2 -> V_11 ) ;\r\n}\r\nif ( ! V_2 -> V_6 ) {\r\nF_4 ( V_12 ) ;\r\n}\r\n}\r\nV_3 =\r\nF_5 ( V_2 -> V_6 , V_2 -> V_11 ) ;\r\nF_4 ( V_3 ) ;\r\n}\r\nT_1\r\nF_6 ( struct V_1 * V_2 , T_2 * V_13 )\r\n{\r\nT_2 V_14 ;\r\nT_1 V_3 = V_4 ;\r\nF_2 ( V_15 ) ;\r\nif ( ! V_2 -> V_6 ) {\r\nV_3 = F_1 ( V_2 ) ;\r\nif ( F_7 ( V_3 ) || ! V_2 -> V_6 ) {\r\nF_4 ( V_3 ) ;\r\n}\r\n}\r\nif ( ( V_2 -> V_6 -> V_16 [ 0 ] != 0x00 ) &&\r\n( ! F_8 ( V_2 -> V_6 -> V_16 , V_17 ) )\r\n&& ( F_9 ( V_2 -> V_6 -> V_16 , L_1 , 3 ) ) ) {\r\nF_10 ( ( V_18 ,\r\nL_2\r\nL_3 ,\r\nF_11 ( V_2 -> V_6 ->\r\nV_16 ) ?\r\nV_2 -> V_6 -> V_16 : L_4 ,\r\n* ( T_2 * ) V_2 -> V_6 -> V_16 ) ) ;\r\nF_4 ( V_19 ) ;\r\n}\r\n( void ) F_12 ( V_20 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_21 . V_22 ; ++ V_14 ) {\r\nif ( ! V_21 . V_23 [ V_14 ] . V_6 ) {\r\nV_3 =\r\nF_1 ( & V_21 .\r\nV_23 [ V_14 ] ) ;\r\nif ( F_7 ( V_3 )\r\n|| ! V_21 . V_23 [ V_14 ] . V_6 ) {\r\ncontinue;\r\n}\r\n}\r\nif ( V_2 -> V_11 !=\r\nV_21 . V_23 [ V_14 ] . V_11 ) {\r\ncontinue;\r\n}\r\nif ( F_13 ( V_2 -> V_6 ,\r\nV_21 . V_23 [ V_14 ] . V_6 ,\r\nV_21 . V_23 [ V_14 ] . V_11 ) ) {\r\ncontinue;\r\n}\r\nF_14 ( V_2 ) ;\r\n* V_13 = V_14 ;\r\nif ( V_21 . V_23 [ V_14 ] .\r\nV_7 & V_24 ) {\r\nV_3 = V_25 ;\r\ngoto V_26;\r\n} else {\r\nV_2 -> V_6 =\r\nV_21 . V_23 [ V_14 ] . V_6 ;\r\nV_2 -> V_10 =\r\nV_21 . V_23 [ V_14 ] . V_10 ;\r\nV_3 = V_4 ;\r\ngoto V_27;\r\n}\r\n}\r\n( void ) F_15 ( V_2 -> V_6 , V_2 ) ;\r\nV_3 = F_16 ( V_2 -> V_10 , V_2 -> V_6 ,\r\nV_2 -> V_11 , V_2 -> V_7 ,\r\nV_13 ) ;\r\nif ( F_7 ( V_3 ) ) {\r\ngoto V_26;\r\n}\r\nV_27:\r\nF_17 ( V_2 -> V_10 , V_2 -> V_6 ) ;\r\nV_26:\r\n( void ) F_18 ( V_20 ) ;\r\nF_4 ( V_3 ) ;\r\n}\r\nstruct V_28 * F_15 ( struct V_28\r\n* V_29 ,\r\nstruct V_1\r\n* V_2 )\r\n{\r\nT_1 V_3 ;\r\nstruct V_28 * V_30 = NULL ;\r\nT_3 V_31 = 0 ;\r\nT_2 V_32 = 0 ;\r\nT_4 V_33 ;\r\nchar * V_34 ;\r\nV_3 = F_19 ( V_29 , & V_30 ) ;\r\nif ( F_20 ( V_3 ) && V_30 ) {\r\nV_31 = F_21 ( V_30 ) ;\r\nV_32 = V_30 -> V_11 ;\r\nV_33 = V_35 ;\r\nV_34 = L_5 ;\r\ngoto V_36;\r\n}\r\nV_3 = F_22 ( V_29 ,\r\n& V_31 ,\r\n& V_32 ) ;\r\nif ( F_20 ( V_3 ) && V_31 && V_32 ) {\r\nV_30 = F_3 ( V_31 , V_32 ) ;\r\nif ( ! V_30 ) {\r\nF_23 ( ( V_18 , V_12 ,\r\nL_6 ,\r\nV_29 -> V_16 ,\r\nF_24 ( void ,\r\nV_2 -> V_10 ) ) ) ;\r\nreturn ( NULL ) ;\r\n}\r\nV_34 = L_7 ;\r\nV_33 = V_9 ;\r\ngoto V_36;\r\n}\r\nreturn ( NULL ) ;\r\nV_36:\r\nF_25 ( ( V_18 ,\r\nL_8 ,\r\nV_29 -> V_16 ,\r\nF_24 ( void , V_2 -> V_10 ) ,\r\nV_34 , V_30 ) ) ;\r\nF_14 ( V_2 ) ;\r\nV_2 -> V_10 = V_31 ;\r\nV_2 -> V_6 = V_30 ;\r\nV_2 -> V_11 = V_32 ;\r\nV_2 -> V_7 = V_33 ;\r\nreturn ( V_30 ) ;\r\n}\r\nT_1 F_26 ( void )\r\n{\r\nstruct V_1 * V_23 ;\r\nT_2 V_37 ;\r\nF_2 ( V_38 ) ;\r\nif ( ! ( V_21 . V_7 & V_39 ) ) {\r\nF_27 ( ( V_18 ,\r\nL_9 ) ) ;\r\nF_4 ( V_40 ) ;\r\n}\r\nif ( V_21 . V_7 & V_41 ) {\r\nV_37 = V_21 . V_42 ;\r\n} else {\r\nV_37 = V_21 . V_22 ;\r\n}\r\nV_23 = F_28 ( ( ( V_43 ) V_37 +\r\nV_44 ) *\r\nsizeof( struct V_1 ) ) ;\r\nif ( ! V_23 ) {\r\nF_27 ( ( V_18 ,\r\nL_10 ) ) ;\r\nF_4 ( V_12 ) ;\r\n}\r\nif ( V_21 . V_23 ) {\r\nF_29 ( V_23 , V_21 . V_23 ,\r\n( V_43 ) V_37 *\r\nsizeof( struct V_1 ) ) ;\r\nif ( V_21 . V_7 & V_41 ) {\r\nF_30 ( V_21 . V_23 ) ;\r\n}\r\n}\r\nV_21 . V_23 = V_23 ;\r\nV_21 . V_42 =\r\nV_37 + V_44 ;\r\nV_21 . V_7 |= V_41 ;\r\nF_4 ( V_4 ) ;\r\n}\r\nT_1\r\nF_16 ( T_3 V_10 ,\r\nstruct V_28 * V_45 ,\r\nT_2 V_11 , T_4 V_7 , T_2 * V_13 )\r\n{\r\nT_1 V_3 ;\r\nstruct V_1 * V_30 ;\r\nif ( V_21 . V_22 >=\r\nV_21 . V_42 ) {\r\nV_3 = F_26 () ;\r\nif ( F_7 ( V_3 ) ) {\r\nreturn ( V_3 ) ;\r\n}\r\n}\r\nV_30 =\r\n& V_21 . V_23 [ V_21 .\r\nV_22 ] ;\r\nV_30 -> V_10 = V_10 ;\r\nV_30 -> V_6 = V_45 ;\r\nV_30 -> V_11 = V_11 ;\r\nV_30 -> V_46 = 0 ;\r\nV_30 -> V_7 = V_7 ;\r\nF_31 ( & V_30 -> V_16 , V_45 -> V_16 ) ;\r\n* V_13 = V_21 . V_22 ;\r\nV_21 . V_22 ++ ;\r\nreturn ( V_4 ) ;\r\n}\r\nvoid F_14 ( struct V_1 * V_2 )\r\n{\r\nif ( ! V_2 -> V_6 ) {\r\nreturn;\r\n}\r\nswitch ( V_2 -> V_7 & V_8 ) {\r\ncase V_9 :\r\nF_32 ( V_2 -> V_6 , V_2 -> V_11 ) ;\r\nbreak;\r\ncase V_47 :\r\nF_30 ( V_2 -> V_6 ) ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nV_2 -> V_6 = NULL ;\r\n}\r\nvoid F_33 ( void )\r\n{\r\nT_2 V_14 ;\r\nF_2 ( V_48 ) ;\r\n( void ) F_12 ( V_20 ) ;\r\nfor ( V_14 = 0 ; V_14 < V_21 . V_22 ; V_14 ++ ) {\r\nF_14 ( & V_21 . V_23 [ V_14 ] ) ;\r\n}\r\nif ( V_21 . V_7 & V_41 ) {\r\nF_30 ( V_21 . V_23 ) ;\r\n}\r\nV_21 . V_23 = NULL ;\r\nV_21 . V_7 = 0 ;\r\nV_21 . V_22 = 0 ;\r\nF_34 ( ( V_49 , L_11 ) ) ;\r\n( void ) F_18 ( V_20 ) ;\r\nV_50 ;\r\n}\r\nT_1 F_35 ( T_2 V_13 )\r\n{\r\nT_5 V_46 ;\r\nT_1 V_3 ;\r\nF_2 ( V_51 ) ;\r\nV_3 = F_12 ( V_20 ) ;\r\nif ( F_7 ( V_3 ) ) {\r\nF_4 ( V_3 ) ;\r\n}\r\nif ( V_13 >= V_21 . V_22 ) {\r\n( void ) F_18 ( V_20 ) ;\r\nF_4 ( V_52 ) ;\r\n}\r\nV_46 = V_21 . V_23 [ V_13 ] . V_46 ;\r\n( void ) F_18 ( V_20 ) ;\r\n( void ) F_18 ( V_53 ) ;\r\nV_3 = F_36 ( & V_54 ) ;\r\nF_37 ( V_46 ) ;\r\nif ( F_7 ( V_3 ) ) {\r\nF_4 ( V_3 ) ;\r\n}\r\nF_38 ( & V_54 ) ;\r\nV_3 = F_12 ( V_53 ) ;\r\nF_4 ( V_3 ) ;\r\n}\r\nT_1 F_39 ( T_2 V_13 )\r\n{\r\nT_1 V_3 = V_55 ;\r\nF_2 ( V_56 ) ;\r\n( void ) F_12 ( V_20 ) ;\r\nif ( V_13 < V_21 . V_22 ) {\r\nV_3 = F_40\r\n( & ( V_21 . V_23 [ V_13 ] . V_46 ) ) ;\r\n}\r\n( void ) F_18 ( V_20 ) ;\r\nF_4 ( V_3 ) ;\r\n}\r\nT_1 F_41 ( T_2 V_13 )\r\n{\r\nT_1 V_3 = V_55 ;\r\nF_2 ( V_57 ) ;\r\n( void ) F_12 ( V_20 ) ;\r\nif ( V_13 < V_21 . V_22 ) {\r\nF_42 ( &\r\n( V_21 .\r\nV_23 [ V_13 ] . V_46 ) ) ;\r\nV_3 = V_4 ;\r\n}\r\n( void ) F_18 ( V_20 ) ;\r\nF_4 ( V_3 ) ;\r\n}\r\nT_1 F_43 ( T_2 V_13 , T_5 * V_46 )\r\n{\r\nT_1 V_3 = V_55 ;\r\nF_2 ( V_58 ) ;\r\n( void ) F_12 ( V_20 ) ;\r\nif ( V_13 < V_21 . V_22 ) {\r\n* V_46 =\r\nV_21 . V_23 [ V_13 ] . V_46 ;\r\nV_3 = V_4 ;\r\n}\r\n( void ) F_18 ( V_20 ) ;\r\nF_4 ( V_3 ) ;\r\n}\r\nT_4 F_44 ( T_2 V_13 )\r\n{\r\nT_4 V_59 = FALSE ;\r\n( void ) F_12 ( V_20 ) ;\r\nif ( V_13 < V_21 . V_22 ) {\r\nV_59 = ( T_4 )\r\n( V_21 . V_23 [ V_13 ] . V_7 &\r\nV_24 ) ;\r\n}\r\n( void ) F_18 ( V_20 ) ;\r\nreturn ( V_59 ) ;\r\n}\r\nvoid F_45 ( T_2 V_13 , T_4 V_59 )\r\n{\r\n( void ) F_12 ( V_20 ) ;\r\nif ( V_13 < V_21 . V_22 ) {\r\nif ( V_59 ) {\r\nV_21 . V_23 [ V_13 ] . V_7 |=\r\nV_24 ;\r\n} else {\r\nV_21 . V_23 [ V_13 ] . V_7 &=\r\n~ V_24 ;\r\n}\r\n}\r\n( void ) F_18 ( V_20 ) ;\r\n}
