// Seed: 563764121
module module_0 ();
  logic [-1 : 1] id_1;
  wire id_2;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd83
) (
    input  wand  id_0,
    output uwire id_1,
    input  tri1  id_2,
    input  wand  _id_3,
    output wor   id_4,
    output tri1  id_5
);
  wire [-1  *  -1 'b0 : (  -1  ==?  id_3  )] id_7;
  logic [7:0] id_8, id_9;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    begin : LABEL_1
    end
    id_9[1] <= id_9 ? -1 : -1;
  end
endmodule
