#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Oct  1 23:24:06 2025
# Process ID         : 39444
# Current directory  : C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent35320 C:\Users\Junta\works\FPGA\UART_rxtx_tutorial\UART_controller-master\UART_controller.xpr
# Log file           : C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/vivado.log
# Journal file       : C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master\vivado.jou
# Running On         : DESKTOP-PDHDT3A
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 7600 6-Core Processor              
# CPU Frequency      : 3800 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 33973 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36121 MB
# Available Virtual  : 21094 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/UART_controller.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/UART_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/UART_controller.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Junta/works/FPGA/UART_rxtx_tutorial/UART_controller-master/UART_controller.runs/impl_1/UART_controller.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
