Started by upstream project "[8mha:AAAArR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAyZEgYl/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKAkAM+MMGXXAAAA[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAsB+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzmEgZV/az8JP2M8vjiyrz45Pyc/OLi0uL4tAqjeEMDg/T4TKCkobEZAHMwAV7aAAAA[0m136
originally caused by:
 Started by an SCM change
[EnvInject] - Loading node environment variables.
Building remotely on [8mha:AAAAoR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzuEgZR/eT83ILSktQi/bSC9ETdzNwCXQNDAHWyaWfKAAAA[0mfpga-imp-01 (x86_64 Linux CentOS6.5 Vivado) in workspace /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
Using remote perforce client: hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 workspace -o hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
Clear workspace includes .repository ...
Wiping workspace...
Wiped workspace.
Clean complete, took 3 ms
Last build changeset: 702817
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 changes -s submitted -m 1 //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s changes -s submitted //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@702818,@703130
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 703130
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -G where //...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 702854
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s users tableuser
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 user -o tableuser
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s users ASu
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 user -o ASu
Sync'ing workspace to changelist 703130 (forcing sync of unchanged files).
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s sync -f //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@703130
Sync complete, took 30087 ms
Run condition [File exists] enabling prebuild for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]
Run condition [File exists] enabling prebuild for step [BuilderChain]
Run condition [Files match] enabling prebuild for step [BuilderChain]
Run condition [Current build status] enabling prebuild for step [BuilderChain]
Deleting old artifacts from #13
No emails were triggered.
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGhqb6QMAVrkrJasAAAA=[0m136
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGhqb6QMAVrkrJasAAAA=[0m136
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson2802681399012473845.sh
+ p4 revert //...
//... - file(s) not opened on this client.
+ export LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/settings64.sh
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/.settings64-Vivado.sh
+++ XILINX_VIVADO=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3
+++ '[' -n /opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+++ '[' -n '' ']'
+++ LD_LIBRARY_PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/lib/lnx64.o
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/.settings64-Vivado_High_Level_Synthesis.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/.settings64-Software_Development_Kit.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/DocNav/.settings64-DocNav.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/DocNav:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+ echo 'Derive FPGA image version/datecode'
Derive FPGA image version/datecode
+++ expr 15 % 100
++ printf %02d 15
+ VER=15
++ date +%m%d%y
+ DATECODE=101414
+ VER_DATECODE=15101414
++ cat /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt
+ LAST_CHANGE=703245
+ '[' 703130 -gt 703245 ']'
+ echo 'Update VERSION_ColossusFX2_BLADE100G.v'
Update VERSION_ColossusFX2_BLADE100G.v
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
+ sed -i 's/^parameter /\/\/parameter /g' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '1i //Includes up to Changelist 703245' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '2i parameter FPGA_VERSION =  8'\''h15;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '3i parameter DATE_CODE    =  24'\''h101414;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '4i \ ' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
++ printf 'Description: Colossus FX2 100G I/O Board version 15101414.  Includes up to Changelist 703245.\nChange Type: Proto\nChange #: none\n'
+ DESCRIPTION='Description: Colossus FX2 100G I/O Board version 15101414.  Includes up to Changelist 703245.
Change Type: Proto
Change #: none'
+ echo 'Start implementation'
Start implementation
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
+ chmod u+w ./VivadoBlade_14_3.xpr ./VivadoBlade.xpr
+ echo 15101414
+ echo 'open_project VivadoBlade_14_3.xpr'
+ echo 'set_param general.maxThreads 4'
+ echo 'reset_run impl_2'
+ echo 'launch_runs impl_2'
+ echo 'wait_on_run impl_2'
+ echo 'open_run impl_2'
+ echo 'set_property BITSTREAM.CONFIG.USR_ACCESS 15101414 [current_design]'
+ echo 'write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim'
+ echo 'write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true'
+ echo 'write_sdf -force colossus_iob_imp_timesim.sdf'
+ echo 'archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-15.zip -force -include_config_settings'
+ echo 'write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit'
+ echo close_project
+ echo exit
+ vivado -mode batch -source ./myImp.tcl

****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ./myImp.tcl
# open_project VivadoBlade_14_3.xpr
INFO: [Project 1-313] Project file moved from '/net/storage_cal_ci/general/Development/Hardware/FPGA/Workspaces/4asu/Colossus/FPGA/fx2/VivadoBlade' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
# set_param general.maxThreads 4
# reset_run impl_2
# launch_runs impl_2
[Tue Oct 14 22:42:20 2014] Launched impl_2...
Run output will be captured here: /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/runme.log
# wait_on_run impl_2
[Tue Oct 14 22:42:20 2014] Waiting for impl_2 to finish...

*** Running vivado
    with args -log ColossusFX2_BLADE100G.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ColossusFX2_BLADE100G.tcl -notrace


****** Vivado v2014.3 (64-bit)
  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014
  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ColossusFX2_BLADE100G.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
Finished Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM16Kx2_col/DPRAM16Kx2_col.dcp' for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256/TDP256x256.dcp' for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_4Kx32Rd64/TDPRAM_4Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16Kx32_RdDelay2/TDP16Kx32_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x32/TDP256x32.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16x36/TDP16x36.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256_RdDelay2/TDP256x256_RdDelay2.dcp' for cell 'GAF1/GM/SDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp1kx256/dp1kx256.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp256x128_256/dp256x128_256.dcp' for cell 'pcie_i/pcie_tx/rbuf_ff1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x16_RdDelay2/TDP256x16_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/adc_wiz_3_0/adc_wiz_3_0.dcp' for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFO256x32/DCFIFO256x32.dcp' for cell 'GAF1/GM/SSM100/C_IFGFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFOFWFT64x192/DCFIFOFWFT64x192.dcp' for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP32Kx32Rd512_r/TDP32Kx32Rd512_r.dcp' for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/SDP16Kx72/SDP16Kx72.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx36/TDPRAM_16Kx36.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64_RdDelay2/TDPRAM_16Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58/TDPRAM_16Kx58.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58_RdDelay2/TDPRAM_16Kx58_RdDelay2.dcp' for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64_RdDelay2/TDPRAM_8Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp512x256_2clk/dp512x256_2clk.dcp' for cell 'pcie_i/pcie_rx/txd_ff_p1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64/TDPRAM_8Kx32Rd64.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dpram_1Kx36Rd144/dpram_1Kx36Rd144.dcp' for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 378844 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 73 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
get_clocks: Time (s): cpu = 00:01:36 ; elapsed = 00:00:46 . Memory (MB): peak = 3900.242 ; gain = 1072.871 ; free physical = 25516 ; free virtual = 31637
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_43_RNIKON2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_44_1_RNI561B' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_rx/trnrx_desc_ff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:59]
set_max_delay: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4193.133 ; gain = 0.000 ; free physical = 25315 ; free virtual = 31435
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_tx/maint_rdff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:61]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0' from the checkpoint. [c:/Junk/FX2_IP/IP_Vivado/DCFIFOFWFT16x50/DCFIFOFWFT16x50/DCFIFOFWFT16x50_clocks.xdc:63]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-3524-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Opt 31-138] Pushed 3 inverter(s) to 20 load pin(s).
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336813 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8996 instances
  BUF => LUT1: 7 instances
  FD => FDRE: 96831 instances
  FDC => FDCE: 7449 instances
  FDC_1 => FDCE (inverted pins: C): 10 instances
  FDE => FDRE: 36209 instances
  FDE_1 => FDRE (inverted pins: C): 16 instances
  FDP => FDPE: 532 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances
  FDR => FDRE: 72193 instances
  FDRE_1 => FDRE (inverted pins: C): 8 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 3 instances
  FDS => FDSE: 1693 instances
  FD_1 => FDRE (inverted pins: C): 39 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 326 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  LUT1_L => LUT1: 4688 instances
  LUT2_L => LUT2: 9746 instances
  LUT3_L => LUT3: 16348 instances
  LUT4_L => LUT4: 8538 instances
  LUT5_L => LUT5: 20091 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 768 instances
  LUT6_L => LUT6: 44891 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4752 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 179 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 483 instances
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 74 instances
  SRLC32E => SRL16E: 1080 instances

link_design: Time (s): cpu = 00:06:10 ; elapsed = 00:05:07 . Memory (MB): peak = 4193.133 ; gain = 3265.816 ; free physical = 25349 ; free virtual = 31432
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4196.145 ; gain = 0.000 ; free physical = 25345 ; free virtual = 31427

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 16 inverter(s) to 429 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Phase 1 Retarget | Checksum: 246427106

Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 4196.145 ; gain = 0.000 ; free physical = 25345 ; free virtual = 31428

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 14 load pin(s).
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 6520 cells.
Phase 2 Constant Propagation | Checksum: 171b879a9

Time (s): cpu = 00:01:24 ; elapsed = 00:01:24 . Memory (MB): peak = 4196.145 ; gain = 0.000 ; free physical = 25342 ; free virtual = 31425

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 63449 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 26695 unconnected cells.
Phase 3 Sweep | Checksum: 1dc555f6b

Time (s): cpu = 00:02:17 ; elapsed = 00:02:17 . Memory (MB): peak = 4196.145 ; gain = 0.000 ; free physical = 25342 ; free virtual = 31424

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 157bdb526

Time (s): cpu = 00:02:45 ; elapsed = 00:02:45 . Memory (MB): peak = 4196.145 ; gain = 0.000 ; free physical = 25341 ; free virtual = 31424

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 317 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 5 Sweep | Checksum: f10d98be

Time (s): cpu = 00:03:13 ; elapsed = 00:03:13 . Memory (MB): peak = 4196.145 ; gain = 0.000 ; free physical = 25341 ; free virtual = 31424
Ending Logic Optimization Task | Checksum: f10d98be

Time (s): cpu = 00:03:16 ; elapsed = 00:03:16 . Memory (MB): peak = 4196.145 ; gain = 0.000 ; free physical = 25342 ; free virtual = 31424
Implement Debug Cores | Checksum: 1f9e4aabf
Logic Optimization | Checksum: 1f9e4aabf

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 62 BRAM(s) out of a total of 992 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 316 newly gated: 406 Total Ports: 1984
Ending PowerOpt Patch Enables Task | Checksum: c47f1f58

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6020.934 ; gain = 0.000 ; free physical = 24725 ; free virtual = 30808
Ending Power Optimization Task | Checksum: c47f1f58

Time (s): cpu = 00:02:55 ; elapsed = 00:02:59 . Memory (MB): peak = 6020.934 ; gain = 1824.789 ; free physical = 24725 ; free virtual = 30808
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:47 ; elapsed = 00:06:36 . Memory (MB): peak = 6020.934 ; gain = 1827.801 ; free physical = 24725 ; free virtual = 30808
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 6040.941 ; gain = 0.000 ; free physical = 24702 ; free virtual = 30791
write_checkpoint: Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 6040.945 ; gain = 20.012 ; free physical = 24664 ; free virtual = 30789
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_opted.rpt.
report_drc: Time (s): cpu = 00:01:34 ; elapsed = 00:00:51 . Memory (MB): peak = 6040.945 ; gain = 0.000 ; free physical = 24653 ; free virtual = 30778
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/remove_cores_DONT_TOUCH.tcl
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: c284666a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6042.945 ; gain = 0.000 ; free physical = 24655 ; free virtual = 30780

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6042.945 ; gain = 0.000 ; free physical = 24655 ; free virtual = 30780
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 19 inverter(s) to 19 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.74 . Memory (MB): peak = 6042.945 ; gain = 0.000 ; free physical = 24655 ; free virtual = 30780

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: b21586cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 6042.945 ; gain = 0.000 ; free physical = 24655 ; free virtual = 30780
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_43_RNIKON2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_44_1_RNI561B' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: b21586cd

Time (s): cpu = 00:05:10 ; elapsed = 00:04:10 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 24477 ; free virtual = 30603

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: b21586cd

Time (s): cpu = 00:05:13 ; elapsed = 00:04:14 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 24477 ; free virtual = 30603

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 0a97c508

Time (s): cpu = 00:05:13 ; elapsed = 00:04:14 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 24477 ; free virtual = 30603
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10444c760

Time (s): cpu = 00:05:14 ; elapsed = 00:04:14 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 24477 ; free virtual = 30603

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 1b4f58d19

Time (s): cpu = 00:05:41 ; elapsed = 00:04:39 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 23924 ; free virtual = 30049
Phase 2.1.2.1 Place Init Design | Checksum: 16b2cc794

Time (s): cpu = 00:12:39 ; elapsed = 00:07:09 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 23924 ; free virtual = 30049
Phase 2.1.2 Build Placer Netlist Model | Checksum: 16b2cc794

Time (s): cpu = 00:12:40 ; elapsed = 00:07:10 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 23924 ; free virtual = 30049

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 16b2cc794

Time (s): cpu = 00:12:41 ; elapsed = 00:07:11 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 23924 ; free virtual = 30049
Phase 2.1.3 Constrain Clocks/Macros | Checksum: 16b2cc794

Time (s): cpu = 00:12:42 ; elapsed = 00:07:12 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 23924 ; free virtual = 30049
Phase 2.1 Placer Initialization Core | Checksum: 16b2cc794

Time (s): cpu = 00:12:42 ; elapsed = 00:07:13 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 23924 ; free virtual = 30049
Phase 2 Placer Initialization | Checksum: 16b2cc794

Time (s): cpu = 00:12:43 ; elapsed = 00:07:13 . Memory (MB): peak = 6070.953 ; gain = 28.008 ; free physical = 23924 ; free virtual = 30049

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1cc4b2808

Time (s): cpu = 00:38:46 ; elapsed = 00:20:02 . Memory (MB): peak = 6110.969 ; gain = 68.023 ; free physical = 20483 ; free virtual = 28274

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1cc4b2808

Time (s): cpu = 00:38:53 ; elapsed = 00:20:07 . Memory (MB): peak = 6110.969 ; gain = 68.023 ; free physical = 20473 ; free virtual = 28265

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 2d815d327

Time (s): cpu = 00:45:48 ; elapsed = 00:23:19 . Memory (MB): peak = 6110.969 ; gain = 68.023 ; free physical = 19566 ; free virtual = 27468

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 29bf57729

Time (s): cpu = 00:46:03 ; elapsed = 00:23:31 . Memory (MB): peak = 6110.969 ; gain = 68.023 ; free physical = 19056 ; free virtual = 26971

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 20a775de8

Time (s): cpu = 00:49:16 ; elapsed = 00:24:44 . Memory (MB): peak = 6110.969 ; gain = 68.023 ; free physical = 18257 ; free virtual = 26173

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 329d1d46c

Time (s): cpu = 00:49:28 ; elapsed = 00:24:55 . Memory (MB): peak = 6110.969 ; gain = 68.023 ; free physical = 18156 ; free virtual = 26071

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 2befcf202

Time (s): cpu = 01:16:04 ; elapsed = 00:34:22 . Memory (MB): peak = 6308.238 ; gain = 265.293 ; free physical = 15702 ; free virtual = 23581
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 2befcf202

Time (s): cpu = 01:16:09 ; elapsed = 00:34:27 . Memory (MB): peak = 6308.238 ; gain = 265.293 ; free physical = 15698 ; free virtual = 23577

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 2befcf202

Time (s): cpu = 01:16:20 ; elapsed = 00:34:36 . Memory (MB): peak = 6320.035 ; gain = 277.090 ; free physical = 15680 ; free virtual = 23559

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2befcf202

Time (s): cpu = 01:16:28 ; elapsed = 00:34:44 . Memory (MB): peak = 6332.035 ; gain = 289.090 ; free physical = 15655 ; free virtual = 23534

Phase 4.8 Place Remaining
Phase 4.8 Place Remaining | Checksum: 280b6703f

Time (s): cpu = 01:16:34 ; elapsed = 00:34:50 . Memory (MB): peak = 6332.035 ; gain = 289.090 ; free physical = 15654 ; free virtual = 23533

Phase 4.9 Re-assign LUT pins
Phase 4.9 Re-assign LUT pins | Checksum: 280b6703f

Time (s): cpu = 01:17:10 ; elapsed = 00:35:23 . Memory (MB): peak = 6332.035 ; gain = 289.090 ; free physical = 15645 ; free virtual = 23524
Phase 4 Detail Placement | Checksum: 280b6703f

Time (s): cpu = 01:17:15 ; elapsed = 00:35:29 . Memory (MB): peak = 6332.035 ; gain = 289.090 ; free physical = 15645 ; free virtual = 23524

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 2205ae818

Time (s): cpu = 01:17:27 ; elapsed = 00:35:37 . Memory (MB): peak = 6496.832 ; gain = 453.887 ; free physical = 15561 ; free virtual = 23440

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 2694056a1

Time (s): cpu = 01:27:04 ; elapsed = 00:42:11 . Memory (MB): peak = 6577.895 ; gain = 534.949 ; free physical = 15774 ; free virtual = 23699
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.434. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 2694056a1

Time (s): cpu = 01:27:10 ; elapsed = 00:42:16 . Memory (MB): peak = 6577.895 ; gain = 534.949 ; free physical = 15774 ; free virtual = 23699
Phase 5.2 Post Placement Optimization | Checksum: 2694056a1

Time (s): cpu = 01:27:15 ; elapsed = 00:42:21 . Memory (MB): peak = 6577.895 ; gain = 534.949 ; free physical = 15770 ; free virtual = 23695

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 2694056a1

Time (s): cpu = 01:27:20 ; elapsed = 00:42:27 . Memory (MB): peak = 6577.895 ; gain = 534.949 ; free physical = 15769 ; free virtual = 23694

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 2694056a1

Time (s): cpu = 01:27:28 ; elapsed = 00:42:34 . Memory (MB): peak = 6577.895 ; gain = 534.949 ; free physical = 15768 ; free virtual = 23693
Phase 5.4 Placer Reporting | Checksum: 2694056a1

Time (s): cpu = 01:27:33 ; elapsed = 00:42:40 . Memory (MB): peak = 6577.895 ; gain = 534.949 ; free physical = 15768 ; free virtual = 23693

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 200fd17fa

Time (s): cpu = 01:27:38 ; elapsed = 00:42:45 . Memory (MB): peak = 6577.895 ; gain = 534.949 ; free physical = 15768 ; free virtual = 23693
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 200fd17fa

Time (s): cpu = 01:27:43 ; elapsed = 00:42:50 . Memory (MB): peak = 6577.895 ; gain = 534.949 ; free physical = 15768 ; free virtual = 23693
Ending Placer Task | Checksum: 1ae2e99cf

Time (s): cpu = 01:27:44 ; elapsed = 00:42:51 . Memory (MB): peak = 6577.895 ; gain = 534.949 ; free physical = 15769 ; free virtual = 23694
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:29:05 ; elapsed = 00:43:45 . Memory (MB): peak = 6577.895 ; gain = 536.949 ; free physical = 15769 ; free virtual = 23694
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:44 ; elapsed = 00:01:02 . Memory (MB): peak = 6577.898 ; gain = 0.000 ; free physical = 15311 ; free virtual = 23681
write_checkpoint: Time (s): cpu = 00:02:10 ; elapsed = 00:01:29 . Memory (MB): peak = 6577.898 ; gain = 0.004 ; free physical = 15685 ; free virtual = 23691
report_clock_utilization: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 6577.898 ; gain = 0.000 ; free physical = 15613 ; free virtual = 23620
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 6577.898 ; gain = 0.000 ; free physical = 15476 ; free virtual = 23482
report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 6577.898 ; gain = 0.000 ; free physical = 15476 ; free virtual = 23482
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 24de6368d

Time (s): cpu = 00:05:25 ; elapsed = 00:02:20 . Memory (MB): peak = 6750.293 ; gain = 170.395 ; free physical = 15110 ; free virtual = 23120
Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:01 . Memory (MB): peak = 6750.293 ; gain = 0.000 ; free physical = 15110 ; free virtual = 23119
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.434 | TNS=-13.156 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/tf_rdreq_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/N_2900. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/m1_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/nxt_state16_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]. Replicated 8 times.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/N_1809 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_1[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_10[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_30_RNIEQPC4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/RIT5Mask/N_5548. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_7[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]. Replicated 5 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_0_1. Net driver GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNI8TSS8 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_8[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]. Replicated 8 times.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/N_717 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_1[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_2[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_19[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_7[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_4[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_5[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_1[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_tx_pause_cntr/m81_2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_18[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_20[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/RIT8Content_q36. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_3[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_3[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_7[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_4[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_2[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_1[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1[2]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_11[0]. Replicated 5 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/u_VFD4/Step_x1[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 43 nets. Created 169 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.434 | TNS=-12.503 |
Phase 2 Fanout Optimization | Checksum: ef5b1fd0

Time (s): cpu = 00:09:52 ; elapsed = 00:06:36 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15133 ; free virtual = 23143

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 67 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/O3.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_695.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1525
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ram_ena.  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_684.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1503
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[18].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_18_RNI80SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[22].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_22_RNI31SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[26].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_26_RNI71SF
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/tf_rdreq_1.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_state16_3_0_a2_RNI2B6N8
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/m1_0.  Did not re-place instance GAF1/FM/u_tx_IFG/tf_rd_sof_0_a2_1_RNIK55D7
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2900_repN_1.  Re-placed instance GAF1/FM/u_tx_IFG/IfgCntr_RNI1T0F9_1[5]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_state16_3_4.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_state16_3_0_a2_4
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNICJFC3[22]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[29].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[29]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_3107.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_12[269]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31_0_a2_0.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNIV1M81[26]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[269].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[269]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/IfgCntr[21].  Re-placed instance GAF1/FM/u_tx_IFG/IfgCntr[21]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_30_mux.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNIQB8T5[11]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/m15_e_1.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNIIGPS1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_19_RNI90SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_23_RNI41SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_27_RNI81SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[28].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_28_RNI91SF
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[28].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[28]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_state16_3.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_state16_3_0_a2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[30].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_30_RNI22SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_3088.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_12[250]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[250].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[250]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[14].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_14_RNI40SF
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[9].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[9]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_3134.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_12[296]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[296].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[296]
INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/IfgCntr[20].  Re-placed instance GAF1/FM/u_tx_IFG/IfgCntr[20]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[26].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[26]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[25].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[25]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_15_RNI50SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[19]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[18].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[18]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[29]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[28].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[28]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[20]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[26].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[26]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[25]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[22].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[22]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[23]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[31].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[30].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[30]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data_q[250].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_q[250]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data_q[296].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_q[296]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data_q[269].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_q[269]
INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.434 | TNS=-11.383 |
Phase 3 Placement Based Optimization | Checksum: 1af4aa59e

Time (s): cpu = 00:11:31 ; elapsed = 00:08:15 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15203 ; free virtual = 23212

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 2 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/O3. Rewired (signal push) GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[13] to 3 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ram_ena. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6830.090 ; gain = 0.000 ; free physical = 15210 ; free virtual = 23220
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.429 | TNS=-11.350 |
Phase 4 Rewire | Checksum: 1c0fa0671

Time (s): cpu = 00:11:43 ; elapsed = 00:08:27 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15223 ; free virtual = 23233

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 6 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/O3. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ram_ena was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.429 | TNS=-11.350 |
Phase 5 Critical Cell Optimization | Checksum: 1c52ff8af

Time (s): cpu = 00:11:59 ; elapsed = 00:08:43 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15221 ; free virtual = 23230

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/N_2900_repN_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_IFG/N_2900_repN_1. Net driver GAF1/FM/u_tx_IFG/IfgCntr_RNI1T0F9_1[5]_replica_1 was replaced.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 6 Fanout Optimization | Checksum: 1aa62ba5a

Time (s): cpu = 00:12:21 ; elapsed = 00:09:06 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15220 ; free virtual = 23229

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 42 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_695.  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1525_rewire
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/O3_repN.  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2_rewire_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[18].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_18_RNI80SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[22].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_22_RNI31SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[26].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_26_RNI71SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_19_RNI90SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ram_ena.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_684.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1503
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_23_RNI41SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_27_RNI81SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[28].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_28_RNI91SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[30].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_30_RNI22SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[14].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_14_RNI40SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_15_RNI50SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[19]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[18].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[18]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[29]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[28].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[28]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[20]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[26].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[26]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[25]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[22].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[22]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[23]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[31].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[30].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[30]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.429 | TNS=-11.204 |
Phase 7 Placement Based Optimization | Checksum: 161dcda76

Time (s): cpu = 00:13:25 ; elapsed = 00:10:09 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15307 ; free virtual = 23316

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/O3_repN. Rewired (signal push) GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addra[12] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 1 net. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.83 . Memory (MB): peak = 6830.090 ; gain = 0.000 ; free physical = 15307 ; free virtual = 23316
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.429 | TNS=-11.144 |
Phase 8 Rewire | Checksum: 19502c849

Time (s): cpu = 00:13:33 ; elapsed = 00:10:17 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15306 ; free virtual = 23316

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 9 Critical Cell Optimization | Checksum: 19502c849

Time (s): cpu = 00:13:38 ; elapsed = 00:10:22 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15306 ; free virtual = 23316

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
Phase 10 Fanout Optimization | Checksum: 19502c849

Time (s): cpu = 00:13:43 ; elapsed = 00:10:27 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15306 ; free virtual = 23316

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 41 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[18].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_18_RNI80SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[22].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_22_RNI31SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[26].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_26_RNI71SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_19_RNI90SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ram_ena.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_684.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1503
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_23_RNI41SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_27_RNI81SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[28].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_28_RNI91SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[30].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_30_RNI22SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_695.  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_1525_rewire
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[14].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_14_RNI40SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_15_RNI50SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[19]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[18].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[18]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[29]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[28].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[28]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[20]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[26].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[26]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[25]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[22].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[22]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[23]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[31].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/L_SeqNum2FP[30].  Did not re-place instance GAF1/GM/DSGM/FTGM/L_SeqNum2FP[30]
INFO: [Physopt 32-661] Optimized 0 nets.  Re-placed 0 instances.
Phase 11 Placement Based Optimization | Checksum: 1ca99e1ce

Time (s): cpu = 00:14:43 ; elapsed = 00:11:27 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15776 ; free virtual = 23785

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.77 . Memory (MB): peak = 6830.090 ; gain = 0.000 ; free physical = 15776 ; free virtual = 23785
Phase 12 Rewire | Checksum: 1ca99e1ce

Time (s): cpu = 00:14:50 ; elapsed = 00:11:34 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15775 ; free virtual = 23785

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 2 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 13 Critical Cell Optimization | Checksum: 1ca99e1ce

Time (s): cpu = 00:14:56 ; elapsed = 00:11:40 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15725 ; free virtual = 23735

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 1ca99e1ce

Time (s): cpu = 00:15:01 ; elapsed = 00:11:45 . Memory (MB): peak = 6830.090 ; gain = 250.191 ; free physical = 15725 ; free virtual = 23735

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 18 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 48 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram. 36 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 1 register was pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-541] End Pass 1. Optimized 18 cells. Created 111 new registers and deleted 228 existing registers
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.254 | TNS=-5.788 |
Phase 15 BRAM Register Optimization | Checksum: 13476756d

Time (s): cpu = 00:17:23 ; elapsed = 00:14:06 . Memory (MB): peak = 6924.102 ; gain = 344.203 ; free physical = 15764 ; free virtual = 23773

Phase 16 Shift Register Optimization
INFO: [Physopt 32-678] Pass 1: Identified 3 candidate cells for Shift Register optimization
INFO: [Physopt 32-541] End Pass 1. Optimized 3 cells. Created 3 new cells and deleted 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.254 | TNS=-5.211 |
Phase 16 Shift Register Optimization | Checksum: 2a2d7cd59

Time (s): cpu = 00:17:38 ; elapsed = 00:14:20 . Memory (MB): peak = 6924.102 ; gain = 344.203 ; free physical = 15769 ; free virtual = 23779

Phase 17 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 17 DSP Register Optimization | Checksum: 2a2d7cd59

Time (s): cpu = 00:17:43 ; elapsed = 00:14:26 . Memory (MB): peak = 6924.102 ; gain = 344.203 ; free physical = 15782 ; free virtual = 23791

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 8 candidate cells for BRAM register optimization
INFO: [Physopt 32-666] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-666] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 44 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-541] End Pass 1. Optimized 4 cells. Created 18 new registers and deleted 116 existing registers
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.254 | TNS=-5.211 |
Phase 18 BRAM Register Optimization | Checksum: 13fc92a5b

Time (s): cpu = 00:19:04 ; elapsed = 00:15:46 . Memory (MB): peak = 6924.102 ; gain = 344.203 ; free physical = 15734 ; free virtual = 23744

Phase 19 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
Phase 19 Shift Register Optimization | Checksum: 13fc92a5b

Time (s): cpu = 00:19:11 ; elapsed = 00:15:53 . Memory (MB): peak = 6924.102 ; gain = 344.203 ; free physical = 15733 ; free virtual = 23743

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-607] No candidate nets found for critical-pin optimization.
Phase 20 Critical Pin Optimization | Checksum: 13fc92a5b

Time (s): cpu = 00:19:17 ; elapsed = 00:15:59 . Memory (MB): peak = 6924.102 ; gain = 344.203 ; free physical = 15719 ; free virtual = 23728

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[8] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[9] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[10] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[11] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2_d0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[4] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[5] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[6] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[7] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_1[2] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[2] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3[2] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_4[7] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/tf_rdreq_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_IFG/m1_0. Net driver GAF1/FM/u_tx_IFG/tf_rd_sof_0_a2_1_RNIK55D7 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/nxt_state16_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg_5_i. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_IFG/u_tx_pause_cntr/m81_2. Net driver GAF1/FM/u_tx_IFG/u_tx_pause_cntr/pause_req_RNI9AB81 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/vfd_wr_cache_q2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/valid1_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/wait_ram_stats_1_sqmuxa_i. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/N_9430. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/BaseContentValidOut_2_i_a2. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/ShiftedPRBSOut_q415_i. Net driver GAF1/GM/FIM/ShiftedPRBSOut_q415_i was replaced.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_maintenance_pi/cpu_rd_data_1_sn_m14. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/un1_FillStart_q3_1_i. Net driver GAF1/GM/FIM/pausing_q3_RNI5UVO was replaced.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/all_x21_31585. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/u_fcs32_eqns_x512/valid1_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_from_cache_sn_N_13_mux. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SDBHM/CPU_FPBCValidOut_2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Net driver GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_bm.dout_i_reg[547]_i_1 was replaced.
INFO: [Physopt 32-81] Processed net pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_cpllreset. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_CHECKER0/my_ena_checked. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9344. Net driver GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9344 was replaced.
INFO: [Physopt 32-81] Processed net ddr3/ddr3_ctrl/burst_counter_ddr3[2]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0]. Net driver GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0] was replaced.
INFO: [Physopt 32-81] Processed net ddr3/ddr3_ctrl/burst_counter_ddr3[1]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_TX_TOP/i_STRIPE/i_ADAPTER/i_FIFO_0/enaout. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_TX_TOP/i_STRIPE/i_ADAPTER/i_FIFO_0/enaout was replaced.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/cnt7_RNIQV7O1[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_b4. Replicated 3 times.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_maintenance_pi/ana_ssample_rdy_1_sqmuxa. Net driver GAF1/AM/stats_maintenance_pi/ana_ssample_rdy_1_sqmuxa was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_a20. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/ena_d1_0. Replicated 3 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 24 nets. Created 41 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.254 | TNS=-4.757 |
Phase 21 Very High Fanout Optimization | Checksum: 26cf5271e

Time (s): cpu = 00:29:20 ; elapsed = 00:25:53 . Memory (MB): peak = 6924.102 ; gain = 344.203 ; free physical = 15916 ; free virtual = 23925

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 26cf5271e

Time (s): cpu = 00:29:28 ; elapsed = 00:26:01 . Memory (MB): peak = 6924.102 ; gain = 344.203 ; free physical = 15982 ; free virtual = 23992
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6924.102 ; gain = 0.000 ; free physical = 15982 ; free virtual = 23992
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.254 | TNS=-4.757 |
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Ending Physical Synthesis Task | Checksum: 2ec4c7f20

Time (s): cpu = 00:30:03 ; elapsed = 00:26:36 . Memory (MB): peak = 6924.102 ; gain = 344.203 ; free physical = 15980 ; free virtual = 23990
INFO: [Common 17-83] Releasing license: Implementation
509 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:40:05 ; elapsed = 00:30:48 . Memory (MB): peak = 6924.102 ; gain = 346.203 ; free physical = 15980 ; free virtual = 23990
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:51 ; elapsed = 00:01:06 . Memory (MB): peak = 6924.102 ; gain = 0.000 ; free physical = 15375 ; free virtual = 23829
write_checkpoint: Time (s): cpu = 00:02:17 ; elapsed = 00:01:34 . Memory (MB): peak = 6924.102 ; gain = 0.000 ; free physical = 15747 ; free virtual = 23839
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 148217704

Time (s): cpu = 00:05:07 ; elapsed = 00:03:04 . Memory (MB): peak = 7083.480 ; gain = 159.379 ; free physical = 15579 ; free virtual = 23671

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 148217704

Time (s): cpu = 00:05:20 ; elapsed = 00:03:18 . Memory (MB): peak = 7083.484 ; gain = 159.383 ; free physical = 15455 ; free virtual = 23547

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 148217704

Time (s): cpu = 00:05:23 ; elapsed = 00:03:21 . Memory (MB): peak = 7083.484 ; gain = 159.383 ; free physical = 15447 ; free virtual = 23539

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1363fe6f0

Time (s): cpu = 00:13:21 ; elapsed = 00:06:51 . Memory (MB): peak = 7308.496 ; gain = 384.395 ; free physical = 15206 ; free virtual = 23298
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.207 | TNS=-1.85  | WHS=-0.49  | THS=-2.26e+04|

Phase 2 Router Initialization | Checksum: 1946e144e

Time (s): cpu = 00:17:40 ; elapsed = 00:08:35 . Memory (MB): peak = 7367.762 ; gain = 443.660 ; free physical = 15183 ; free virtual = 23275

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1820b0c97

Time (s): cpu = 00:30:37 ; elapsed = 00:13:15 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14827 ; free virtual = 22919

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 60830
 Number of Nodes with overlaps = 4698
 Number of Nodes with overlaps = 674
 Number of Nodes with overlaps = 169
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X78Y300/BYP_BOUNCE4
Overlapping nets: 2
	reset_cpuclk100
	reset_clk195
2. INT_L_X78Y299/BYP_BOUNCE7
Overlapping nets: 2
	reset_cpuclk100
	reset_clk195
3. INT_L_X78Y300/BYP_ALT4
Overlapping nets: 2
	reset_cpuclk100
	reset_clk195
4. INT_L_X78Y299/BYP_ALT7
Overlapping nets: 2
	reset_cpuclk100
	reset_clk195
5. CLK_HROW_TOP_R_X182Y338/CLK_HROW_CK_BUFHCLK_R7
Overlapping nets: 2
	reset_cpuclk100
	reset_clk195
6. CLK_HROW_TOP_R_X182Y338/CLK_HROW_CK_HCLK_OUT_R7
Overlapping nets: 2
	reset_cpuclk100
	reset_clk195
7. CLK_HROW_TOP_R_X182Y338/CLK_HROW_CK_MUX_OUT_R7
Overlapping nets: 2
	reset_cpuclk100
	reset_clk195

 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 15

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1f3ffb18f

Time (s): cpu = 01:00:22 ; elapsed = 00:27:15 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14529 ; free virtual = 22621
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.27  | TNS=-103   | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e6f0c0f9

Time (s): cpu = 01:04:59 ; elapsed = 00:29:13 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14373 ; free virtual = 22482

Phase 4.2 Global Iteration 1

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1c2c985a5

Time (s): cpu = 01:07:11 ; elapsed = 00:29:56 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14317 ; free virtual = 22451
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.27  | TNS=-103   | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22ddc6902

Time (s): cpu = 01:11:26 ; elapsed = 00:31:44 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14255 ; free virtual = 22405

Phase 4.3 Global Iteration 2

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 1a4c4d4fc

Time (s): cpu = 01:13:38 ; elapsed = 00:32:27 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14243 ; free virtual = 22393
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.27  | TNS=-103   | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 23e7e3549

Time (s): cpu = 01:18:02 ; elapsed = 00:34:20 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14244 ; free virtual = 22393

Phase 4.4 Global Iteration 3

Phase 4.4.1 Update Timing
Phase 4.4.1 Update Timing | Checksum: 217ff74dc

Time (s): cpu = 01:20:27 ; elapsed = 00:35:07 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14220 ; free virtual = 22369
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.27  | TNS=-103   | WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1e6321991

Time (s): cpu = 01:25:04 ; elapsed = 00:37:07 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14002 ; free virtual = 22151

Phase 4.5 Global Iteration 4

Phase 4.5.1 Update Timing
Phase 4.5.1 Update Timing | Checksum: 254100ba7

Time (s): cpu = 01:27:18 ; elapsed = 00:37:50 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14002 ; free virtual = 22152
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.27  | TNS=-103   | WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 1e21e53c9

Time (s): cpu = 01:31:38 ; elapsed = 00:39:40 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 13779 ; free virtual = 21928

Phase 4.6 Global Iteration 5

Phase 4.6.1 Update Timing
Phase 4.6.1 Update Timing | Checksum: 19eb33791

Time (s): cpu = 01:33:52 ; elapsed = 00:40:23 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 13780 ; free virtual = 21930
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.27  | TNS=-103   | WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: 24a615417

Time (s): cpu = 01:38:06 ; elapsed = 00:42:09 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 13784 ; free virtual = 21934

Phase 4.7 Global Iteration 6

Phase 4.7.1 Update Timing
Phase 4.7.1 Update Timing | Checksum: 1f2d63c95

Time (s): cpu = 01:40:11 ; elapsed = 00:42:49 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 13785 ; free virtual = 21935
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.27  | TNS=-103   | WHS=N/A    | THS=N/A    |

Phase 4.7 Global Iteration 6 | Checksum: 1f07da11a

Time (s): cpu = 01:44:47 ; elapsed = 00:44:45 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 13787 ; free virtual = 21937

Phase 4.8 Global Iteration 7
 Number of Nodes with overlaps = 49865
 Number of Nodes with overlaps = 258107
 Number of Nodes with overlaps = 216586
 Number of Nodes with overlaps = 165279
 Number of Nodes with overlaps = 134437
 Number of Nodes with overlaps = 110427
 Number of Nodes with overlaps = 84885
 Number of Nodes with overlaps = 62408
 Number of Nodes with overlaps = 47303
 Number of Nodes with overlaps = 34046
 Number of Nodes with overlaps = 24209
 Number of Nodes with overlaps = 16454
 Number of Nodes with overlaps = 9906
 Number of Nodes with overlaps = 5767
 Number of Nodes with overlaps = 3731
 Number of Nodes with overlaps = 2003
 Number of Nodes with overlaps = 1194
 Number of Nodes with overlaps = 866
 Number of Nodes with overlaps = 596
 Number of Nodes with overlaps = 330
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9

Phase 4.8.1 Update Timing
Phase 4.8.1 Update Timing | Checksum: f5b1b327

Time (s): cpu = 05:04:50 ; elapsed = 02:05:33 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 13937 ; free virtual = 22087
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.81  | TNS=-5.1e+04| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 9
Phase 4.8 Global Iteration 7 | Checksum: 10b8a29f1

Time (s): cpu = 05:09:26 ; elapsed = 02:07:31 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 13731 ; free virtual = 21882

Phase 4.9 Global Iteration 8
 Number of Nodes with overlaps = 7233
 Number of Nodes with overlaps = 77817
 Number of Nodes with overlaps = 110799
 Number of Nodes with overlaps = 78327
 Number of Nodes with overlaps = 63110
 Number of Nodes with overlaps = 55067
 Number of Nodes with overlaps = 41530
 Number of Nodes with overlaps = 34879
Phase 4.9 Global Iteration 8 | Checksum: 1a7210900

Time (s): cpu = 14:30:21 ; elapsed = 06:10:24 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14894 ; free virtual = 22989
Phase 4 Rip-up And Reroute | Checksum: 1a7210900

Time (s): cpu = 14:30:22 ; elapsed = 06:10:26 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14894 ; free virtual = 22989

Phase 5 Delay CleanUp
Phase 5 Delay CleanUp | Checksum: 188b283ab

Time (s): cpu = 14:30:34 ; elapsed = 06:10:31 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14893 ; free virtual = 22988

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 188b283ab

Time (s): cpu = 14:30:36 ; elapsed = 06:10:33 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14893 ; free virtual = 22988

Phase 7 Post Hold Fix
Phase 7 Post Hold Fix | Checksum: 188b283ab

Time (s): cpu = 14:30:40 ; elapsed = 06:10:35 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14893 ; free virtual = 22989

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 16de2df84

Time (s): cpu = 14:33:22 ; elapsed = 06:11:27 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14854 ; free virtual = 22950
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.8   | TNS=-4.8e+04| WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: 16de2df84

Time (s): cpu = 14:33:24 ; elapsed = 06:11:29 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14854 ; free virtual = 22950

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.7663 %
  Global Horizontal Routing Utilization  = 24.2511 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 9

Congestion Report
North Dir 1x1 Area, Max Cong = 90.0901%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y473 -> INT_L_X32Y473
   INT_L_X16Y463 -> INT_L_X16Y463
   INT_R_X81Y420 -> INT_R_X81Y420
   INT_R_X109Y293 -> INT_R_X109Y293
   INT_L_X110Y291 -> INT_L_X110Y291
South Dir 1x1 Area, Max Cong = 96.3964%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X26Y405 -> INT_L_X26Y405
   INT_R_X23Y383 -> INT_R_X23Y383
   INT_L_X106Y366 -> INT_L_X106Y366
   INT_R_X109Y366 -> INT_R_X109Y366
   INT_L_X110Y363 -> INT_L_X110Y363
East Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X10Y461 -> INT_L_X10Y461
   INT_R_X11Y460 -> INT_R_X11Y460
   INT_R_X19Y455 -> INT_R_X19Y455
   INT_R_X19Y453 -> INT_R_X19Y453
   INT_L_X16Y449 -> INT_L_X16Y449
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X91Y492 -> INT_R_X91Y492
   INT_R_X85Y490 -> INT_R_X85Y490
   INT_L_X90Y490 -> INT_L_X90Y490
   INT_L_X88Y489 -> INT_L_X88Y489
   INT_R_X105Y489 -> INT_R_X105Y489
Phase 9 Route finalize | Checksum: 16de2df84

Time (s): cpu = 14:33:30 ; elapsed = 06:11:32 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14852 ; free virtual = 22948

Phase 10 Verifying routed nets
CRITICAL WARNING: [Route 35-162] 3 signals failed to route due to routing congestion. Please run report_route_status to get a full summary of the design's routing.
Below is a list of the top 10 physical nodes with signal overlaps and up to 5 of the signals that were contending for this node resource:
Resolution: Run report_route_status to get a full summary of the design's routing. To find the areas of the congestion, use the route congestion Metrics in the Device View and check the logfile for the Congestion Report.
1. Tile Name: INT_L_X78Y300 Node: BYP_BOUNCE4 Overlapping Nets: 2
reset_cpuclk100
reset_clk195
2. Tile Name: INT_L_X78Y299 Node: BYP_BOUNCE7 Overlapping Nets: 2
reset_cpuclk100
reset_clk195
3. Tile Name: INT_L_X78Y300 Node: BYP_ALT4 Overlapping Nets: 2
reset_cpuclk100
reset_clk195
4. Tile Name: INT_L_X78Y299 Node: BYP_ALT7 Overlapping Nets: 2
reset_cpuclk100
reset_clk195
5. Tile Name: INT_R_X109Y339 Node: GFAN1 Overlapping Nets: 2
reset_clk195
GNDNet
6. Tile Name: INT_R_X115Y323 Node: GFAN0 Overlapping Nets: 2
reset_clk195
GNDNet
7. Tile Name: CLK_HROW_TOP_R_X182Y338 Node: CLK_HROW_CK_BUFHCLK_R7 Overlapping Nets: 2
reset_cpuclk100
reset_clk195
8. Tile Name: CLK_HROW_TOP_R_X182Y338 Node: CLK_HROW_CK_HCLK_OUT_R7 Overlapping Nets: 2
reset_cpuclk100
reset_clk195
9. Tile Name: CLK_HROW_TOP_R_X182Y338 Node: CLK_HROW_CK_MUX_OUT_R7 Overlapping Nets: 2
reset_cpuclk100
reset_clk195

 Verification failed
Phase 10 Verifying routed nets | Checksum: 16de2df84

Time (s): cpu = 14:33:33 ; elapsed = 06:11:35 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14850 ; free virtual = 22945
CRITICAL WARNING: [Route 35-2] Design is not legally routed. There are 9 node overlaps.

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 12af31313

Time (s): cpu = 14:34:21 ; elapsed = 06:12:23 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14839 ; free virtual = 22934
INFO: [Route 35-77] Router completed with failures. Please check the log file for Critical Warnings and run report_route_status for a summary of routing status.

Routing Is Done.

Time (s): cpu = 14:34:23 ; elapsed = 06:12:26 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14839 ; free virtual = 22934
INFO: [Common 17-83] Releasing license: Implementation
532 Infos, 281 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 14:35:59 ; elapsed = 06:13:46 . Memory (MB): peak = 7549.762 ; gain = 625.660 ; free physical = 14839 ; free virtual = 22934
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/xadc_almost_empty_fix.tcl
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:42 ; elapsed = 00:01:01 . Memory (MB): peak = 7559.766 ; gain = 0.000 ; free physical = 14230 ; free virtual = 22918
write_checkpoint: Time (s): cpu = 00:02:12 ; elapsed = 00:01:32 . Memory (MB): peak = 7559.770 ; gain = 10.008 ; free physical = 14713 ; free virtual = 22931
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_routed.rpt.
report_drc: Time (s): cpu = 00:03:44 ; elapsed = 00:01:29 . Memory (MB): peak = 7559.770 ; gain = 0.000 ; free physical = 14288 ; free virtual = 22506
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:08:46 ; elapsed = 00:03:30 . Memory (MB): peak = 8406.523 ; gain = 846.754 ; free physical = 13782 ; free virtual = 22012
INFO: [Power 33-23] Power model is not available for USR_ACCESS_7series_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets GAF1/FM/u_hsec_top/i_GT_IF/i_TRANSCEIVER_WRAPPER_RX_STARTUP_FSM/dbg_core_stats_5]'  to set the static_probability to '1'  if desired.
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets ddr3_reset_i]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:03:33 ; elapsed = 00:01:54 . Memory (MB): peak = 8453.523 ; gain = 47.000 ; free physical = 13738 ; free virtual = 21968
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 29b6ee6a5
----- Checksum: : 1e5f2acb0 : b57c39f5 

Time (s): cpu = 00:05:42 ; elapsed = 00:02:24 . Memory (MB): peak = 8611.535 ; gain = 144.000 ; free physical = 13749 ; free virtual = 21980
Ending Physical Synthesis Task | Checksum: 29b6ee6a5
----- Checksum: : 1e5f2acb0 : b57c39f5 

Time (s): cpu = 00:05:42 ; elapsed = 00:02:24 . Memory (MB): peak = 8611.535 ; gain = 144.000 ; free physical = 13726 ; free virtual = 21957
ERROR: [Vivado_Tcl 4-59] phys_opt_design failed with error: 'Error in placer init in PSFlow'
Resolution: For technical support on this issue, please visit http://www.xilinx.com/support.
INFO: [Common 17-83] Releasing license: Implementation
545 Infos, 355 Warnings, 2 Critical Warnings and 1 Errors encountered.
phys_opt_design failed
phys_opt_design: Time (s): cpu = 00:07:19 ; elapsed = 00:03:17 . Memory (MB): peak = 8611.535 ; gain = 158.012 ; free physical = 13726 ; free virtual = 21957
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
ERROR: [Common 17-39] 'phys_opt_design' failed due to earlier errors.

    while executing
"phys_opt_design -directive AggressiveExplore"
INFO: [Common 17-206] Exiting Vivado at Wed Oct 15 06:39:54 2014...
[Wed Oct 15 06:39:57 2014] impl_2 finished
wait_on_run: Time (s): cpu = 00:00:14 ; elapsed = 07:57:33 . Memory (MB): peak = 936.305 ; gain = 7.996 ; free physical = 21226 ; free virtual = 29457
# open_run impl_2
ERROR: [Common 17-69] Command failed: Run 'impl_2' failed. Unable to open

    while executing
"open_run impl_2"
    (file "./myImp.tcl" line 6)
INFO: [Common 17-206] Exiting Vivado at Wed Oct 15 06:39:57 2014...
Build step 'Execute shell' marked build as failure
Archiving artifacts
Recording fingerprints
Description set: 
[ArtifactDeployer] - Starting deployment from the post-action ...
[ArtifactDeployer] - 0 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-15'.
[ArtifactDeployer] - 0 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-15'.
[ArtifactDeployer] - Stopping deployment from the post-action...
[PostBuildScript] - Execution post build scripts.
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson5060168014097056237.sh
+ echo '!!! CLEANING OUT WORKSPACE !!!'
!!! CLEANING OUT WORKSPACE !!!
+ rm -rf /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/bitstream /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/SourceCode /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
Sending e-mails to: alex.su@spirentcom.com perforce@spirentcom.com
Email was triggered for: Failure
Sending email for trigger: Failure
Sending email to: alex.su@spirent.com James.Bauder@spirent.com Luis.Benites@spirent.com alex.su@spirentcom.com perforce@spirentcom.com
Upstream projects changes detected. Mailing upstream committers in the following projects:
hw_syn_colossus_fx2_100g_iob
Sending e-mails to: perforce@spirentcom.com jim.luan@spirentcom.com
Notifying upstream projects of job completion
Finished: FAILURE
