# SAD
VHDL Design of a digital architecture to compute the Sum of Absolute Differences (SAD) between pairs of grayscale images.
