// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _sobel_filter_HH_
#define _sobel_filter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sobel_filter_buff_A_0.h"
#include "sobel_filter_buff_A_2.h"

namespace ap_rtl {

struct sobel_filter : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<8> > input_r_dout;
    sc_in< sc_logic > input_r_empty_n;
    sc_out< sc_logic > input_r_read;
    sc_out< sc_lv<8> > output_r_din;
    sc_in< sc_logic > output_r_full_n;
    sc_out< sc_logic > output_r_write;
    sc_out< sc_lv<32> > ap_return;


    // Module declarations
    sobel_filter(sc_module_name name);
    SC_HAS_PROCESS(sobel_filter);

    ~sobel_filter();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sobel_filter_buff_A_0* buff_A_0_U;
    sobel_filter_buff_A_0* buff_A_1_U;
    sobel_filter_buff_A_2* buff_A_2_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_21;
    sc_signal< sc_lv<21> > indvar_flatten_reg_179;
    sc_signal< sc_lv<11> > row_reg_190;
    sc_signal< sc_lv<11> > col_assign_reg_201;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_234_p2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_647;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_54;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it2;
    sc_signal< sc_lv<1> > tmp_7_reg_696;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_7_reg_696_pp0_it2;
    sc_signal< bool > ap_sig_bdd_72;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_lv<1> > or_cond_reg_700;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond_reg_700_pp0_it10;
    sc_signal< bool > ap_sig_bdd_96;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_flatten_reg_647_pp0_it4;
    sc_signal< sc_lv<21> > indvar_flatten_next_fu_240_p2;
    sc_signal< sc_lv<11> > col_assign_mid2_fu_252_p3;
    sc_signal< sc_lv<11> > col_assign_mid2_reg_656;
    sc_signal< sc_lv<11> > ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it1;
    sc_signal< sc_lv<11> > ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it2;
    sc_signal< sc_lv<11> > ap_reg_ppstg_col_assign_mid2_reg_656_pp0_it3;
    sc_signal< sc_lv<11> > row_mid2_fu_266_p3;
    sc_signal< sc_lv<11> > row_mid2_reg_666;
    sc_signal< sc_lv<1> > tmp_3_fu_284_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_673;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_3_reg_673_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_3_reg_673_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_3_reg_673_pp0_it4;
    sc_signal< sc_lv<64> > tmp_4_fu_289_p1;
    sc_signal< sc_lv<64> > tmp_4_reg_680;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_4_reg_680_pp0_it2;
    sc_signal< sc_lv<11> > buff_A_1_addr_reg_685;
    sc_signal< sc_lv<11> > ap_reg_ppstg_buff_A_1_addr_reg_685_pp0_it2;
    sc_signal< sc_lv<1> > tmp_7_fu_294_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_7_reg_696_pp0_it3;
    sc_signal< sc_lv<1> > or_cond_fu_305_p2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond_reg_700_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond_reg_700_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond_reg_700_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond_reg_700_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond_reg_700_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond_reg_700_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond_reg_700_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_or_cond_reg_700_pp0_it9;
    sc_signal< sc_lv<11> > col_fu_311_p2;
    sc_signal< sc_lv<8> > buff_A_1_q0;
    sc_signal< sc_lv<8> > buff_A_1_load_reg_709;
    sc_signal< sc_lv<8> > buff_A_0_q0;
    sc_signal< sc_lv<8> > return_value_reg_714;
    sc_signal< sc_lv<8> > y_reg_720;
    sc_signal< sc_lv<8> > buff_C_0_0_load_reg_731;
    sc_signal< sc_lv<8> > buff_C_2_0_load_reg_736;
    sc_signal< sc_lv<8> > ap_reg_ppstg_buff_C_2_0_load_reg_736_pp0_it6;
    sc_signal< sc_lv<8> > buff_C_1_0_load_reg_741;
    sc_signal< sc_lv<8> > buff_C_2_1_load_1_reg_746;
    sc_signal< sc_lv<8> > ap_reg_ppstg_buff_C_2_1_load_1_reg_746_pp0_it6;
    sc_signal< sc_lv<8> > buff_C_0_1_load_reg_751;
    sc_signal< sc_lv<8> > buff_C_1_2_fu_366_p3;
    sc_signal< sc_lv<8> > buff_C_1_2_reg_756;
    sc_signal< sc_lv<8> > buff_C_0_2_fu_373_p3;
    sc_signal< sc_lv<8> > buff_C_0_2_reg_761;
    sc_signal< sc_lv<8> > buff_C_2_2_fu_380_p3;
    sc_signal< sc_lv<8> > buff_C_2_2_reg_766;
    sc_signal< sc_lv<8> > ap_reg_ppstg_buff_C_2_2_reg_766_pp0_it6;
    sc_signal< sc_lv<11> > x_weight_2_1_2_i_fu_457_p2;
    sc_signal< sc_lv<11> > x_weight_2_1_2_i_reg_771;
    sc_signal< sc_lv<10> > y_weight_2_1_2_i_fu_473_p2;
    sc_signal< sc_lv<10> > y_weight_2_1_2_i_reg_776;
    sc_signal< sc_lv<11> > x_weight_2_2_2_i_fu_516_p2;
    sc_signal< sc_lv<11> > x_weight_2_2_2_i_reg_781;
    sc_signal< sc_lv<11> > y_weight_2_2_2_i_fu_522_p2;
    sc_signal< sc_lv<11> > y_weight_2_2_2_i_reg_788;
    sc_signal< sc_lv<11> > tmp_2_i_fu_538_p3;
    sc_signal< sc_lv<11> > tmp_2_i_reg_795;
    sc_signal< sc_lv<11> > tmp_5_i_fu_555_p3;
    sc_signal< sc_lv<11> > tmp_5_i_reg_800;
    sc_signal< sc_lv<1> > tmp_7_i_fu_574_p2;
    sc_signal< sc_lv<1> > tmp_7_i_reg_805;
    sc_signal< sc_lv<1> > tmp_9_i_fu_580_p2;
    sc_signal< sc_lv<1> > tmp_9_i_reg_811;
    sc_signal< sc_lv<8> > tmp_8_fu_586_p1;
    sc_signal< sc_lv<8> > tmp_8_reg_816;
    sc_signal< sc_lv<8> > edge_val_fu_601_p3;
    sc_signal< sc_lv<8> > edge_val_reg_821;
    sc_signal< sc_lv<11> > buff_A_0_address0;
    sc_signal< sc_logic > buff_A_0_ce0;
    sc_signal< sc_lv<11> > buff_A_0_address1;
    sc_signal< sc_logic > buff_A_0_ce1;
    sc_signal< sc_logic > buff_A_0_we1;
    sc_signal< sc_lv<8> > buff_A_0_d1;
    sc_signal< sc_lv<11> > buff_A_1_address0;
    sc_signal< sc_logic > buff_A_1_ce0;
    sc_signal< sc_lv<11> > buff_A_1_address1;
    sc_signal< sc_logic > buff_A_1_ce1;
    sc_signal< sc_logic > buff_A_1_we1;
    sc_signal< sc_lv<8> > buff_A_1_d1;
    sc_signal< sc_lv<11> > buff_A_2_address0;
    sc_signal< sc_logic > buff_A_2_ce0;
    sc_signal< sc_logic > buff_A_2_we0;
    sc_signal< sc_lv<8> > buff_A_2_d0;
    sc_signal< sc_lv<11> > buff_A_2_address1;
    sc_signal< sc_logic > buff_A_2_ce1;
    sc_signal< sc_lv<8> > buff_A_2_q1;
    sc_signal< sc_lv<11> > row_phi_fu_194_p4;
    sc_signal< sc_lv<11> > col_assign_phi_fu_205_p4;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it3;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it4;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it5;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it4;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it5;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it1;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it2;
    sc_signal< sc_lv<8> > ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it3;
    sc_signal< sc_lv<64> > tmp_9_fu_316_p1;
    sc_signal< sc_lv<64> > tmp_6_fu_320_p1;
    sc_signal< sc_lv<8> > buff_C_2_1_fu_74;
    sc_signal< sc_lv<8> > buff_C_0_0_fu_78;
    sc_signal< sc_lv<8> > buff_C_0_1_fu_82;
    sc_signal< sc_lv<8> > buff_C_2_0_fu_86;
    sc_signal< sc_lv<8> > buff_C_1_0_fu_90;
    sc_signal< sc_lv<8> > buff_C_1_1_fu_94;
    sc_signal< sc_lv<1> > exitcond4_fu_246_p2;
    sc_signal< sc_lv<11> > row_s_fu_260_p2;
    sc_signal< sc_lv<1> > tmp_fu_274_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_279_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_300_p2;
    sc_signal< sc_lv<9> > tmp_12_0_1_i_fu_405_p3;
    sc_signal< sc_lv<9> > tmp_10_0_2_i_cast_fu_416_p1;
    sc_signal< sc_lv<9> > tmp_10_0_i_cast_fu_402_p1;
    sc_signal< sc_lv<9> > x_weight_2_0_2_i_fu_419_p2;
    sc_signal< sc_lv<9> > p_shl6_i_fu_429_p3;
    sc_signal< sc_lv<11> > x_weight_2_0_2_i_cast_fu_425_p1;
    sc_signal< sc_lv<11> > p_shl6_i_cast_fu_436_p1;
    sc_signal< sc_lv<9> > tmp_11_1_2_i_fu_446_p3;
    sc_signal< sc_lv<11> > x_weight_2_1_1_i_fu_440_p2;
    sc_signal< sc_lv<11> > tmp_11_1_2_i_cast_fu_453_p1;
    sc_signal< sc_lv<9> > tmp1_fu_463_p2;
    sc_signal< sc_lv<10> > tmp_12_0_1_i_cast_fu_412_p1;
    sc_signal< sc_lv<10> > tmp1_cast_fu_469_p1;
    sc_signal< sc_lv<11> > tmp_10_2_i_cast_fu_482_p1;
    sc_signal< sc_lv<11> > y_weight_2_1_2_i_cast_fu_479_p1;
    sc_signal< sc_lv<9> > p_shl_i_fu_496_p3;
    sc_signal< sc_lv<11> > y_weight_2_2_i_fu_490_p2;
    sc_signal< sc_lv<11> > p_shl_i_cast_fu_503_p1;
    sc_signal< sc_lv<11> > tmp_10_2_2_i_cast_fu_513_p1;
    sc_signal< sc_lv<11> > x_weight_2_2_i_fu_485_p2;
    sc_signal< sc_lv<11> > y_weight_2_2_1_i_fu_507_p2;
    sc_signal< sc_lv<1> > tmp_i_fu_528_p2;
    sc_signal< sc_lv<11> > tmp_1_i_fu_533_p2;
    sc_signal< sc_lv<1> > tmp_3_i_fu_545_p2;
    sc_signal< sc_lv<11> > tmp_4_i_fu_550_p2;
    sc_signal< sc_lv<12> > tmp_5_i_cast_fu_565_p1;
    sc_signal< sc_lv<12> > tmp_2_i_cast_fu_562_p1;
    sc_signal< sc_lv<12> > edge_weight_fu_568_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_597_p2;
    sc_signal< sc_lv<8> > phitmp_i_fu_590_p3;
    sc_signal< sc_logic > ap_sig_cseq_ST_st14_fsm_2;
    sc_signal< bool > ap_sig_bdd_583;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_300;
    sc_signal< bool > ap_sig_bdd_295;
    sc_signal< bool > ap_sig_bdd_304;
    sc_signal< bool > ap_sig_bdd_251;
    sc_signal< bool > ap_sig_bdd_317;
    sc_signal< bool > ap_sig_bdd_180;
    sc_signal< bool > ap_sig_bdd_310;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st14_fsm_2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<21> ap_const_lv21_1FAFB9;
    static const sc_lv<21> ap_const_lv21_1;
    static const sc_lv<11> ap_const_lv11_781;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_438;
    static const sc_lv<11> ap_const_lv11_780;
    static const sc_lv<12> ap_const_lv12_C8;
    static const sc_lv<12> ap_const_lv12_64;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_2;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_reg_phiprechg_buff_C_1_2_1_reg_212pp0_it3();
    void thread_ap_reg_phiprechg_buff_C_2_2_1_reg_223pp0_it1();
    void thread_ap_return();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_bdd_180();
    void thread_ap_sig_bdd_21();
    void thread_ap_sig_bdd_251();
    void thread_ap_sig_bdd_295();
    void thread_ap_sig_bdd_300();
    void thread_ap_sig_bdd_304();
    void thread_ap_sig_bdd_310();
    void thread_ap_sig_bdd_317();
    void thread_ap_sig_bdd_54();
    void thread_ap_sig_bdd_583();
    void thread_ap_sig_bdd_72();
    void thread_ap_sig_bdd_96();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_st14_fsm_2();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_buff_A_0_address0();
    void thread_buff_A_0_address1();
    void thread_buff_A_0_ce0();
    void thread_buff_A_0_ce1();
    void thread_buff_A_0_d1();
    void thread_buff_A_0_we1();
    void thread_buff_A_1_address0();
    void thread_buff_A_1_address1();
    void thread_buff_A_1_ce0();
    void thread_buff_A_1_ce1();
    void thread_buff_A_1_d1();
    void thread_buff_A_1_we1();
    void thread_buff_A_2_address0();
    void thread_buff_A_2_address1();
    void thread_buff_A_2_ce0();
    void thread_buff_A_2_ce1();
    void thread_buff_A_2_d0();
    void thread_buff_A_2_we0();
    void thread_buff_C_0_2_fu_373_p3();
    void thread_buff_C_1_2_fu_366_p3();
    void thread_buff_C_2_2_fu_380_p3();
    void thread_col_assign_mid2_fu_252_p3();
    void thread_col_assign_phi_fu_205_p4();
    void thread_col_fu_311_p2();
    void thread_edge_val_fu_601_p3();
    void thread_edge_weight_fu_568_p2();
    void thread_exitcond4_fu_246_p2();
    void thread_exitcond_flatten_fu_234_p2();
    void thread_indvar_flatten_next_fu_240_p2();
    void thread_input_r_read();
    void thread_or_cond_fu_305_p2();
    void thread_output_r_din();
    void thread_output_r_write();
    void thread_p_shl6_i_cast_fu_436_p1();
    void thread_p_shl6_i_fu_429_p3();
    void thread_p_shl_i_cast_fu_503_p1();
    void thread_p_shl_i_fu_496_p3();
    void thread_phitmp_i_fu_590_p3();
    void thread_row_mid2_fu_266_p3();
    void thread_row_phi_fu_194_p4();
    void thread_row_s_fu_260_p2();
    void thread_tmp1_cast_fu_469_p1();
    void thread_tmp1_fu_463_p2();
    void thread_tmp_10_0_2_i_cast_fu_416_p1();
    void thread_tmp_10_0_i_cast_fu_402_p1();
    void thread_tmp_10_2_2_i_cast_fu_513_p1();
    void thread_tmp_10_2_i_cast_fu_482_p1();
    void thread_tmp_11_1_2_i_cast_fu_453_p1();
    void thread_tmp_11_1_2_i_fu_446_p3();
    void thread_tmp_12_0_1_i_cast_fu_412_p1();
    void thread_tmp_12_0_1_i_fu_405_p3();
    void thread_tmp_1_fu_279_p2();
    void thread_tmp_1_i_fu_533_p2();
    void thread_tmp_2_i_cast_fu_562_p1();
    void thread_tmp_2_i_fu_538_p3();
    void thread_tmp_3_fu_284_p2();
    void thread_tmp_3_i_fu_545_p2();
    void thread_tmp_4_fu_289_p1();
    void thread_tmp_4_i_fu_550_p2();
    void thread_tmp_5_fu_597_p2();
    void thread_tmp_5_i_cast_fu_565_p1();
    void thread_tmp_5_i_fu_555_p3();
    void thread_tmp_6_fu_320_p1();
    void thread_tmp_7_fu_294_p2();
    void thread_tmp_7_i_fu_574_p2();
    void thread_tmp_8_fu_586_p1();
    void thread_tmp_9_fu_316_p1();
    void thread_tmp_9_i_fu_580_p2();
    void thread_tmp_fu_274_p2();
    void thread_tmp_i_fu_528_p2();
    void thread_tmp_s_fu_300_p2();
    void thread_x_weight_2_0_2_i_cast_fu_425_p1();
    void thread_x_weight_2_0_2_i_fu_419_p2();
    void thread_x_weight_2_1_1_i_fu_440_p2();
    void thread_x_weight_2_1_2_i_fu_457_p2();
    void thread_x_weight_2_2_2_i_fu_516_p2();
    void thread_x_weight_2_2_i_fu_485_p2();
    void thread_y_weight_2_1_2_i_cast_fu_479_p1();
    void thread_y_weight_2_1_2_i_fu_473_p2();
    void thread_y_weight_2_2_1_i_fu_507_p2();
    void thread_y_weight_2_2_2_i_fu_522_p2();
    void thread_y_weight_2_2_i_fu_490_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
