
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8060 
WARNING: [Synth 8-2611] redeclaration of ansi port key is not allowed [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/KeyBoard.sv:269]
WARNING: [Synth 8-976] key has already been declared [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/KeyBoard.sv:269]
WARNING: [Synth 8-2654] second declaration of key ignored [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/KeyBoard.sv:269]
INFO: [Synth 8-994] key is declared here [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/KeyBoard.sv:265]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 292.684 ; gain = 83.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopModule' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/TopModule.sv:23]
INFO: [Synth 8-638] synthesizing module 'Transition2' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition2.sv:22]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition2.sv:35]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[2]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition2.sv:36]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[1]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition2.sv:36]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[0]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition2.sv:36]
INFO: [Synth 8-256] done synthesizing module 'Transition2' (1#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition2.sv:22]
INFO: [Synth 8-638] synthesizing module 'Sech' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Sech.sv:2]
INFO: [Synth 8-256] done synthesizing module 'Sech' (2#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Sech.sv:2]
INFO: [Synth 8-638] synthesizing module 'Transition' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition.sv:15]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[2]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition.sv:16]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[1]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition.sv:16]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[0]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition.sv:16]
INFO: [Synth 8-256] done synthesizing module 'Transition' (3#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition.sv:2]
INFO: [Synth 8-638] synthesizing module 'SelectShip' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:2]
	Parameter D bound to: 100000000 - type: integer 
WARNING: [Synth 8-87] always_comb on 'out_reg[7]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[6]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[5]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[4]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[3]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[2]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[1]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[0]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
INFO: [Synth 8-256] done synthesizing module 'SelectShip' (4#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:2]
INFO: [Synth 8-638] synthesizing module 'KeyBoard' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/KeyBoard.sv:260]
WARNING: [Synth 8-87] always_comb on 'hex_reg' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/KeyBoard.sv:291]
INFO: [Synth 8-256] done synthesizing module 'KeyBoard' (5#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/KeyBoard.sv:260]
WARNING: [Synth 8-689] width (1) of port connection 'JBI' does not match port width (4) of module 'KeyBoard' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/TopModule.sv:56]
WARNING: [Synth 8-689] width (1) of port connection 'JBO' does not match port width (4) of module 'KeyBoard' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/TopModule.sv:56]
WARNING: [Synth 8-350] instance 'key' of module 'KeyBoard' requires 5 connections, but only 3 given [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/TopModule.sv:56]
INFO: [Synth 8-638] synthesizing module 'Shooter' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:23]
	Parameter D bound to: 100000000 - type: integer 
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[2]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:63]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[1]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:63]
WARNING: [Synth 8-87] always_comb on 'nextstate_reg[0]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:63]
WARNING: [Synth 8-87] always_comb on 'inp_reg[7]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-87] always_comb on 'inp_reg[6]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-87] always_comb on 'inp_reg[5]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-87] always_comb on 'inp_reg[4]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-87] always_comb on 'inp_reg[3]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-87] always_comb on 'inp_reg[2]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-87] always_comb on 'inp_reg[1]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-87] always_comb on 'inp_reg[0]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
INFO: [Synth 8-256] done synthesizing module 'Shooter' (6#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:23]
INFO: [Synth 8-638] synthesizing module 'compare' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/compare.sv:2]
INFO: [Synth 8-256] done synthesizing module 'compare' (7#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/compare.sv:2]
INFO: [Synth 8-638] synthesizing module 'sevenSegment' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/sevenSegment.sv:1]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sevenSegment' (8#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/sevenSegment.sv:1]
INFO: [Synth 8-638] synthesizing module 'Finish' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:23]
WARNING: [Synth 8-87] always_comb on 'out_reg[7]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[6]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[5]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[4]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[3]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[2]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[1]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-87] always_comb on 'out_reg[0]' did not result in combinational logic [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
INFO: [Synth 8-256] done synthesizing module 'Finish' (9#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:23]
INFO: [Synth 8-638] synthesizing module 'DotMatris' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/DotMatrix.sv:22]
INFO: [Synth 8-638] synthesizing module 'divide' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/divide.sv:2]
INFO: [Synth 8-256] done synthesizing module 'divide' (10#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/divide.sv:2]
INFO: [Synth 8-226] default block is never used [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/DotMatrix.sv:56]
INFO: [Synth 8-256] done synthesizing module 'DotMatris' (11#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/DotMatrix.sv:22]
WARNING: [Synth 8-3848] Net start in module/entity TopModule does not have driver. [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/TopModule.sv:42]
INFO: [Synth 8-256] done synthesizing module 'TopModule' (12#1) [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/TopModule.sv:23]
WARNING: [Synth 8-3331] design SelectShip has unconnected port clk
WARNING: [Synth 8-3331] design SelectShip has unconnected port clk_en
WARNING: [Synth 8-3331] design SelectShip has unconnected port reset
WARNING: [Synth 8-3331] design SelectShip has unconnected port up
WARNING: [Synth 8-3331] design SelectShip has unconnected port down
WARNING: [Synth 8-3331] design SelectShip has unconnected port right
WARNING: [Synth 8-3331] design SelectShip has unconnected port left
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 358.535 ; gain = 149.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin s:reset to constant 0 [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/TopModule.sv:57]
WARNING: [Synth 8-3295] tying undriven pin ff:reset to constant 0 [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/TopModule.sv:91]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 358.535 ; gain = 149.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 662.992 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nextstate" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hex" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clockEnable" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
INFO: [Synth 8-5587] ROM size for "sseg_temp" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "first" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "second" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "greenDivider" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[0]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition2.sv:36]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[1]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition2.sv:36]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[2]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition2.sv:36]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[0]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition.sv:16]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[1]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition.sv:16]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[2]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Transition.sv:16]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[7]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[6]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[5]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[4]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[3]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[2]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[1]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[0]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/SelectShip.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'hex_reg' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/KeyBoard.sv:291]
WARNING: [Synth 8-327] inferring latch for variable 'inp_reg[7]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-327] inferring latch for variable 'inp_reg[6]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-327] inferring latch for variable 'inp_reg[5]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-327] inferring latch for variable 'inp_reg[4]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-327] inferring latch for variable 'inp_reg[3]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-327] inferring latch for variable 'inp_reg[2]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-327] inferring latch for variable 'inp_reg[1]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-327] inferring latch for variable 'inp_reg[0]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:363]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[0]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[1]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'nextstate_reg[2]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Shooter.sv:63]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[7]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[6]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[5]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[4]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[3]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[2]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[1]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg[0]' [C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.srcs/sources_1/new/Finish.sv:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 57    
	  22 Input     24 Bit        Muxes := 1     
	   8 Input     24 Bit        Muxes := 7     
	  64 Input     24 Bit        Muxes := 1     
	  23 Input     24 Bit        Muxes := 2     
	  63 Input     24 Bit        Muxes := 1     
	  38 Input     24 Bit        Muxes := 3     
	  37 Input     24 Bit        Muxes := 1     
	  30 Input     24 Bit        Muxes := 4     
	  39 Input     24 Bit        Muxes := 1     
	  40 Input     24 Bit        Muxes := 1     
	  41 Input     24 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 8     
	  23 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  66 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 19    
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 8     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  22 Input      3 Bit        Muxes := 2     
	  64 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  66 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TopModule 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
Module Transition2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Sech 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module Transition 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module SelectShip 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 17    
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module KeyBoard 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 1     
Module Shooter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	  22 Input     24 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 31    
	   8 Input     24 Bit        Muxes := 7     
	  64 Input     24 Bit        Muxes := 1     
	  23 Input     24 Bit        Muxes := 2     
	  63 Input     24 Bit        Muxes := 1     
	  38 Input     24 Bit        Muxes := 3     
	  37 Input     24 Bit        Muxes := 1     
	  30 Input     24 Bit        Muxes := 4     
	  39 Input     24 Bit        Muxes := 1     
	  40 Input     24 Bit        Muxes := 1     
	  41 Input     24 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 8     
	  23 Input     16 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	  66 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 16    
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 19    
	   3 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 7     
	   4 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 9     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 5     
	  22 Input      3 Bit        Muxes := 2     
	  64 Input      3 Bit        Muxes := 1     
	  29 Input      3 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	  66 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sevenSegment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Finish 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module divide 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module DotMatris 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hex" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "divider/i" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "greenDivider" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design SelectShip has unconnected port clk
WARNING: [Synth 8-3331] design SelectShip has unconnected port clk_en
WARNING: [Synth 8-3331] design SelectShip has unconnected port reset
WARNING: [Synth 8-3331] design SelectShip has unconnected port up
WARNING: [Synth 8-3331] design SelectShip has unconnected port down
WARNING: [Synth 8-3331] design SelectShip has unconnected port right
WARNING: [Synth 8-3331] design SelectShip has unconnected port left
INFO: [Synth 8-3886] merging instance 'tr/nextstate_reg[1][1]' (LD) to 'tr/nextstate_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'tr/nextstate_reg[2][1]' (LD) to 'tr/nextstate_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'tr/nextstate_reg[2][0]' (LD) to 'tr/nextstate_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'tr/nextstate_reg[1][0]' (LD) to 'tr/nextstate_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tr/\nextstate_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\nextstate_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'sech/state_reg[1][0]' (FDC) to 'sech/state_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'sech/state_reg[1][2]' (FDC) to 'sech/state_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sech/\state_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'ff/state_reg[1][0]' (FDC) to 'ff/state_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'ff/state_reg[1][1]' (FDC) to 'ff/state_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ff/\state_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'tr/state_reg[1][1]' (FDC) to 'tr/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'tr/state_reg[2][1]' (FDC) to 'tr/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'tr/state_reg[2][0]' (FDC) to 'tr/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'tr/state_reg[1][0]' (FDC) to 'tr/state_reg[0][1]'
INFO: [Synth 8-3886] merging instance 's/state_reg[2][5]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[2][6]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[2][4]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[2][3]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[2][2]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[2][1]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[2][0]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[1][6]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[1][5]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[1][4]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[1][3]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[1][2]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 's/state_reg[1][1]' (FDCE) to 's/state_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'cont/nextstate_reg[2][0]' (LD) to 'cont/nextstate_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'cont/nextstate_reg[2][1]' (LD) to 'cont/nextstate_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'cont/nextstate_reg[1][1]' (LD) to 'cont/nextstate_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cont/\nextstate_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'se/out_reg[7][23]' (LDP) to 'se/out_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[6][23]' (LDP) to 'se/out_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[5][23]' (LDP) to 'se/out_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[4][23]' (LDP) to 'se/out_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[3][23]' (LDP) to 'se/out_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[2][23]' (LDP) to 'se/out_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[1][23]' (LDCP) to 'se/out_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[0][23]' (LDP) to 'se/out_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[7][22]' (LDP) to 'se/out_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[6][22]' (LDP) to 'se/out_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[5][22]' (LDP) to 'se/out_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[4][22]' (LDP) to 'se/out_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[3][22]' (LDP) to 'se/out_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[2][22]' (LDP) to 'se/out_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[1][22]' (LDCP) to 'se/out_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[0][22]' (LDP) to 'se/out_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[7][21]' (LDP) to 'se/out_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[6][21]' (LDCP) to 'se/out_reg[6][17]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[5][21]' (LDP) to 'se/out_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[4][21]' (LDP) to 'se/out_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[3][21]' (LDP) to 'se/out_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[2][21]' (LDC) to 'se/out_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[1][21]' (LDP) to 'se/out_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[0][21]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[7][20]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[6][20]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[5][20]' (LDC) to 'se/out_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[4][20]' (LDP) to 'se/out_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[3][20]' (LDP) to 'se/out_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[2][20]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[1][20]' (LDP) to 'se/out_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[0][20]' (LDCP) to 'se/out_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[7][19]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[6][19]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[5][19]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[3][19]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[2][19]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[1][19]' (LDP) to 'se/out_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[0][19]' (LDP) to 'se/out_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[7][18]' (LDP) to 'se/out_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[6][18]' (LDP) to 'se/out_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[5][18]' (LDP) to 'se/out_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[4][18]' (LDP) to 'se/out_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[3][18]' (LDCP) to 'se/out_reg[3][10]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[2][18]' (LDP) to 'se/out_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[1][18]' (LDCP) to 'se/out_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[0][18]' (LDP) to 'se/out_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[7][17]' (LDP) to 'se/out_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[6][17]' (LDCP) to 'se/out_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[4][17]' (LDP) to 'se/out_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[3][17]' (LDCP) to 'se/out_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[2][17]' (LDCP) to 'se/out_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[1][17]' (LDP) to 'se/out_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[0][17]' (LDP) to 'se/out_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[7][16]' (LDP) to 'se/out_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[6][16]' (LDP) to 'se/out_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[5][16]' (LDP) to 'se/out_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[4][16]' (LDP) to 'se/out_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[3][16]' (LDCP) to 'se/out_reg[3][13]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[2][16]' (LDCP) to 'se/out_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[1][16]' (LDCP) to 'se/out_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[0][16]' (LDP) to 'se/out_reg[0][15]'
INFO: [Synth 8-3886] merging instance 's/inp_reg[7][15]' (LDC) to 's/inp_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[7][15]' (LDP) to 'se/out_reg[0][15]'
INFO: [Synth 8-3886] merging instance 's/inp_reg[6][15]' (LD) to 's/inp_reg[6][14]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[6][15]' (LDP) to 'se/out_reg[0][15]'
INFO: [Synth 8-3886] merging instance 's/inp_reg[5][15]' (LDC) to 's/inp_reg[5][14]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[5][15]' (LDP) to 'se/out_reg[0][15]'
INFO: [Synth 8-3886] merging instance 's/inp_reg[4][15]' (LDC) to 's/inp_reg[4][14]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[4][15]' (LDP) to 'se/out_reg[0][15]'
INFO: [Synth 8-3886] merging instance 's/inp_reg[3][15]' (LDC) to 's/inp_reg[3][14]'
INFO: [Synth 8-3886] merging instance 'se/out_reg[3][15]' (LDP) to 'se/out_reg[0][15]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\inp_reg[7][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\inp_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (se/\out_reg[6][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\inp_reg[5][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\inp_reg[4][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\inp_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\inp_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\inp_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (s/\inp_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (se/\out_reg[0][0] )
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[0][0]) is unused and will be removed from module Transition2.
WARNING: [Synth 8-3332] Sequential element (state_reg[0][1]) is unused and will be removed from module Transition2.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[0][1]) is unused and will be removed from module Transition2.
WARNING: [Synth 8-3332] Sequential element (state_reg[1][1]) is unused and will be removed from module Sech.
WARNING: [Synth 8-3332] Sequential element (state_reg[1][0]) is unused and will be removed from module Transition.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[1][0]) is unused and will be removed from module Transition.
WARNING: [Synth 8-3332] Sequential element (out_reg[0][0]) is unused and will be removed from module SelectShip.
WARNING: [Synth 8-3332] Sequential element (out_reg[6][0]) is unused and will be removed from module SelectShip.
WARNING: [Synth 8-3332] Sequential element (hex_reg[3]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (hex_reg[2]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (hex_reg[1]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (hex_reg[0]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[0]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[1]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[2]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[3]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[4]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[5]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[6]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[7]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[8]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[9]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[10]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[11]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[12]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[13]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[14]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[15]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[16]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[17]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[18]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[19]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (count_reg[20]) is unused and will be removed from module KeyBoard.
WARNING: [Synth 8-3332] Sequential element (inp_reg[7][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (inp_reg[6][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (inp_reg[5][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (inp_reg[4][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (inp_reg[3][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (inp_reg[2][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (inp_reg[1][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (inp_reg[0][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[0][6]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[0][5]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[0][4]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[0][3]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[0][2]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[0][1]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[0][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[1][6]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[1][5]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[1][4]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[1][3]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[1][2]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[1][1]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[1][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[2][6]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[2][5]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[2][4]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[2][3]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[2][2]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[2][1]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (nextstate_reg[2][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (state_reg[1][0]) is unused and will be removed from module Shooter.
WARNING: [Synth 8-3332] Sequential element (state_reg[0][0]) is unused and will be removed from module Finish.
WARNING: [Synth 8-3332] Sequential element (state_reg[0][1]) is unused and will be removed from module Finish.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[6][9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[6][8]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[6][1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[6][0]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[5][13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[5][12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[5][11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[5][5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[5][4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[5][3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[4][13]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[4][12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[4][10]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[4][9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[4][5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[4][4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[4][3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[4][2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[4][1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[3][9]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[3][3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[3][2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[2][3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[2][2]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[2][1]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[1][12]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[1][11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[1][5]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[1][4]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[1][3]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[0][11]) is unused and will be removed from module TopModule.
WARNING: [Synth 8-3332] Sequential element (ff/out_reg[0][3]) is unused and will be removed from module TopModule.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    66|
|3     |LUT1   |   113|
|4     |LUT2   |   251|
|5     |LUT3   |   135|
|6     |LUT4   |    96|
|7     |LUT5   |   105|
|8     |LUT6   |   257|
|9     |MUXF7  |    45|
|10    |MUXF8  |    10|
|11    |FDCE   |    56|
|12    |FDRE   |    85|
|13    |FDSE   |     1|
|14    |LD     |   170|
|15    |LDC    |    57|
|16    |LDCP   |     4|
|17    |LDP    |     1|
|18    |IBUF   |     9|
|19    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------+------+
|      |Instance    |Module       |Cells |
+------+------------+-------------+------+
|1     |top         |             |  1489|
|2     |  cont      |Transition   |    11|
|3     |  ff        |Finish       |   439|
|4     |  led       |DotMatris    |   330|
|5     |    divider |divide       |   289|
|6     |  s         |Shooter      |   508|
|7     |  se        |SelectShip   |    19|
|8     |  sech      |Sech         |     9|
|9     |  ss        |sevenSegment |   134|
|10    |  tr        |Transition2  |     2|
+------+------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 662.992 ; gain = 453.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 138 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 662.992 ; gain = 145.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 662.992 ; gain = 453.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 232 instances were transformed.
  LD => LDCE: 170 instances
  LDC => LDCE: 57 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 4 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
212 Infos, 188 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 662.992 ; gain = 453.504
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eren/Desktop/DIGITAL PROJECT/project_1.runs/synth_1/TopModule.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 662.992 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 09 03:07:18 2017...
