# DRRA2 Physical Design Flows â€“ Hierarchical & Flat

This repository hosts two complete physical design flows for the **Dynamically Reconfigurable Resource Array (DRRA)** architecture, part of the SiLago framework. Both flows target backend implementation using Cadence Genus and Innovus, and differ by the integration style:

- [`DRRA2_hierarchical/`](./DRRA2_hierarchical) â€” Partitioned, slot-based hierarchical backend design
- [`DRRA2_flat/`](./DRRA2_flat) â€” Fully flat backend integration without partitioning

Each flow includes RTL, synthesis and place-and-route scripts, as well as automation tools in Python and TCL.

---

## ğŸ“ Repository Structure

```
thesis_project/
â”œâ”€â”€ DRRA2_hierarchical/      # Hierarchical integration flow
â”‚   â”œâ”€â”€ rtl/                 # RTL source files
â”‚   â”œâ”€â”€ exe/                 # Folder in which to run Genus
â”‚   â”œâ”€â”€ syn/                 # Synthesized netlist and constraints as well as Genus scripts
â”‚   â”œâ”€â”€ phy/                 # Innovus physical design scripts and outputs
â”‚   â”œâ”€â”€ dummy/               # Launch folder for Innovus sessions
â”‚   â”œâ”€â”€ SCRIPTS/             # Automation scripts (Python + TCL)
â”‚   â””â”€â”€ README.md            # Flow documentation
â”‚
â”œâ”€â”€ DRRA2_flat/              # Flat integration flow
â”‚   â”œâ”€â”€ (same structure as above)
â”‚   â””â”€â”€ README.md
â”‚
â””â”€â”€ README.md                # (this file)
```

---

## ğŸ”§ Requirements

- Cadence Genus (for RTL synthesis)
- Cadence Innovus (for physical implementation)
- Python 3.x
- Bash, TCL environment
- Technology libraries and design kits (PDK, LEF/DEF, I/O libraries)

---

## ğŸ“˜ Getting Started

Each flow is self-contained with its own README:
- For **hierarchical design**, follow [`DRRA2_hierarchical/README.md`](./DRRA2_hierarchical/README.md)
- For **flat design**, follow [`DRRA2_flat/README.md`](./DRRA2_flat/README.md)

Both guides provide step-by-step instructions for:
- RTL synthesis
- Floorplan and power planning generation
- Place-and-route execution
- Power rail analysis
- Area reporting

---


## ğŸ“© Contact

**Davide Finazzi**  
ğŸ“§ finazzi.davide01@outlook.it  
ğŸ”— [github.com/davidepanzino](https://github.com/davidepanzino)
