ISim log file
Running: C:\Users\Aria\Desktop\arch_project\MIPSproject\Test_DataPath2_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Aria/Desktop/arch_project/MIPSproject/Test_DataPath2_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/Controller1/, width 1 of formal port reset is not equal to width 32 of actual constant.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/Controller1/, width 1 of formal port reset is not equal to width 32 of actual constant.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance uut/Controller1/, width 1 of formal port reset is not equal to width 32 of actual constant.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 100.00us
# run 1s
Stopped at time : 543544 us : File "C:/Users/Aria/Desktop/arch_project/MIPSproject/Test_DataPath2.v" Line 53
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 1.00us
# run 10.00us
# run 10.00us
# run 10.00us
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 220.  For instance uut/ALUOutMux1/, width 32 of formal port ALUout is not equal to width 1 of actual signal ALUout.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "C:/Users/Aria/Desktop/arch_project/MIPSproject/DataPath.v" Line 221.  For instance uut/ALUOutMux1/, width 32 of formal port ALUResutl is not equal to width 1 of actual signal ALUResutl.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 100.00us
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 100.00us
# run 1000.00us
# run 100.00us
# run 10.00us
# run 1.00us
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run 5000ns
