// Generated by CIRCT firtool-1.133.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
// VCS coverage exclude_file
module mem_1028x12(	// AgileHWProject/src/DualPortRAM.scala:15:24
  input  [10:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [11:0] R0_data,
  input  [10:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [11:0] W0_data
);

  reg [11:0] Memory[0:1027];	// AgileHWProject/src/DualPortRAM.scala:15:24
  reg        _R0_en_d0;	// AgileHWProject/src/DualPortRAM.scala:15:24
  reg [10:0] _R0_addr_d0;	// AgileHWProject/src/DualPortRAM.scala:15:24
  always @(posedge R0_clk) begin	// AgileHWProject/src/DualPortRAM.scala:15:24
    _R0_en_d0 <= R0_en;	// AgileHWProject/src/DualPortRAM.scala:15:24
    _R0_addr_d0 <= R0_addr;	// AgileHWProject/src/DualPortRAM.scala:15:24
  end // always @(posedge)
  always @(posedge W0_clk) begin	// AgileHWProject/src/DualPortRAM.scala:15:24
    if (W0_en)	// AgileHWProject/src/DualPortRAM.scala:15:24
      Memory[W0_addr] <= W0_data;	// AgileHWProject/src/DualPortRAM.scala:15:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// AgileHWProject/src/DualPortRAM.scala:15:24
    `ifdef RANDOMIZE_REG_INIT	// AgileHWProject/src/DualPortRAM.scala:15:24
      reg [31:0] _RANDOM;	// AgileHWProject/src/DualPortRAM.scala:15:24
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// AgileHWProject/src/DualPortRAM.scala:15:24
    initial begin	// AgileHWProject/src/DualPortRAM.scala:15:24
      `INIT_RANDOM_PROLOG_	// AgileHWProject/src/DualPortRAM.scala:15:24
      `ifdef RANDOMIZE_MEM_INIT	// AgileHWProject/src/DualPortRAM.scala:15:24
        for (logic [10:0] i = 11'h0; i < 11'h404; i += 11'h1) begin
          _RANDOM_MEM = `RANDOM;	// AgileHWProject/src/DualPortRAM.scala:15:24
          Memory[i] = _RANDOM_MEM[11:0];	// AgileHWProject/src/DualPortRAM.scala:15:24
        end
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// AgileHWProject/src/DualPortRAM.scala:15:24
        _RANDOM = {`RANDOM};	// AgileHWProject/src/DualPortRAM.scala:15:24
        _R0_en_d0 = _RANDOM[0];	// AgileHWProject/src/DualPortRAM.scala:15:24
        _R0_addr_d0 = _RANDOM[11:1];	// AgileHWProject/src/DualPortRAM.scala:15:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = _R0_en_d0 ? Memory[_R0_addr_d0] : 12'bx;	// AgileHWProject/src/DualPortRAM.scala:15:24
endmodule

