

================================================================
== Vitis HLS Report for 'sessionIdManager'
================================================================
* Date:           Sat Mar 18 14:38:52 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       42|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       41|    -|
|Register             |        -|     -|       39|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       39|       83|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_63_p2                |         +|   0|  0|  17|          10|           1|
    |ap_condition_115                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op23_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_32_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1072_fu_57_p2              |      icmp|   0|  0|  11|          10|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  42|          27|          14|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done                      |   9|          2|    1|          2|
    |slc_sessionIdFinFifo_blk_n   |   9|          2|    1|          2|
    |slc_sessionIdFreeList_blk_n  |   9|          2|    1|          2|
    |slc_sessionIdFreeList_din    |  14|          3|   14|         42|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  41|          9|   17|         48|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |counter_V                |  10|   0|   10|          0|
    |counter_V_load_reg_83    |  10|   0|   10|          0|
    |icmp_ln1072_reg_88       |   1|   0|    1|          0|
    |sessionID_reg_92         |  14|   0|   14|          0|
    |tmp_i_reg_79             |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  39|   0|   39|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|       sessionIdManager|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|       sessionIdManager|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|       sessionIdManager|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|       sessionIdManager|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|       sessionIdManager|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|       sessionIdManager|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|       sessionIdManager|  return value|
|slc_sessionIdFinFifo_dout     |   in|   14|     ap_fifo|   slc_sessionIdFinFifo|       pointer|
|slc_sessionIdFinFifo_empty_n  |   in|    1|     ap_fifo|   slc_sessionIdFinFifo|       pointer|
|slc_sessionIdFinFifo_read     |  out|    1|     ap_fifo|   slc_sessionIdFinFifo|       pointer|
|slc_sessionIdFreeList_din     |  out|   14|     ap_fifo|  slc_sessionIdFreeList|       pointer|
|slc_sessionIdFreeList_full_n  |   in|    1|     ap_fifo|  slc_sessionIdFreeList|       pointer|
|slc_sessionIdFreeList_write   |  out|    1|     ap_fifo|  slc_sessionIdFreeList|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

