INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PKhing/Desktop/Code/verilog/lab1/lab1.srcs/sources_1/new/lab1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdderAssign
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PKhing/Desktop/Code/verilog/lab1/lab1.srcs/sim_1/new/lab1_2_tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdderAssignTester
