<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_liireg.h source code [netbsd/sys/dev/pci/if_liireg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="rx_pkt,tx_pkt_header,tx_pkt_status "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/if_liireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='if_liireg.h.html'>if_liireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_liireg.h,v 1.2 2008/04/29 06:53:03 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> *  Copyright (c) 2008 The NetBSD Foundation.</i></td></tr>
<tr><th id="5">5</th><td><i> *  All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *  Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> *  modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> *  are met:</i></td></tr>
<tr><th id="10">10</th><td><i> *  1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *     notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> *  2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *     notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *     documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> *  THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="17">17</th><td><i> *  ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="18">18</th><td><i> *  TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="19">19</th><td><i> *  PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> *  BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="21">21</th><td><i> *  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="22">22</th><td><i> *  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="23">23</th><td><i> *  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="24">24</th><td><i> *  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="25">25</th><td><i> *  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="26">26</th><td><i> *  POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="27">27</th><td><i> */</i></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><i>/*</i></td></tr>
<tr><th id="30">30</th><td><i> * PCI configuration space seems to be mapped in the first 0x100 bytes of</i></td></tr>
<tr><th id="31">31</th><td><i> * the register area.</i></td></tr>
<tr><th id="32">32</th><td><i> */</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* SPI Flash Control register */</i></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFC" data-ref="_M/ATL2_SFC">ATL2_SFC</dfn>	0x0200</u></td></tr>
<tr><th id="36">36</th><td><u>#define 	<dfn class="macro" id="_M/SFC_STS_NON_RDY" data-ref="_M/SFC_STS_NON_RDY">SFC_STS_NON_RDY</dfn>		0x00000001</u></td></tr>
<tr><th id="37">37</th><td><u>#define 	<dfn class="macro" id="_M/SFC_STS_WEN" data-ref="_M/SFC_STS_WEN">SFC_STS_WEN</dfn>		0x00000002</u></td></tr>
<tr><th id="38">38</th><td><u>#define 	<dfn class="macro" id="_M/SFC_STS_WPEN" data-ref="_M/SFC_STS_WPEN">SFC_STS_WPEN</dfn>		0x00000080</u></td></tr>
<tr><th id="39">39</th><td><u>#define 	<dfn class="macro" id="_M/SFC_DEV_STS_MASK" data-ref="_M/SFC_DEV_STS_MASK">SFC_DEV_STS_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="40">40</th><td><u>#define 	<dfn class="macro" id="_M/SFC_DEV_STS_SHIFT" data-ref="_M/SFC_DEV_STS_SHIFT">SFC_DEV_STS_SHIFT</dfn>	0</u></td></tr>
<tr><th id="41">41</th><td><u>#define 	<dfn class="macro" id="_M/SFC_INS_MASK" data-ref="_M/SFC_INS_MASK">SFC_INS_MASK</dfn>		0x07</u></td></tr>
<tr><th id="42">42</th><td><u>#define 	<dfn class="macro" id="_M/SFC_INS_SHIFT" data-ref="_M/SFC_INS_SHIFT">SFC_INS_SHIFT</dfn>		8</u></td></tr>
<tr><th id="43">43</th><td><u>#define 	<dfn class="macro" id="_M/SFC_START" data-ref="_M/SFC_START">SFC_START</dfn>		0x00000800</u></td></tr>
<tr><th id="44">44</th><td><u>#define 	<dfn class="macro" id="_M/SFC_EN_VPD" data-ref="_M/SFC_EN_VPD">SFC_EN_VPD</dfn>		0x00002000</u></td></tr>
<tr><th id="45">45</th><td><u>#define 	<dfn class="macro" id="_M/SFC_LDSTART" data-ref="_M/SFC_LDSTART">SFC_LDSTART</dfn>		0x00008000</u></td></tr>
<tr><th id="46">46</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CS_HI_MASK" data-ref="_M/SFC_CS_HI_MASK">SFC_CS_HI_MASK</dfn>		0x03</u></td></tr>
<tr><th id="47">47</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CS_HI_SHIFT" data-ref="_M/SFC_CS_HI_SHIFT">SFC_CS_HI_SHIFT</dfn>		16</u></td></tr>
<tr><th id="48">48</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CS_HOLD_MASK" data-ref="_M/SFC_CS_HOLD_MASK">SFC_CS_HOLD_MASK</dfn>	0x03</u></td></tr>
<tr><th id="49">49</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CS_HOLD_SHIFT" data-ref="_M/SFC_CS_HOLD_SHIFT">SFC_CS_HOLD_SHIFT</dfn>	18</u></td></tr>
<tr><th id="50">50</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CLK_LO_MASK" data-ref="_M/SFC_CLK_LO_MASK">SFC_CLK_LO_MASK</dfn>		0x03</u></td></tr>
<tr><th id="51">51</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CLK_LO_SHIFT" data-ref="_M/SFC_CLK_LO_SHIFT">SFC_CLK_LO_SHIFT</dfn>	20</u></td></tr>
<tr><th id="52">52</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CLK_HI_MASK" data-ref="_M/SFC_CLK_HI_MASK">SFC_CLK_HI_MASK</dfn>		0x03</u></td></tr>
<tr><th id="53">53</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CLK_HI_SHIFT" data-ref="_M/SFC_CLK_HI_SHIFT">SFC_CLK_HI_SHIFT</dfn>	22</u></td></tr>
<tr><th id="54">54</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CS_SETUP_MASK" data-ref="_M/SFC_CS_SETUP_MASK">SFC_CS_SETUP_MASK</dfn>	0x03</u></td></tr>
<tr><th id="55">55</th><td><u>#define 	<dfn class="macro" id="_M/SFC_CS_SETUP_SHIFT" data-ref="_M/SFC_CS_SETUP_SHIFT">SFC_CS_SETUP_SHIFT</dfn>	24</u></td></tr>
<tr><th id="56">56</th><td><u>#define 	<dfn class="macro" id="_M/SFC_EROMPGSZ_MASK" data-ref="_M/SFC_EROMPGSZ_MASK">SFC_EROMPGSZ_MASK</dfn>	0x03</u></td></tr>
<tr><th id="57">57</th><td><u>#define 	<dfn class="macro" id="_M/SFC_EROMPGSZ_SHIFT" data-ref="_M/SFC_EROMPGSZ_SHIFT">SFC_EROMPGSZ_SHIFT</dfn>	26</u></td></tr>
<tr><th id="58">58</th><td><u>#define 	<dfn class="macro" id="_M/SFC_WAIT_READY" data-ref="_M/SFC_WAIT_READY">SFC_WAIT_READY</dfn>		0x10000000</u></td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><i>/* SPI Flash Address register */</i></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/ATL2_SF_ADDR" data-ref="_M/ATL2_SF_ADDR">ATL2_SF_ADDR</dfn>	0x0204</u></td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/* SPI Flash Data register */</i></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/ATL2_SF_DATA" data-ref="_M/ATL2_SF_DATA">ATL2_SF_DATA</dfn>	0x0208</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i>/* SPI Flash Configuration register */</i></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFCF" data-ref="_M/ATL2_SFCF">ATL2_SFCF</dfn>	0x020c</u></td></tr>
<tr><th id="68">68</th><td><u>#define 	<dfn class="macro" id="_M/SFCF_LD_ADDR_MASK" data-ref="_M/SFCF_LD_ADDR_MASK">SFCF_LD_ADDR_MASK</dfn>	0x00ffffff</u></td></tr>
<tr><th id="69">69</th><td><u>#define 	<dfn class="macro" id="_M/SFCF_LD_ADDR_SHIFT" data-ref="_M/SFCF_LD_ADDR_SHIFT">SFCF_LD_ADDR_SHIFT</dfn>	0</u></td></tr>
<tr><th id="70">70</th><td><u>#define 	<dfn class="macro" id="_M/SFCF_VPD_ADDR_MASK" data-ref="_M/SFCF_VPD_ADDR_MASK">SFCF_VPD_ADDR_MASK</dfn>	0x03</u></td></tr>
<tr><th id="71">71</th><td><u>#define 	<dfn class="macro" id="_M/SFCF_VPD_ADDR_SHIFT" data-ref="_M/SFCF_VPD_ADDR_SHIFT">SFCF_VPD_ADDR_SHIFT</dfn>	24</u></td></tr>
<tr><th id="72">72</th><td><u>#define 	<dfn class="macro" id="_M/SFCF_LD_EXISTS" data-ref="_M/SFCF_LD_EXISTS">SFCF_LD_EXISTS</dfn>		0x04000000</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/* SPI Flash op codes programmation registers */</i></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFOP_PROGRAM" data-ref="_M/ATL2_SFOP_PROGRAM">ATL2_SFOP_PROGRAM</dfn>	0x0210</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFOP_SC_ERASE" data-ref="_M/ATL2_SFOP_SC_ERASE">ATL2_SFOP_SC_ERASE</dfn>	0x0211</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFOP_CHIP_ERASE" data-ref="_M/ATL2_SFOP_CHIP_ERASE">ATL2_SFOP_CHIP_ERASE</dfn>	0x0212</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFOP_RDID" data-ref="_M/ATL2_SFOP_RDID">ATL2_SFOP_RDID</dfn>		0x0213</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFOP_WREN" data-ref="_M/ATL2_SFOP_WREN">ATL2_SFOP_WREN</dfn>		0x0214</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFOP_RDSR" data-ref="_M/ATL2_SFOP_RDSR">ATL2_SFOP_RDSR</dfn>		0x0215</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFOP_WRSR" data-ref="_M/ATL2_SFOP_WRSR">ATL2_SFOP_WRSR</dfn>		0x0216</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/ATL2_SFOP_READ" data-ref="_M/ATL2_SFOP_READ">ATL2_SFOP_READ</dfn>		0x0217</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/* TWSI Control register, whatever that is */</i></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/ATL2_TWSIC" data-ref="_M/ATL2_TWSIC">ATL2_TWSIC</dfn>	0x0218</u></td></tr>
<tr><th id="86">86</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_LD_OFFSET_MASK" data-ref="_M/TWSIC_LD_OFFSET_MASK">TWSIC_LD_OFFSET_MASK</dfn>        0x000000ff</u></td></tr>
<tr><th id="87">87</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_LD_OFFSET_SHIFT" data-ref="_M/TWSIC_LD_OFFSET_SHIFT">TWSIC_LD_OFFSET_SHIFT</dfn>       0</u></td></tr>
<tr><th id="88">88</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_LD_SLV_ADDR_MASK" data-ref="_M/TWSIC_LD_SLV_ADDR_MASK">TWSIC_LD_SLV_ADDR_MASK</dfn>      0x07</u></td></tr>
<tr><th id="89">89</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_LD_SLV_ADDR_SHIFT" data-ref="_M/TWSIC_LD_SLV_ADDR_SHIFT">TWSIC_LD_SLV_ADDR_SHIFT</dfn>     8</u></td></tr>
<tr><th id="90">90</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_SW_LDSTART" data-ref="_M/TWSIC_SW_LDSTART">TWSIC_SW_LDSTART</dfn>            0x00000800</u></td></tr>
<tr><th id="91">91</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_HW_LDSTART" data-ref="_M/TWSIC_HW_LDSTART">TWSIC_HW_LDSTART</dfn>            0x00001000</u></td></tr>
<tr><th id="92">92</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_SMB_SLV_ADDR_MASK" data-ref="_M/TWSIC_SMB_SLV_ADDR_MASK">TWSIC_SMB_SLV_ADDR_MASK</dfn>     0x7F</u></td></tr>
<tr><th id="93">93</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_SMB_SLV_ADDR_SHIFT" data-ref="_M/TWSIC_SMB_SLV_ADDR_SHIFT">TWSIC_SMB_SLV_ADDR_SHIFT</dfn>    15</u></td></tr>
<tr><th id="94">94</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_LD_EXIST" data-ref="_M/TWSIC_LD_EXIST">TWSIC_LD_EXIST</dfn>              0x00400000</u></td></tr>
<tr><th id="95">95</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_READ_FREQ_SEL_MASK" data-ref="_M/TWSIC_READ_FREQ_SEL_MASK">TWSIC_READ_FREQ_SEL_MASK</dfn>    0x03</u></td></tr>
<tr><th id="96">96</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_READ_FREQ_SEL_SHIFT" data-ref="_M/TWSIC_READ_FREQ_SEL_SHIFT">TWSIC_READ_FREQ_SEL_SHIFT</dfn>   23</u></td></tr>
<tr><th id="97">97</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_FREQ_SEL_100K" data-ref="_M/TWSIC_FREQ_SEL_100K">TWSIC_FREQ_SEL_100K</dfn>         0</u></td></tr>
<tr><th id="98">98</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_FREQ_SEL_200K" data-ref="_M/TWSIC_FREQ_SEL_200K">TWSIC_FREQ_SEL_200K</dfn>         1</u></td></tr>
<tr><th id="99">99</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_FREQ_SEL_300K" data-ref="_M/TWSIC_FREQ_SEL_300K">TWSIC_FREQ_SEL_300K</dfn>         2</u></td></tr>
<tr><th id="100">100</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_FREQ_SEL_400K" data-ref="_M/TWSIC_FREQ_SEL_400K">TWSIC_FREQ_SEL_400K</dfn>         3</u></td></tr>
<tr><th id="101">101</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_WRITE_FREQ_SEL_MASK" data-ref="_M/TWSIC_WRITE_FREQ_SEL_MASK">TWSIC_WRITE_FREQ_SEL_MASK</dfn>   0x03</u></td></tr>
<tr><th id="102">102</th><td><u>#define     <dfn class="macro" id="_M/TWSIC_WRITE_FREQ_SEL_SHIFT" data-ref="_M/TWSIC_WRITE_FREQ_SEL_SHIFT">TWSIC_WRITE_FREQ_SEL_SHIFT</dfn>  24</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><i>/* PCI-Express Device Misc. Control register? (size unknown) */</i></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/ATL2_PCEDMC" data-ref="_M/ATL2_PCEDMC">ATL2_PCEDMC</dfn>	0x021c</u></td></tr>
<tr><th id="106">106</th><td><u>#define 	<dfn class="macro" id="_M/PCEDMC_RETRY_BUFDIS" data-ref="_M/PCEDMC_RETRY_BUFDIS">PCEDMC_RETRY_BUFDIS</dfn>	0x01</u></td></tr>
<tr><th id="107">107</th><td><u>#define 	<dfn class="macro" id="_M/PCEDMC_EXT_PIPE" data-ref="_M/PCEDMC_EXT_PIPE">PCEDMC_EXT_PIPE</dfn>		0x02</u></td></tr>
<tr><th id="108">108</th><td><u>#define 	<dfn class="macro" id="_M/PCEDMC_SPIROM_EXISTS" data-ref="_M/PCEDMC_SPIROM_EXISTS">PCEDMC_SPIROM_EXISTS</dfn>	0x04</u></td></tr>
<tr><th id="109">109</th><td><u>#define 	<dfn class="macro" id="_M/PCEDMC_SERDES_ENDIAN" data-ref="_M/PCEDMC_SERDES_ENDIAN">PCEDMC_SERDES_ENDIAN</dfn>	0x08</u></td></tr>
<tr><th id="110">110</th><td><u>#define 	<dfn class="macro" id="_M/PCEDMC_SERDES_SEL_DIN" data-ref="_M/PCEDMC_SERDES_SEL_DIN">PCEDMC_SERDES_SEL_DIN</dfn>	0x10</u></td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td><i>/* PCI-Express PHY Miscellaneous register (size unknown) */</i></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/ATL2_PCEPM" data-ref="_M/ATL2_PCEPM">ATL2_PCEPM</dfn>	0x1000</u></td></tr>
<tr><th id="114">114</th><td><u>#define 	<dfn class="macro" id="_M/PCEPM_FORCE_RCV_DET" data-ref="_M/PCEPM_FORCE_RCV_DET">PCEPM_FORCE_RCV_DET</dfn>	0x04</u></td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td><i>/* PCI-Express DLL TX Control register */</i></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/ATL2_PCEDTXC" data-ref="_M/ATL2_PCEDTXC">ATL2_PCEDTXC</dfn>	0x1104</u></td></tr>
<tr><th id="118">118</th><td><u>#define 	<dfn class="macro" id="_M/PCEDTX_SEL_NOR_CLK" data-ref="_M/PCEDTX_SEL_NOR_CLK">PCEDTX_SEL_NOR_CLK</dfn>	0x00000400</u></td></tr>
<tr><th id="119">119</th><td><u>#define 	<dfn class="macro" id="_M/PCEDTX_DEF" data-ref="_M/PCEDTX_DEF">PCEDTX_DEF</dfn>		0x00000568</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i>/* PCI-Express-related register (LTSSM test mode) */</i></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/ATL2_PCELTM" data-ref="_M/ATL2_PCELTM">ATL2_PCELTM</dfn>	0x12fc</u></td></tr>
<tr><th id="123">123</th><td><u>#define 	<dfn class="macro" id="_M/PCELTM_DEF" data-ref="_M/PCELTM_DEF">PCELTM_DEF</dfn>		0x00006500</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>/* Selene Master Control register */</i></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/ATL2_SMC" data-ref="_M/ATL2_SMC">ATL2_SMC</dfn>	0x1400</u></td></tr>
<tr><th id="127">127</th><td><u>#define 	<dfn class="macro" id="_M/SMC_SOFT_RST" data-ref="_M/SMC_SOFT_RST">SMC_SOFT_RST</dfn>		0x00000001</u></td></tr>
<tr><th id="128">128</th><td><u>#define 	<dfn class="macro" id="_M/SMC_MTIMER_EN" data-ref="_M/SMC_MTIMER_EN">SMC_MTIMER_EN</dfn>		0x00000002</u></td></tr>
<tr><th id="129">129</th><td><u>#define 	<dfn class="macro" id="_M/SMC_ITIMER_EN" data-ref="_M/SMC_ITIMER_EN">SMC_ITIMER_EN</dfn>		0x00000004</u></td></tr>
<tr><th id="130">130</th><td><u>#define 	<dfn class="macro" id="_M/SMC_MANUAL_INT" data-ref="_M/SMC_MANUAL_INT">SMC_MANUAL_INT</dfn>		0x00000008</u></td></tr>
<tr><th id="131">131</th><td><u>#define 	<dfn class="macro" id="_M/SMC_REV_NUM_MASK" data-ref="_M/SMC_REV_NUM_MASK">SMC_REV_NUM_MASK</dfn>	0xff</u></td></tr>
<tr><th id="132">132</th><td><u>#define 	<dfn class="macro" id="_M/SMC_REV_NUM_SHIFT" data-ref="_M/SMC_REV_NUM_SHIFT">SMC_REV_NUM_SHIFT</dfn>	16</u></td></tr>
<tr><th id="133">133</th><td><u>#define 	<dfn class="macro" id="_M/SMC_DEV_ID_MASK" data-ref="_M/SMC_DEV_ID_MASK">SMC_DEV_ID_MASK</dfn>		0xff</u></td></tr>
<tr><th id="134">134</th><td><u>#define 	<dfn class="macro" id="_M/SMC_DEV_ID_SHIFT" data-ref="_M/SMC_DEV_ID_SHIFT">SMC_DEV_ID_SHIFT</dfn>	24</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/* Timer Initial Value register */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/ATL2_TIV" data-ref="_M/ATL2_TIV">ATL2_TIV</dfn>	0x1404</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* IRQ Moderator Timer Initial Value register */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/ATL2_IMTIV" data-ref="_M/ATL2_IMTIV">ATL2_IMTIV</dfn>	0x1408</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>/* PHY Control register */</i></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/ATL2_PHYC" data-ref="_M/ATL2_PHYC">ATL2_PHYC</dfn>	0x140c</u></td></tr>
<tr><th id="144">144</th><td><u>#define 	<dfn class="macro" id="_M/PHYC_ENABLE" data-ref="_M/PHYC_ENABLE">PHYC_ENABLE</dfn>	0x0001</u></td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td><i>/* IRQ Anti-Lost Timer Initial Value register</i></td></tr>
<tr><th id="147">147</th><td><i>    --&gt; Time allowed for software to clear the interrupt */</i></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/ATL2_IALTIV" data-ref="_M/ATL2_IALTIV">ATL2_IALTIV</dfn>	0x140e</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i>/* Block Idle Status register</i></td></tr>
<tr><th id="151">151</th><td><i>   --&gt; Bit set if matching state machine is not idle */</i></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/ATL2_BIS" data-ref="_M/ATL2_BIS">ATL2_BIS</dfn>	0x1410</u></td></tr>
<tr><th id="153">153</th><td><u>#define 	<dfn class="macro" id="_M/BIS_RXMAC" data-ref="_M/BIS_RXMAC">BIS_RXMAC</dfn>	0x00000001</u></td></tr>
<tr><th id="154">154</th><td><u>#define		<dfn class="macro" id="_M/BIS_TXMAC" data-ref="_M/BIS_TXMAC">BIS_TXMAC</dfn>	0x00000002</u></td></tr>
<tr><th id="155">155</th><td><u>#define 	<dfn class="macro" id="_M/BIS_DMAR" data-ref="_M/BIS_DMAR">BIS_DMAR</dfn>	0x00000004</u></td></tr>
<tr><th id="156">156</th><td><u>#define 	<dfn class="macro" id="_M/BIS_DMAW" data-ref="_M/BIS_DMAW">BIS_DMAW</dfn>	0x00000008</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><i>/* MDIO Control register */</i></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/ATL2_MDIOC" data-ref="_M/ATL2_MDIOC">ATL2_MDIOC</dfn>	0x1414</u></td></tr>
<tr><th id="160">160</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_DATA_MASK" data-ref="_M/MDIOC_DATA_MASK">MDIOC_DATA_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="161">161</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_DATA_SHIFT" data-ref="_M/MDIOC_DATA_SHIFT">MDIOC_DATA_SHIFT</dfn>	0</u></td></tr>
<tr><th id="162">162</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_REG_MASK" data-ref="_M/MDIOC_REG_MASK">MDIOC_REG_MASK</dfn>		0x1f</u></td></tr>
<tr><th id="163">163</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_REG_SHIFT" data-ref="_M/MDIOC_REG_SHIFT">MDIOC_REG_SHIFT</dfn>		16</u></td></tr>
<tr><th id="164">164</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_WRITE" data-ref="_M/MDIOC_WRITE">MDIOC_WRITE</dfn>		0x00000000</u></td></tr>
<tr><th id="165">165</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_READ" data-ref="_M/MDIOC_READ">MDIOC_READ</dfn>		0x00200000</u></td></tr>
<tr><th id="166">166</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_SUP_PREAMBLE" data-ref="_M/MDIOC_SUP_PREAMBLE">MDIOC_SUP_PREAMBLE</dfn>	0x00400000</u></td></tr>
<tr><th id="167">167</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_START" data-ref="_M/MDIOC_START">MDIOC_START</dfn>		0x00800000</u></td></tr>
<tr><th id="168">168</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_CLK_SEL_MASK" data-ref="_M/MDIOC_CLK_SEL_MASK">MDIOC_CLK_SEL_MASK</dfn>	0x07</u></td></tr>
<tr><th id="169">169</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_CLK_SEL_SHIFT" data-ref="_M/MDIOC_CLK_SEL_SHIFT">MDIOC_CLK_SEL_SHIFT</dfn>	24</u></td></tr>
<tr><th id="170">170</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_CLK_25_4" data-ref="_M/MDIOC_CLK_25_4">MDIOC_CLK_25_4</dfn>		0</u></td></tr>
<tr><th id="171">171</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_CLK_25_6" data-ref="_M/MDIOC_CLK_25_6">MDIOC_CLK_25_6</dfn>		2</u></td></tr>
<tr><th id="172">172</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_CLK_25_8" data-ref="_M/MDIOC_CLK_25_8">MDIOC_CLK_25_8</dfn>		3</u></td></tr>
<tr><th id="173">173</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_CLK_25_10" data-ref="_M/MDIOC_CLK_25_10">MDIOC_CLK_25_10</dfn>		4</u></td></tr>
<tr><th id="174">174</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_CLK_25_14" data-ref="_M/MDIOC_CLK_25_14">MDIOC_CLK_25_14</dfn>		5</u></td></tr>
<tr><th id="175">175</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_CLK_25_20" data-ref="_M/MDIOC_CLK_25_20">MDIOC_CLK_25_20</dfn>		6</u></td></tr>
<tr><th id="176">176</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_CLK_25_28" data-ref="_M/MDIOC_CLK_25_28">MDIOC_CLK_25_28</dfn>		7</u></td></tr>
<tr><th id="177">177</th><td><u>#define 	<dfn class="macro" id="_M/MDIOC_BUSY" data-ref="_M/MDIOC_BUSY">MDIOC_BUSY</dfn>		0x08000000</u></td></tr>
<tr><th id="178">178</th><td><i>/* Time to wait for MDIO, waiting for 2us in-between */</i></td></tr>
<tr><th id="179">179</th><td><u>#define 	<dfn class="macro" id="_M/MDIO_WAIT_TIMES" data-ref="_M/MDIO_WAIT_TIMES">MDIO_WAIT_TIMES</dfn>		10</u></td></tr>
<tr><th id="180">180</th><td></td></tr>
<tr><th id="181">181</th><td><i>/* SerDes Lock Detect Control and Status register */</i></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/ATL2_SERDES" data-ref="_M/ATL2_SERDES">ATL2_SERDES</dfn>	0x1424</u></td></tr>
<tr><th id="183">183</th><td><u>#define 	<dfn class="macro" id="_M/SERDES_LOCK_DETECT" data-ref="_M/SERDES_LOCK_DETECT">SERDES_LOCK_DETECT</dfn>	0x01</u></td></tr>
<tr><th id="184">184</th><td><u>#define 	<dfn class="macro" id="_M/SERDES_LOCK_DETECT_EN" data-ref="_M/SERDES_LOCK_DETECT_EN">SERDES_LOCK_DETECT_EN</dfn>	0x02</u></td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><i>/* MAC Control register */</i></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/ATL2_MACC" data-ref="_M/ATL2_MACC">ATL2_MACC</dfn>	0x1480</u></td></tr>
<tr><th id="188">188</th><td><u>#define 	<dfn class="macro" id="_M/MACC_TX_EN" data-ref="_M/MACC_TX_EN">MACC_TX_EN</dfn>		0x00000001</u></td></tr>
<tr><th id="189">189</th><td><u>#define 	<dfn class="macro" id="_M/MACC_RX_EN" data-ref="_M/MACC_RX_EN">MACC_RX_EN</dfn>		0x00000002</u></td></tr>
<tr><th id="190">190</th><td><u>#define 	<dfn class="macro" id="_M/MACC_TX_FLOW_EN" data-ref="_M/MACC_TX_FLOW_EN">MACC_TX_FLOW_EN</dfn>		0x00000004</u></td></tr>
<tr><th id="191">191</th><td><u>#define 	<dfn class="macro" id="_M/MACC_RX_FLOW_EN" data-ref="_M/MACC_RX_FLOW_EN">MACC_RX_FLOW_EN</dfn>		0x00000008</u></td></tr>
<tr><th id="192">192</th><td><u>#define 	<dfn class="macro" id="_M/MACC_LOOPBACK" data-ref="_M/MACC_LOOPBACK">MACC_LOOPBACK</dfn>		0x00000010</u></td></tr>
<tr><th id="193">193</th><td><u>#define 	<dfn class="macro" id="_M/MACC_FDX" data-ref="_M/MACC_FDX">MACC_FDX</dfn>		0x00000020</u></td></tr>
<tr><th id="194">194</th><td><u>#define 	<dfn class="macro" id="_M/MACC_ADD_CRC" data-ref="_M/MACC_ADD_CRC">MACC_ADD_CRC</dfn>		0x00000040</u></td></tr>
<tr><th id="195">195</th><td><u>#define 	<dfn class="macro" id="_M/MACC_PAD" data-ref="_M/MACC_PAD">MACC_PAD</dfn>		0x00000080</u></td></tr>
<tr><th id="196">196</th><td><u>#define 	<dfn class="macro" id="_M/MACC_PREAMBLE_LEN_MASK" data-ref="_M/MACC_PREAMBLE_LEN_MASK">MACC_PREAMBLE_LEN_MASK</dfn>	0x0f</u></td></tr>
<tr><th id="197">197</th><td><u>#define 	<dfn class="macro" id="_M/MACC_PREAMBLE_LEN_SHIFT" data-ref="_M/MACC_PREAMBLE_LEN_SHIFT">MACC_PREAMBLE_LEN_SHIFT</dfn>	10</u></td></tr>
<tr><th id="198">198</th><td><u>#define 	<dfn class="macro" id="_M/MACC_STRIP_VLAN" data-ref="_M/MACC_STRIP_VLAN">MACC_STRIP_VLAN</dfn>		0x00004000</u></td></tr>
<tr><th id="199">199</th><td><u>#define 	<dfn class="macro" id="_M/MACC_PROMISC_EN" data-ref="_M/MACC_PROMISC_EN">MACC_PROMISC_EN</dfn>		0x00008000</u></td></tr>
<tr><th id="200">200</th><td><u>#define 	<dfn class="macro" id="_M/MACC_DBG_TX_BKPRESSURE" data-ref="_M/MACC_DBG_TX_BKPRESSURE">MACC_DBG_TX_BKPRESSURE</dfn>	0x00100000</u></td></tr>
<tr><th id="201">201</th><td><u>#define 	<dfn class="macro" id="_M/MACC_ALLMULTI_EN" data-ref="_M/MACC_ALLMULTI_EN">MACC_ALLMULTI_EN</dfn>	0x02000000</u></td></tr>
<tr><th id="202">202</th><td><u>#define 	<dfn class="macro" id="_M/MACC_BCAST_EN" data-ref="_M/MACC_BCAST_EN">MACC_BCAST_EN</dfn>		0x04000000</u></td></tr>
<tr><th id="203">203</th><td><u>#define 	<dfn class="macro" id="_M/MACC_MACLP_CLK_PHY" data-ref="_M/MACC_MACLP_CLK_PHY">MACC_MACLP_CLK_PHY</dfn>	0x08000000</u></td></tr>
<tr><th id="204">204</th><td><u>#define 	<dfn class="macro" id="_M/MACC_HDX_LEFT_BUF_MASK" data-ref="_M/MACC_HDX_LEFT_BUF_MASK">MACC_HDX_LEFT_BUF_MASK</dfn>	0x0f</u></td></tr>
<tr><th id="205">205</th><td><u>#define 	<dfn class="macro" id="_M/MACC_HDX_LEFT_BUF_SHIFT" data-ref="_M/MACC_HDX_LEFT_BUF_SHIFT">MACC_HDX_LEFT_BUF_SHIFT</dfn>	28</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><i>/* MAC IPG/IFG Control register */</i></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/ATL2_MIPFG" data-ref="_M/ATL2_MIPFG">ATL2_MIPFG</dfn>	0x1484</u></td></tr>
<tr><th id="209">209</th><td><u>#define 	<dfn class="macro" id="_M/MIPFG_IPGT_MASK" data-ref="_M/MIPFG_IPGT_MASK">MIPFG_IPGT_MASK</dfn>		0x0000007f</u></td></tr>
<tr><th id="210">210</th><td><u>#define 	<dfn class="macro" id="_M/MIPFG_IPGT_SHIFT" data-ref="_M/MIPFG_IPGT_SHIFT">MIPFG_IPGT_SHIFT</dfn>	0</u></td></tr>
<tr><th id="211">211</th><td><u>#define 	<dfn class="macro" id="_M/MIPFG_MIFG_MASK" data-ref="_M/MIPFG_MIFG_MASK">MIPFG_MIFG_MASK</dfn>		0xff</u></td></tr>
<tr><th id="212">212</th><td><u>#define 	<dfn class="macro" id="_M/MIPFG_MIFG_SHIFT" data-ref="_M/MIPFG_MIFG_SHIFT">MIPFG_MIFG_SHIFT</dfn>	8</u></td></tr>
<tr><th id="213">213</th><td><u>#define 	<dfn class="macro" id="_M/MIPFG_IPGR1_MASK" data-ref="_M/MIPFG_IPGR1_MASK">MIPFG_IPGR1_MASK</dfn>	0x7f</u></td></tr>
<tr><th id="214">214</th><td><u>#define 	<dfn class="macro" id="_M/MIPFG_IPGR1_SHIFT" data-ref="_M/MIPFG_IPGR1_SHIFT">MIPFG_IPGR1_SHIFT</dfn>	16</u></td></tr>
<tr><th id="215">215</th><td><u>#define 	<dfn class="macro" id="_M/MIPFG_IPGR2_MASK" data-ref="_M/MIPFG_IPGR2_MASK">MIPFG_IPGR2_MASK</dfn>	0x7f</u></td></tr>
<tr><th id="216">216</th><td><u>#define 	<dfn class="macro" id="_M/MIPFG_IPGR2_SHIFT" data-ref="_M/MIPFG_IPGR2_SHIFT">MIPFG_IPGR2_SHIFT</dfn>	24</u></td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><i>/* MAC Address registers */</i></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/ATL2_MAC_ADDR_0" data-ref="_M/ATL2_MAC_ADDR_0">ATL2_MAC_ADDR_0</dfn>	0x1488</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/ATL2_MAC_ADDR_1" data-ref="_M/ATL2_MAC_ADDR_1">ATL2_MAC_ADDR_1</dfn>	0x148c</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i>/* Multicast Hash Table register */</i></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/ATL2_MHT" data-ref="_M/ATL2_MHT">ATL2_MHT</dfn>	0x1490</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i>/* MAC Half-Duplex Control register */</i></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/ATL2_MHDC" data-ref="_M/ATL2_MHDC">ATL2_MHDC</dfn>	0x1498</u></td></tr>
<tr><th id="227">227</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_LCOL_MASK" data-ref="_M/MHDC_LCOL_MASK">MHDC_LCOL_MASK</dfn>		0x000003ff</u></td></tr>
<tr><th id="228">228</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_LCOL_SHIFT" data-ref="_M/MHDC_LCOL_SHIFT">MHDC_LCOL_SHIFT</dfn>		0</u></td></tr>
<tr><th id="229">229</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_RETRY_MASK" data-ref="_M/MHDC_RETRY_MASK">MHDC_RETRY_MASK</dfn>		0x0f</u></td></tr>
<tr><th id="230">230</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_RETRY_SHIFT" data-ref="_M/MHDC_RETRY_SHIFT">MHDC_RETRY_SHIFT</dfn>	12</u></td></tr>
<tr><th id="231">231</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_EXC_DEF_EN" data-ref="_M/MHDC_EXC_DEF_EN">MHDC_EXC_DEF_EN</dfn>		0x00010000</u></td></tr>
<tr><th id="232">232</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_NO_BACK_C" data-ref="_M/MHDC_NO_BACK_C">MHDC_NO_BACK_C</dfn>		0x00020000</u></td></tr>
<tr><th id="233">233</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_NO_BACK_P" data-ref="_M/MHDC_NO_BACK_P">MHDC_NO_BACK_P</dfn>		0x00040000</u></td></tr>
<tr><th id="234">234</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_ABEDE" data-ref="_M/MHDC_ABEDE">MHDC_ABEDE</dfn>		0x00080000</u></td></tr>
<tr><th id="235">235</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_ABEBT_MASK" data-ref="_M/MHDC_ABEBT_MASK">MHDC_ABEBT_MASK</dfn>		0x0f</u></td></tr>
<tr><th id="236">236</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_ABEBT_SHIFT" data-ref="_M/MHDC_ABEBT_SHIFT">MHDC_ABEBT_SHIFT</dfn>	20</u></td></tr>
<tr><th id="237">237</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_JAMIPG_MASK" data-ref="_M/MHDC_JAMIPG_MASK">MHDC_JAMIPG_MASK</dfn>	0x0f</u></td></tr>
<tr><th id="238">238</th><td><u>#define 	<dfn class="macro" id="_M/MHDC_JAMIPG_SHIFT" data-ref="_M/MHDC_JAMIPG_SHIFT">MHDC_JAMIPG_SHIFT</dfn>	24</u></td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><i>/* MTU Control register */</i></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/ATL2_MTU" data-ref="_M/ATL2_MTU">ATL2_MTU</dfn>	0x149c</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/* WOL Control register */</i></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/ATL2_WOLC" data-ref="_M/ATL2_WOLC">ATL2_WOLC</dfn></u></td></tr>
<tr><th id="245">245</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PATTERN_EN" data-ref="_M/WOLC_PATTERN_EN">WOLC_PATTERN_EN</dfn>		0x00000001</u></td></tr>
<tr><th id="246">246</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PATTERN_PME_EN" data-ref="_M/WOLC_PATTERN_PME_EN">WOLC_PATTERN_PME_EN</dfn>	0x00000002</u></td></tr>
<tr><th id="247">247</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_MAGIC_EN" data-ref="_M/WOLC_MAGIC_EN">WOLC_MAGIC_EN</dfn>		0x00000004</u></td></tr>
<tr><th id="248">248</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_MAGIC_PME_EN" data-ref="_M/WOLC_MAGIC_PME_EN">WOLC_MAGIC_PME_EN</dfn>	0x00000008</u></td></tr>
<tr><th id="249">249</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_LINK_CHG_EN" data-ref="_M/WOLC_LINK_CHG_EN">WOLC_LINK_CHG_EN</dfn>	0x00000010</u></td></tr>
<tr><th id="250">250</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_LINK_CHG_PME_EN" data-ref="_M/WOLC_LINK_CHG_PME_EN">WOLC_LINK_CHG_PME_EN</dfn>	0x00000020</u></td></tr>
<tr><th id="251">251</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PATTERN_ST" data-ref="_M/WOLC_PATTERN_ST">WOLC_PATTERN_ST</dfn>		0x00000100</u></td></tr>
<tr><th id="252">252</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_MAGIC_ST" data-ref="_M/WOLC_MAGIC_ST">WOLC_MAGIC_ST</dfn>		0x00000200</u></td></tr>
<tr><th id="253">253</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_LINK_CHG_ST" data-ref="_M/WOLC_LINK_CHG_ST">WOLC_LINK_CHG_ST</dfn>	0x00000400</u></td></tr>
<tr><th id="254">254</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT0_EN" data-ref="_M/WOLC_PT0_EN">WOLC_PT0_EN</dfn>		0x00010000</u></td></tr>
<tr><th id="255">255</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT1_EN" data-ref="_M/WOLC_PT1_EN">WOLC_PT1_EN</dfn>		0x00020000</u></td></tr>
<tr><th id="256">256</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT2_EN" data-ref="_M/WOLC_PT2_EN">WOLC_PT2_EN</dfn>		0x00040000</u></td></tr>
<tr><th id="257">257</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT3_EN" data-ref="_M/WOLC_PT3_EN">WOLC_PT3_EN</dfn>		0x00080000</u></td></tr>
<tr><th id="258">258</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT4_EN" data-ref="_M/WOLC_PT4_EN">WOLC_PT4_EN</dfn>		0x00100000</u></td></tr>
<tr><th id="259">259</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT0_MATCH" data-ref="_M/WOLC_PT0_MATCH">WOLC_PT0_MATCH</dfn>		0x01000000</u></td></tr>
<tr><th id="260">260</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT1_MATCH" data-ref="_M/WOLC_PT1_MATCH">WOLC_PT1_MATCH</dfn>		0x02000000</u></td></tr>
<tr><th id="261">261</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT2_MATCH" data-ref="_M/WOLC_PT2_MATCH">WOLC_PT2_MATCH</dfn>		0x04000000</u></td></tr>
<tr><th id="262">262</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT3_MATCH" data-ref="_M/WOLC_PT3_MATCH">WOLC_PT3_MATCH</dfn>		0x08000000</u></td></tr>
<tr><th id="263">263</th><td><u>#define 	<dfn class="macro" id="_M/WOLC_PT4_MATCH" data-ref="_M/WOLC_PT4_MATCH">WOLC_PT4_MATCH</dfn>		0x10000000</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><i>/* Internal SRAM Partition register */</i></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/ATL2_SRAM_TXRAM_END" data-ref="_M/ATL2_SRAM_TXRAM_END">ATL2_SRAM_TXRAM_END</dfn>	0x1500</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/ATL2_SRAM_RXRAM_END" data-ref="_M/ATL2_SRAM_RXRAM_END">ATL2_SRAM_RXRAM_END</dfn>	0x1502</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i>/* Descriptor Control registers */</i></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/ATL2_DESC_BASE_ADDR_HI" data-ref="_M/ATL2_DESC_BASE_ADDR_HI">ATL2_DESC_BASE_ADDR_HI</dfn>	0x1540</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXD_BASE_ADDR_LO" data-ref="_M/ATL2_TXD_BASE_ADDR_LO">ATL2_TXD_BASE_ADDR_LO</dfn>	0x1544</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXD_BUFFER_SIZE" data-ref="_M/ATL2_TXD_BUFFER_SIZE">ATL2_TXD_BUFFER_SIZE</dfn>	0x1548</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXS_BASE_ADDR_LO" data-ref="_M/ATL2_TXS_BASE_ADDR_LO">ATL2_TXS_BASE_ADDR_LO</dfn>	0x154c</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXS_NUM_ENTRIES" data-ref="_M/ATL2_TXS_NUM_ENTRIES">ATL2_TXS_NUM_ENTRIES</dfn>	0x1550</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXD_BASE_ADDR_LO" data-ref="_M/ATL2_RXD_BASE_ADDR_LO">ATL2_RXD_BASE_ADDR_LO</dfn>	0x1554</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXD_NUM_ENTRIES" data-ref="_M/ATL2_RXD_NUM_ENTRIES">ATL2_RXD_NUM_ENTRIES</dfn>	0x1558</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><i>/* DMAR Control register */</i></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/ATL2_DMAR" data-ref="_M/ATL2_DMAR">ATL2_DMAR</dfn>	0x1580</u></td></tr>
<tr><th id="280">280</th><td><u>#define 	<dfn class="macro" id="_M/DMAR_EN" data-ref="_M/DMAR_EN">DMAR_EN</dfn>		0x01</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i>/* TX Cur-Through Control register */</i></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/ATL2_TX_CUT_THRESH" data-ref="_M/ATL2_TX_CUT_THRESH">ATL2_TX_CUT_THRESH</dfn>	0x1590</u></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><i>/* DMAW Control register */</i></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/ATL2_DMAW" data-ref="_M/ATL2_DMAW">ATL2_DMAW</dfn>	0x15a0</u></td></tr>
<tr><th id="287">287</th><td><u>#define 	<dfn class="macro" id="_M/DMAW_EN" data-ref="_M/DMAW_EN">DMAW_EN</dfn>		0x01</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>/* Flow Control registers */</i></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/ATL2_PAUSE_ON_TH" data-ref="_M/ATL2_PAUSE_ON_TH">ATL2_PAUSE_ON_TH</dfn>	0x15a8</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/ATL2_PAUSE_OFF_TH" data-ref="_M/ATL2_PAUSE_OFF_TH">ATL2_PAUSE_OFF_TH</dfn>	0x15aa</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><i>/* Mailbox registers */</i></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/ATL2_MB_TXD_WR_IDX" data-ref="_M/ATL2_MB_TXD_WR_IDX">ATL2_MB_TXD_WR_IDX</dfn>	0x15f0</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/ATL2_MB_RXD_RD_IDX" data-ref="_M/ATL2_MB_RXD_RD_IDX">ATL2_MB_RXD_RD_IDX</dfn>	0x15f4</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/* Interrupt Status register */</i></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/ATL2_ISR" data-ref="_M/ATL2_ISR">ATL2_ISR</dfn>	0x1600</u></td></tr>
<tr><th id="299">299</th><td><u>#define 	<dfn class="macro" id="_M/ISR_TIMER" data-ref="_M/ISR_TIMER">ISR_TIMER</dfn>		0x00000001</u></td></tr>
<tr><th id="300">300</th><td><u>#define 	<dfn class="macro" id="_M/ISR_MANUAL" data-ref="_M/ISR_MANUAL">ISR_MANUAL</dfn>		0x00000002</u></td></tr>
<tr><th id="301">301</th><td><u>#define 	<dfn class="macro" id="_M/ISR_RXF_OV" data-ref="_M/ISR_RXF_OV">ISR_RXF_OV</dfn>		0x00000004</u></td></tr>
<tr><th id="302">302</th><td><u>#define 	<dfn class="macro" id="_M/ISR_TXF_UR" data-ref="_M/ISR_TXF_UR">ISR_TXF_UR</dfn>		0x00000008</u></td></tr>
<tr><th id="303">303</th><td><u>#define 	<dfn class="macro" id="_M/ISR_TXS_OV" data-ref="_M/ISR_TXS_OV">ISR_TXS_OV</dfn>		0x00000010</u></td></tr>
<tr><th id="304">304</th><td><u>#define 	<dfn class="macro" id="_M/ISR_RXS_OV" data-ref="_M/ISR_RXS_OV">ISR_RXS_OV</dfn>		0x00000020</u></td></tr>
<tr><th id="305">305</th><td><u>#define 	<dfn class="macro" id="_M/ISR_LINK_CHG" data-ref="_M/ISR_LINK_CHG">ISR_LINK_CHG</dfn>		0x00000040</u></td></tr>
<tr><th id="306">306</th><td><u>#define 	<dfn class="macro" id="_M/ISR_HOST_TXD_UR" data-ref="_M/ISR_HOST_TXD_UR">ISR_HOST_TXD_UR</dfn>		0x00000080</u></td></tr>
<tr><th id="307">307</th><td><u>#define 	<dfn class="macro" id="_M/ISR_HOST_RXD_OV" data-ref="_M/ISR_HOST_RXD_OV">ISR_HOST_RXD_OV</dfn>		0x00000100</u></td></tr>
<tr><th id="308">308</th><td><u>#define 	<dfn class="macro" id="_M/ISR_DMAR_TO_RST" data-ref="_M/ISR_DMAR_TO_RST">ISR_DMAR_TO_RST</dfn>		0x00000200</u></td></tr>
<tr><th id="309">309</th><td><u>#define 	<dfn class="macro" id="_M/ISR_DMAW_TO_RST" data-ref="_M/ISR_DMAW_TO_RST">ISR_DMAW_TO_RST</dfn>		0x00000400</u></td></tr>
<tr><th id="310">310</th><td><u>#define 	<dfn class="macro" id="_M/ISR_PHY" data-ref="_M/ISR_PHY">ISR_PHY</dfn>			0x00000800</u></td></tr>
<tr><th id="311">311</th><td><u>#define 	<dfn class="macro" id="_M/ISR_TS_UPDATE" data-ref="_M/ISR_TS_UPDATE">ISR_TS_UPDATE</dfn>		0x00010000</u></td></tr>
<tr><th id="312">312</th><td><u>#define 	<dfn class="macro" id="_M/ISR_RS_UPDATE" data-ref="_M/ISR_RS_UPDATE">ISR_RS_UPDATE</dfn>		0x00020000</u></td></tr>
<tr><th id="313">313</th><td><u>#define 	<dfn class="macro" id="_M/ISR_TX_EARLY" data-ref="_M/ISR_TX_EARLY">ISR_TX_EARLY</dfn>		0x00040000</u></td></tr>
<tr><th id="314">314</th><td><u>#define 	<dfn class="macro" id="_M/ISR_UR_DETECTED" data-ref="_M/ISR_UR_DETECTED">ISR_UR_DETECTED</dfn>		0x01000000</u></td></tr>
<tr><th id="315">315</th><td><u>#define 	<dfn class="macro" id="_M/ISR_FERR_DETECTED" data-ref="_M/ISR_FERR_DETECTED">ISR_FERR_DETECTED</dfn>	0x02000000</u></td></tr>
<tr><th id="316">316</th><td><u>#define 	<dfn class="macro" id="_M/ISR_NFERR_DETECTED" data-ref="_M/ISR_NFERR_DETECTED">ISR_NFERR_DETECTED</dfn>	0x04000000</u></td></tr>
<tr><th id="317">317</th><td><u>#define 	<dfn class="macro" id="_M/ISR_CERR_DETECTED" data-ref="_M/ISR_CERR_DETECTED">ISR_CERR_DETECTED</dfn>	0x08000000</u></td></tr>
<tr><th id="318">318</th><td><u>#define 	<dfn class="macro" id="_M/ISR_PHY_LINKDOWN" data-ref="_M/ISR_PHY_LINKDOWN">ISR_PHY_LINKDOWN</dfn>	0x10000000</u></td></tr>
<tr><th id="319">319</th><td><u>#define 	<dfn class="macro" id="_M/ISR_DIS_INT" data-ref="_M/ISR_DIS_INT">ISR_DIS_INT</dfn>		0x80000000</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><u>#define 	<dfn class="macro" id="_M/ISR_TX_EVENT" data-ref="_M/ISR_TX_EVENT">ISR_TX_EVENT</dfn>		(ISR_TXF_UR | ISR_TXS_OV | \</u></td></tr>
<tr><th id="322">322</th><td><u>					 ISR_HOST_TXD_UR | ISR_TS_UPDATE | \</u></td></tr>
<tr><th id="323">323</th><td><u>					 ISR_TX_EARLY)</u></td></tr>
<tr><th id="324">324</th><td><u>#define 	<dfn class="macro" id="_M/ISR_RX_EVENT" data-ref="_M/ISR_RX_EVENT">ISR_RX_EVENT</dfn>		(ISR_RXF_OV | ISR_RXS_OV | \</u></td></tr>
<tr><th id="325">325</th><td><u>					 ISR_HOST_RXD_OV | ISR_RS_UPDATE)</u></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><i>/* Interrupt Mask register */</i></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/ATL2_IMR" data-ref="_M/ATL2_IMR">ATL2_IMR</dfn>	0x1604</u></td></tr>
<tr><th id="329">329</th><td><u>#define 	<dfn class="macro" id="_M/IMR_NORMAL_MASK" data-ref="_M/IMR_NORMAL_MASK">IMR_NORMAL_MASK</dfn>		(ISR_DMAR_TO_RST | ISR_DMAW_TO_RST | \</u></td></tr>
<tr><th id="330">330</th><td><u>					 ISR_PHY | ISR_PHY_LINKDOWN | \</u></td></tr>
<tr><th id="331">331</th><td><u>					 ISR_TS_UPDATE | ISR_RS_UPDATE | \</u></td></tr>
<tr><th id="332">332</th><td><u>					 ISR_MANUAL)</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><i>/* MAC RX Statistics registers */</i></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/ATL2_STS_RX_PAUSE" data-ref="_M/ATL2_STS_RX_PAUSE">ATL2_STS_RX_PAUSE</dfn>	0x1700</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/ATL2_STS_RXD_OV" data-ref="_M/ATL2_STS_RXD_OV">ATL2_STS_RXD_OV</dfn>		0x1704</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/ATL2_STS_RXS_OV" data-ref="_M/ATL2_STS_RXS_OV">ATL2_STS_RXS_OV</dfn>		0x1708</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/ATL2_STS_RX_FILTER" data-ref="_M/ATL2_STS_RX_FILTER">ATL2_STS_RX_FILTER</dfn>	0x170c</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><b>struct</b> <dfn class="type def" id="tx_pkt_header" title='tx_pkt_header' data-ref="tx_pkt_header" data-ref-filename="tx_pkt_header">tx_pkt_header</dfn> {</td></tr>
<tr><th id="341">341</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="tx_pkt_header::txph_size" title='tx_pkt_header::txph_size' data-ref="tx_pkt_header::txph_size" data-ref-filename="tx_pkt_header..txph_size">txph_size</dfn>;</td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXH_ADD_VLAN_TAG" data-ref="_M/ATL2_TXH_ADD_VLAN_TAG">ATL2_TXH_ADD_VLAN_TAG</dfn>	0x8000</u></td></tr>
<tr><th id="343">343</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="tx_pkt_header::txph_vlan" title='tx_pkt_header::txph_vlan' data-ref="tx_pkt_header::txph_vlan" data-ref-filename="tx_pkt_header..txph_vlan">txph_vlan</dfn>;</td></tr>
<tr><th id="344">344</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><b>struct</b> <dfn class="type def" id="tx_pkt_status" title='tx_pkt_status' data-ref="tx_pkt_status" data-ref-filename="tx_pkt_status">tx_pkt_status</dfn> {</td></tr>
<tr><th id="347">347</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="tx_pkt_status::txps_size" title='tx_pkt_status::txps_size' data-ref="tx_pkt_status::txps_size" data-ref-filename="tx_pkt_status..txps_size">txps_size</dfn>;</td></tr>
<tr><th id="348">348</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="tx_pkt_status::txps_flags" title='tx_pkt_status::txps_flags' data-ref="tx_pkt_status::txps_flags" data-ref-filename="tx_pkt_status..txps_flags">txps_flags</dfn> :<var>15</var>;</td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_SUCCESS" data-ref="_M/ATL2_TXF_SUCCESS">ATL2_TXF_SUCCESS</dfn>	0x0001</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_BCAST" data-ref="_M/ATL2_TXF_BCAST">ATL2_TXF_BCAST</dfn>		0x0002</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_MCAST" data-ref="_M/ATL2_TXF_MCAST">ATL2_TXF_MCAST</dfn>		0x0004</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_PAUSE" data-ref="_M/ATL2_TXF_PAUSE">ATL2_TXF_PAUSE</dfn>		0x0008</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_CTRL" data-ref="_M/ATL2_TXF_CTRL">ATL2_TXF_CTRL</dfn>		0x0010</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_DEFER" data-ref="_M/ATL2_TXF_DEFER">ATL2_TXF_DEFER</dfn>		0x0020</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_EXC_DEFER" data-ref="_M/ATL2_TXF_EXC_DEFER">ATL2_TXF_EXC_DEFER</dfn>	0x0040</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_SINGLE_COL" data-ref="_M/ATL2_TXF_SINGLE_COL">ATL2_TXF_SINGLE_COL</dfn>	0x0080</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_MULTI_COL" data-ref="_M/ATL2_TXF_MULTI_COL">ATL2_TXF_MULTI_COL</dfn>	0x0100</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_LATE_COL" data-ref="_M/ATL2_TXF_LATE_COL">ATL2_TXF_LATE_COL</dfn>	0x0200</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_ABORT_COL" data-ref="_M/ATL2_TXF_ABORT_COL">ATL2_TXF_ABORT_COL</dfn>	0x0400</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/ATL2_TXF_UNDERRUN" data-ref="_M/ATL2_TXF_UNDERRUN">ATL2_TXF_UNDERRUN</dfn>	0x0800</u></td></tr>
<tr><th id="361">361</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="tx_pkt_status::txps_update" title='tx_pkt_status::txps_update' data-ref="tx_pkt_status::txps_update" data-ref-filename="tx_pkt_status..txps_update">txps_update</dfn>:<var>1</var>;</td></tr>
<tr><th id="362">362</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><b>struct</b> <dfn class="type def" id="rx_pkt" title='rx_pkt' data-ref="rx_pkt" data-ref-filename="rx_pkt">rx_pkt</dfn> {</td></tr>
<tr><th id="365">365</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rx_pkt::rxp_size" title='rx_pkt::rxp_size' data-ref="rx_pkt::rxp_size" data-ref-filename="rx_pkt..rxp_size">rxp_size</dfn>;</td></tr>
<tr><th id="366">366</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rx_pkt::rxp_flags" title='rx_pkt::rxp_flags' data-ref="rx_pkt::rxp_flags" data-ref-filename="rx_pkt..rxp_flags">rxp_flags</dfn> :<var>15</var>;</td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_SUCCESS" data-ref="_M/ATL2_RXF_SUCCESS">ATL2_RXF_SUCCESS</dfn>	0x0001</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_BCAST" data-ref="_M/ATL2_RXF_BCAST">ATL2_RXF_BCAST</dfn>		0x0002</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_MCAST" data-ref="_M/ATL2_RXF_MCAST">ATL2_RXF_MCAST</dfn>		0x0004</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_PAUSE" data-ref="_M/ATL2_RXF_PAUSE">ATL2_RXF_PAUSE</dfn>		0x0008</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_CTRL" data-ref="_M/ATL2_RXF_CTRL">ATL2_RXF_CTRL</dfn>		0x0010</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_CRC" data-ref="_M/ATL2_RXF_CRC">ATL2_RXF_CRC</dfn>		0x0020</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_CODE" data-ref="_M/ATL2_RXF_CODE">ATL2_RXF_CODE</dfn>		0x0040</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_RUNT" data-ref="_M/ATL2_RXF_RUNT">ATL2_RXF_RUNT</dfn>		0x0080</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_FRAG" data-ref="_M/ATL2_RXF_FRAG">ATL2_RXF_FRAG</dfn>		0x0100</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_TRUNC" data-ref="_M/ATL2_RXF_TRUNC">ATL2_RXF_TRUNC</dfn>		0x0200</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_ALIGN" data-ref="_M/ATL2_RXF_ALIGN">ATL2_RXF_ALIGN</dfn>		0x0400</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/ATL2_RXF_VLAN" data-ref="_M/ATL2_RXF_VLAN">ATL2_RXF_VLAN</dfn>		0x0800</u></td></tr>
<tr><th id="379">379</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rx_pkt::rxp_update" title='rx_pkt::rxp_update' data-ref="rx_pkt::rxp_update" data-ref-filename="rx_pkt..rxp_update">rxp_update</dfn>:<var>1</var>;</td></tr>
<tr><th id="380">380</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rx_pkt::rxp_vlan" title='rx_pkt::rxp_vlan' data-ref="rx_pkt::rxp_vlan" data-ref-filename="rx_pkt..rxp_vlan">rxp_vlan</dfn>;</td></tr>
<tr><th id="381">381</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="rx_pkt::__pad" title='rx_pkt::__pad' data-ref="rx_pkt::__pad" data-ref-filename="rx_pkt..__pad">__pad</dfn>;</td></tr>
<tr><th id="382">382</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="rx_pkt::rxp_data" title='rx_pkt::rxp_data' data-ref="rx_pkt::rxp_data" data-ref-filename="rx_pkt..rxp_data">rxp_data</dfn>[<var>1528</var>];</td></tr>
<tr><th id="383">383</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="384">384</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_lii.c.html'>netbsd/sys/dev/pci/if_lii.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
