/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the cpb120_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml-filtered/pm70_82_12_dcpb_map.xml
 *     block_uri "file:../docs/rda/pm70_82_12_dcpb_map.xml"
 *     block_part_number "PM70_82_12"
 *     block_mnemonic "CPB120"
 * 
 *****************************************************************************/
#ifndef _CPB120_MTSB_MAP_H
#define _CPB120_MTSB_MAP_H


/*
 * ==================================================================================
 * CPB120_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define CPB120_MTSB_MAP_FILE_NAME    "../src/ioxml-filtered/pm70_82_12_dcpb_map.xml"
#define CPB120_MTSB_MAP_FILE_VERSION "../src/ioxml-filtered/pm70_82_12_dcpb_map.xml"
/*
 * ==================================================================================
 * CPB120_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef CPB120_MTSB_TSB_BASE_ADDR_DEFS_H
#define CPB120_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_CPB120_MTSB                   0x00000000
#define BASE_ADDR_CPB120_SLV_DPI_SLAVE_DPI(A)   (0x00000000 + (A) * 0x4000)
#define MAX_CPB120_SLV_DPI_SLAVE_DPI            7
#define BASE_ADDR_CPB120_MST_DPI_MASTER_DPI(A)  (0x00020000 + (A) * 0x4000)
#define MAX_CPB120_MST_DPI_MASTER_DPI           7
#define BASE_ADDR_CPB120_CPB_CPB_CTRL           0x00040000
#define BASE_ADDR_CPB120_DCS(A)                 (0x00060000 + (A) * 0x2000)
#define MAX_CPB120_DCS                          3
#define BASE_ADDR_CPB120_PMPM                   0x00068000
#define BASE_ADDR_CPB120_PMPM_PL_PMPM           0x00069000
#define BASE_ADDR_CPB120_PMPM_EOP_PMPM          0x0006a000
#define BASE_ADDR_CPB120_SCPB_MTSB              0x00080000
#define BASE_ADDR_CPB120_SCPB_CTRL_SCPB_REG     0x00080000
#define BASE_ADDR_CPB120_SCPB_QS(A)             (0x000a0000 + (A) * 0x4000)
#define MAX_CPB120_SCPB_QS                      3

#endif /* CPB120_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _CPB120_MTSB_MAP_H */
