INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/sources_1/imports/dut/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.srcs/sim_1/imports/dut/sync_fifo_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TESTING_CHIP/1_synchronous_fifo/timing_test/vivado/sync_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
