

================================================================
== Vitis HLS Report for 'MixColumns'
================================================================
* Date:           Sun Feb 23 16:10:26 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        AES_AntonioMateo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.607 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.60>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln87 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:87]   --->   Operation 2 'specpipeline' 'specpipeline_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_in_15_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_15_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 3 'read' 'data_in_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_in_14_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_14_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 4 'read' 'data_in_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_in_13_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_13_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 5 'read' 'data_in_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_in_1213_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_1213_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 6 'read' 'data_in_1213_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_in_11_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_11_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 7 'read' 'data_in_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_in_10_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_10_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 8 'read' 'data_in_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_in_9_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_9_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 9 'read' 'data_in_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_in_8_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_8_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 10 'read' 'data_in_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_in_7_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_7_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 11 'read' 'data_in_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_in_6_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_6_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 12 'read' 'data_in_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_in_5_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_5_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 13 'read' 'data_in_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_in_4_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_4_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 14 'read' 'data_in_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_in_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_3_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 15 'read' 'data_in_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_in_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_2_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 16 'read' 'data_in_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_in_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_1_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 17 'read' 'data_in_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_in_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_in_0_read" [AES_AntonioMateo/DIseno/AES_accel.cpp:90]   --->   Operation 18 'read' 'data_in_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%Tm = xor i8 %data_in_1_read_1, i8 %data_in_0_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 19 'xor' 'Tm' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%xor_ln99_1 = xor i8 %Tm, i8 %data_in_2_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 20 'xor' 'xor_ln99_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%Tmp = xor i8 %xor_ln99_1, i8 %data_in_3_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 21 'xor' 'Tmp' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_1)   --->   "%shl_ln101 = shl i8 %Tm, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:101]   --->   Operation 22 'shl' 'shl_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:101]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_1)   --->   "%select_ln102 = select i1 %tmp, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 24 'select' 'select_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_1)   --->   "%xor_ln102 = xor i8 %shl_ln101, i8 %data_in_0_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 25 'xor' 'xor_ln102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_1)   --->   "%xor_ln102_2 = xor i8 %select_ln102, i8 %Tmp" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 26 'xor' 'xor_ln102_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln102_1 = xor i8 %xor_ln102_2, i8 %xor_ln102" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 27 'xor' 'xor_ln102_1' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%Tm_1 = xor i8 %data_in_2_read_1, i8 %data_in_1_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:103]   --->   Operation 28 'xor' 'Tm_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_1)   --->   "%shl_ln104 = shl i8 %Tm_1, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:104]   --->   Operation 29 'shl' 'shl_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_1, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:104]   --->   Operation 30 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_1)   --->   "%select_ln105 = select i1 %tmp_1, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 31 'select' 'select_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_1)   --->   "%xor_ln105 = xor i8 %shl_ln104, i8 %data_in_1_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 32 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_1)   --->   "%xor_ln105_2 = xor i8 %select_ln105, i8 %Tmp" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 33 'xor' 'xor_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln105_1 = xor i8 %xor_ln105_2, i8 %xor_ln105" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 34 'xor' 'xor_ln105_1' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%Tm_2 = xor i8 %data_in_3_read_1, i8 %data_in_2_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:106]   --->   Operation 35 'xor' 'Tm_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_1)   --->   "%shl_ln107 = shl i8 %Tm_2, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:107]   --->   Operation 36 'shl' 'shl_ln107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_2, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:107]   --->   Operation 37 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_1)   --->   "%select_ln108 = select i1 %tmp_2, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 38 'select' 'select_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_1)   --->   "%xor_ln108 = xor i8 %Tm, i8 %data_in_3_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 39 'xor' 'xor_ln108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_1)   --->   "%xor_ln108_2 = xor i8 %shl_ln107, i8 %select_ln108" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 40 'xor' 'xor_ln108_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln108_1 = xor i8 %xor_ln108_2, i8 %xor_ln108" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 41 'xor' 'xor_ln108_1' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%Tm_3 = xor i8 %data_in_3_read_1, i8 %data_in_0_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:109]   --->   Operation 42 'xor' 'Tm_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111)   --->   "%shl_ln110 = shl i8 %Tm_3, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:110]   --->   Operation 43 'shl' 'shl_ln110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_3, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:110]   --->   Operation 44 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111)   --->   "%select_ln111 = select i1 %tmp_3, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 45 'select' 'select_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111)   --->   "%xor_ln111_4 = xor i8 %xor_ln99_1, i8 %select_ln111" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 46 'xor' 'xor_ln111_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln111 = xor i8 %xor_ln111_4, i8 %shl_ln110" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 47 'xor' 'xor_ln111' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%Tm_4 = xor i8 %data_in_5_read_1, i8 %data_in_4_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 48 'xor' 'Tm_4' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.38ns)   --->   "%xor_ln99_3 = xor i8 %Tm_4, i8 %data_in_6_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 49 'xor' 'xor_ln99_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%Tmp_1 = xor i8 %xor_ln99_3, i8 %data_in_7_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 50 'xor' 'Tmp_1' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_3)   --->   "%shl_ln101_1 = shl i8 %Tm_4, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:101]   --->   Operation 51 'shl' 'shl_ln101_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_3)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_4, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:101]   --->   Operation 52 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_3)   --->   "%select_ln102_1 = select i1 %tmp_4, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 53 'select' 'select_ln102_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_3)   --->   "%xor_ln102_4 = xor i8 %shl_ln101_1, i8 %data_in_4_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 54 'xor' 'xor_ln102_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_3)   --->   "%xor_ln102_6 = xor i8 %select_ln102_1, i8 %Tmp_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 55 'xor' 'xor_ln102_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln102_3 = xor i8 %xor_ln102_6, i8 %xor_ln102_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 56 'xor' 'xor_ln102_3' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%Tm_5 = xor i8 %data_in_6_read_1, i8 %data_in_5_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:103]   --->   Operation 57 'xor' 'Tm_5' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_3)   --->   "%shl_ln104_1 = shl i8 %Tm_5, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:104]   --->   Operation 58 'shl' 'shl_ln104_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_5, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:104]   --->   Operation 59 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_3)   --->   "%select_ln105_1 = select i1 %tmp_5, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 60 'select' 'select_ln105_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_3)   --->   "%xor_ln105_4 = xor i8 %shl_ln104_1, i8 %data_in_5_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 61 'xor' 'xor_ln105_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_3)   --->   "%xor_ln105_6 = xor i8 %select_ln105_1, i8 %Tmp_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 62 'xor' 'xor_ln105_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln105_3 = xor i8 %xor_ln105_6, i8 %xor_ln105_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 63 'xor' 'xor_ln105_3' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.38ns)   --->   "%Tm_6 = xor i8 %data_in_7_read_1, i8 %data_in_6_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:106]   --->   Operation 64 'xor' 'Tm_6' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_3)   --->   "%shl_ln107_1 = shl i8 %Tm_6, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:107]   --->   Operation 65 'shl' 'shl_ln107_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_3)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_6, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:107]   --->   Operation 66 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_3)   --->   "%select_ln108_1 = select i1 %tmp_6, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 67 'select' 'select_ln108_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_3)   --->   "%xor_ln108_4 = xor i8 %Tm_4, i8 %data_in_7_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 68 'xor' 'xor_ln108_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_3)   --->   "%xor_ln108_6 = xor i8 %shl_ln107_1, i8 %select_ln108_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 69 'xor' 'xor_ln108_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln108_3 = xor i8 %xor_ln108_6, i8 %xor_ln108_4" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 70 'xor' 'xor_ln108_3' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.38ns)   --->   "%Tm_7 = xor i8 %data_in_7_read_1, i8 %data_in_4_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:109]   --->   Operation 71 'xor' 'Tm_7' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_1)   --->   "%shl_ln110_1 = shl i8 %Tm_7, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:110]   --->   Operation 72 'shl' 'shl_ln110_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_7, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:110]   --->   Operation 73 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_1)   --->   "%select_ln111_1 = select i1 %tmp_7, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 74 'select' 'select_ln111_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_1)   --->   "%xor_ln111_5 = xor i8 %xor_ln99_3, i8 %select_ln111_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 75 'xor' 'xor_ln111_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln111_1 = xor i8 %xor_ln111_5, i8 %shl_ln110_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 76 'xor' 'xor_ln111_1' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.38ns)   --->   "%Tm_8 = xor i8 %data_in_9_read_1, i8 %data_in_8_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 77 'xor' 'Tm_8' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.38ns)   --->   "%xor_ln99_5 = xor i8 %Tm_8, i8 %data_in_10_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 78 'xor' 'xor_ln99_5' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.38ns)   --->   "%Tmp_2 = xor i8 %xor_ln99_5, i8 %data_in_11_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 79 'xor' 'Tmp_2' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_5)   --->   "%shl_ln101_2 = shl i8 %Tm_8, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:101]   --->   Operation 80 'shl' 'shl_ln101_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_5)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_8, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:101]   --->   Operation 81 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_5)   --->   "%select_ln102_2 = select i1 %tmp_8, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 82 'select' 'select_ln102_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_5)   --->   "%xor_ln102_8 = xor i8 %shl_ln101_2, i8 %data_in_8_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 83 'xor' 'xor_ln102_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_5)   --->   "%xor_ln102_9 = xor i8 %select_ln102_2, i8 %Tmp_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 84 'xor' 'xor_ln102_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln102_5 = xor i8 %xor_ln102_9, i8 %xor_ln102_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 85 'xor' 'xor_ln102_5' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.38ns)   --->   "%Tm_9 = xor i8 %data_in_10_read_1, i8 %data_in_9_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:103]   --->   Operation 86 'xor' 'Tm_9' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_5)   --->   "%shl_ln104_2 = shl i8 %Tm_9, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:104]   --->   Operation 87 'shl' 'shl_ln104_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_5)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_9, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:104]   --->   Operation 88 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_5)   --->   "%select_ln105_2 = select i1 %tmp_9, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 89 'select' 'select_ln105_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_5)   --->   "%xor_ln105_8 = xor i8 %shl_ln104_2, i8 %data_in_9_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 90 'xor' 'xor_ln105_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_5)   --->   "%xor_ln105_9 = xor i8 %select_ln105_2, i8 %Tmp_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 91 'xor' 'xor_ln105_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln105_5 = xor i8 %xor_ln105_9, i8 %xor_ln105_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 92 'xor' 'xor_ln105_5' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.38ns)   --->   "%Tm_10 = xor i8 %data_in_11_read_1, i8 %data_in_10_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:106]   --->   Operation 93 'xor' 'Tm_10' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_5)   --->   "%shl_ln107_2 = shl i8 %Tm_10, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:107]   --->   Operation 94 'shl' 'shl_ln107_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_5)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_10, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:107]   --->   Operation 95 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_5)   --->   "%select_ln108_2 = select i1 %tmp_10, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 96 'select' 'select_ln108_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_5)   --->   "%xor_ln108_8 = xor i8 %Tm_8, i8 %data_in_11_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 97 'xor' 'xor_ln108_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_5)   --->   "%xor_ln108_9 = xor i8 %shl_ln107_2, i8 %select_ln108_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 98 'xor' 'xor_ln108_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln108_5 = xor i8 %xor_ln108_9, i8 %xor_ln108_8" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 99 'xor' 'xor_ln108_5' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.38ns)   --->   "%Tm_11 = xor i8 %data_in_11_read_1, i8 %data_in_8_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:109]   --->   Operation 100 'xor' 'Tm_11' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_2)   --->   "%shl_ln110_2 = shl i8 %Tm_11, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:110]   --->   Operation 101 'shl' 'shl_ln110_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_11, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:110]   --->   Operation 102 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_2)   --->   "%select_ln111_2 = select i1 %tmp_11, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 103 'select' 'select_ln111_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_2)   --->   "%xor_ln111_6 = xor i8 %xor_ln99_5, i8 %select_ln111_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 104 'xor' 'xor_ln111_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln111_2 = xor i8 %xor_ln111_6, i8 %shl_ln110_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 105 'xor' 'xor_ln111_2' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.38ns)   --->   "%Tm_12 = xor i8 %data_in_13_read_1, i8 %data_in_1213_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 106 'xor' 'Tm_12' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.38ns)   --->   "%xor_ln99_7 = xor i8 %Tm_12, i8 %data_in_14_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 107 'xor' 'xor_ln99_7' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.38ns)   --->   "%Tmp_3 = xor i8 %xor_ln99_7, i8 %data_in_15_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:99]   --->   Operation 108 'xor' 'Tmp_3' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_7)   --->   "%shl_ln101_3 = shl i8 %Tm_12, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:101]   --->   Operation 109 'shl' 'shl_ln101_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_7)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_12, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:101]   --->   Operation 110 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_7)   --->   "%select_ln102_3 = select i1 %tmp_12, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 111 'select' 'select_ln102_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_7)   --->   "%xor_ln102_10 = xor i8 %shl_ln101_3, i8 %data_in_1213_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 112 'xor' 'xor_ln102_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node xor_ln102_7)   --->   "%xor_ln102_11 = xor i8 %select_ln102_3, i8 %Tmp_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 113 'xor' 'xor_ln102_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln102_7 = xor i8 %xor_ln102_11, i8 %xor_ln102_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:102]   --->   Operation 114 'xor' 'xor_ln102_7' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.38ns)   --->   "%Tm_13 = xor i8 %data_in_14_read_1, i8 %data_in_13_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:103]   --->   Operation 115 'xor' 'Tm_13' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_7)   --->   "%shl_ln104_3 = shl i8 %Tm_13, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:104]   --->   Operation 116 'shl' 'shl_ln104_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_7)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_13, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:104]   --->   Operation 117 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_7)   --->   "%select_ln105_3 = select i1 %tmp_13, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 118 'select' 'select_ln105_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_7)   --->   "%xor_ln105_10 = xor i8 %shl_ln104_3, i8 %data_in_13_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 119 'xor' 'xor_ln105_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln105_7)   --->   "%xor_ln105_11 = xor i8 %select_ln105_3, i8 %Tmp_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 120 'xor' 'xor_ln105_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln105_7 = xor i8 %xor_ln105_11, i8 %xor_ln105_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:105]   --->   Operation 121 'xor' 'xor_ln105_7' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.38ns)   --->   "%Tm_14 = xor i8 %data_in_15_read_1, i8 %data_in_14_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:106]   --->   Operation 122 'xor' 'Tm_14' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_7)   --->   "%shl_ln107_3 = shl i8 %Tm_14, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:107]   --->   Operation 123 'shl' 'shl_ln107_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_7)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_14, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:107]   --->   Operation 124 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_7)   --->   "%select_ln108_3 = select i1 %tmp_14, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 125 'select' 'select_ln108_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_7)   --->   "%xor_ln108_10 = xor i8 %Tm_12, i8 %data_in_15_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 126 'xor' 'xor_ln108_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node xor_ln108_7)   --->   "%xor_ln108_11 = xor i8 %shl_ln107_3, i8 %select_ln108_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 127 'xor' 'xor_ln108_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln108_7 = xor i8 %xor_ln108_11, i8 %xor_ln108_10" [AES_AntonioMateo/DIseno/AES_accel.cpp:108]   --->   Operation 128 'xor' 'xor_ln108_7' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.38ns)   --->   "%Tm_15 = xor i8 %data_in_15_read_1, i8 %data_in_1213_read_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:109]   --->   Operation 129 'xor' 'Tm_15' <Predicate = true> <Delay = 0.38> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_3)   --->   "%shl_ln110_3 = shl i8 %Tm_15, i8 1" [AES_AntonioMateo/DIseno/AES_accel.cpp:110]   --->   Operation 130 'shl' 'shl_ln110_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_3)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %Tm_15, i32 7" [AES_AntonioMateo/DIseno/AES_accel.cpp:110]   --->   Operation 131 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_3)   --->   "%select_ln111_3 = select i1 %tmp_15, i8 27, i8 0" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 132 'select' 'select_ln111_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln111_3)   --->   "%xor_ln111_7 = xor i8 %xor_ln99_7, i8 %select_ln111_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 133 'xor' 'xor_ln111_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.44ns) (out node of the LUT)   --->   "%xor_ln111_3 = xor i8 %xor_ln111_7, i8 %shl_ln110_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:111]   --->   Operation 134 'xor' 'xor_ln111_3' <Predicate = true> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i8 %xor_ln102_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 135 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i8 %xor_ln105_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 136 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i8 %xor_ln108_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 137 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i8 %xor_ln111" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 138 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i128 %mrv_3, i8 %xor_ln102_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 139 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i128 %mrv_4, i8 %xor_ln105_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 140 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i128 %mrv_5, i8 %xor_ln108_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 141 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i128 %mrv_6, i8 %xor_ln111_1" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 142 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i128 %mrv_7, i8 %xor_ln102_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 143 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i128 %mrv_8, i8 %xor_ln105_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 144 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i128 %mrv_9, i8 %xor_ln108_5" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 145 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i128 %mrv_10, i8 %xor_ln111_2" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 146 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i128 %mrv_11, i8 %xor_ln102_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 147 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i128 %mrv_12, i8 %xor_ln105_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 148 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i128 %mrv_13, i8 %xor_ln108_7" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 149 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i128 %mrv_14, i8 %xor_ln111_3" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 150 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%ret_ln113 = ret i128 %mrv_s" [AES_AntonioMateo/DIseno/AES_accel.cpp:113]   --->   Operation 151 'ret' 'ret_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.607ns
The critical path consists of the following:
	wire read operation ('data_in_1_read_1', AES_AntonioMateo/DIseno/AES_accel.cpp:90) on port 'data_in_1_read' (AES_AntonioMateo/DIseno/AES_accel.cpp:90) [32]  (0.000 ns)
	'xor' operation 8 bit ('Tm', AES_AntonioMateo/DIseno/AES_accel.cpp:99) [34]  (0.389 ns)
	'xor' operation 8 bit ('xor_ln99_1', AES_AntonioMateo/DIseno/AES_accel.cpp:99) [35]  (0.389 ns)
	'xor' operation 8 bit ('Tmp', AES_AntonioMateo/DIseno/AES_accel.cpp:99) [36]  (0.389 ns)
	'xor' operation 8 bit ('xor_ln102_2', AES_AntonioMateo/DIseno/AES_accel.cpp:102) [41]  (0.000 ns)
	'xor' operation 8 bit ('xor_ln102_1', AES_AntonioMateo/DIseno/AES_accel.cpp:102) [42]  (0.440 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
