

module if_id (	input logic clk, reset, 
						input logic [`WORD_SIZE -1:0] address, instruction, 
						output logic [`WORD_SIZE -1:0] if_id_pc, 
						output logic [`WORD_SIZE -1:0] if_id_instruction);
										
	// Pipe 1 
	always_ff @ (posedge clk) begin 
		if_id_pc <= address;
		if_id_instruction <= instruction; 
	end 
	 
endmodule
			
