{
    "@odata.type": "#PortCollection.PortCollection",
    "Name": "CXL Port Collection",
    "Members@odata.count": 3,
    "Members": [
        {
            "@odata.id": "/redfish/v1/Systems/CXL-System/Processors/CPU/Ports/1"
        },
        {
            "@odata.id": "/redfish/v1/Systems/CXL-System/Processors/CPU/Ports/2"
        },
        {
            "@odata.id": "/redfish/v1/Systems/CXL-System/Processors/CPU/Ports/4"
        }
    ],
    "@odata.id": "/redfish/v1/Systems/CXL-System/Processors/CPU/Ports",
    "@Redfish.Copyright": "Copyright 2014-2025 DMTF. For the full DMTF copyright policy, see http://www.dmtf.org/about/policies/copyright."
}