{
    "code": "```verilog\nmodule TopModule (\n    input wire clk,          // Clock signal, active on positive edge\n    input wire areset,       // Asynchronous reset signal, active high\n    input wire [7:0] d,      // 8-bit input data bus, unsigned\n    output reg [7:0] q       // 8-bit output data bus, unsigned\n);\n\n    always @(posedge clk or posedge areset) begin\n        if (areset) begin\n            q <= 8'b00000000;\n        end else begin\n            q <= d;\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}