Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Sat Nov 25 18:53:25 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RealTest_timing_summary_routed.rpt -pb RealTest_timing_summary_routed.pb -rpx RealTest_timing_summary_routed.rpx -warn_on_violation
| Design       : RealTest
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (32)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: ena (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (32)
-------------------------------
 There are 32 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   64          inf        0.000                      0                   64           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.108ns  (logic 4.156ns (31.702%)  route 8.953ns (68.298%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    result_reg[11]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.847    result_reg[15]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 f  result_reg[19]_i_2/O[1]
                         net (fo=2, routed)           1.294     9.475    float32ToInteger1__0[17]
    SLICE_X46Y24         LUT1 (Prop_lut1_I0_O)        0.303     9.778 r  result_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     9.778    result_reg[20]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.291 r  result_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.300    result_reg[20]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.417 r  result_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.417    result_reg[24]_i_2_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.732 r  result_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.807    11.539    float32ToInteger0[28]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.307    11.846 r  result_reg[28]_i_1/O
                         net (fo=1, routed)           1.263    13.108    float32ToInteger[28]
    SLICE_X15Y28         LDCE                                         r  result_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.042ns  (logic 3.957ns (30.338%)  route 9.085ns (69.662%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    result_reg[11]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.847    result_reg[15]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 f  result_reg[19]_i_2/O[1]
                         net (fo=2, routed)           1.294     9.475    float32ToInteger1__0[17]
    SLICE_X46Y24         LUT1 (Prop_lut1_I0_O)        0.303     9.778 r  result_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     9.778    result_reg[20]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.291 r  result_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.300    result_reg[20]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.519 r  result_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.938    11.457    float32ToInteger0[21]
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.321    11.778 r  result_reg[21]_i_1/O
                         net (fo=1, routed)           1.264    13.042    float32ToInteger[21]
    SLICE_X14Y23         LDCE                                         r  result_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.025ns  (logic 4.217ns (32.373%)  route 8.808ns (67.627%))
  Logic Levels:           14  (CARRY4=9 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    result_reg[11]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.847    result_reg[15]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 f  result_reg[19]_i_2/O[1]
                         net (fo=2, routed)           1.294     9.475    float32ToInteger1__0[17]
    SLICE_X46Y24         LUT1 (Prop_lut1_I0_O)        0.303     9.778 r  result_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     9.778    result_reg[20]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.291 r  result_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.300    result_reg[20]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.417 r  result_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.417    result_reg[24]_i_2_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.534 r  result_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    result_reg[28]_i_2_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.773 r  result_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.665    11.437    float32ToInteger0[31]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.327    11.764 r  result_reg[31]_i_1/O
                         net (fo=1, routed)           1.261    13.025    float32ToInteger[31]
    SLICE_X14Y28         LDCE                                         r  result_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.999ns  (logic 4.189ns (32.221%)  route 8.811ns (67.779%))
  Logic Levels:           14  (CARRY4=9 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    result_reg[11]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.847    result_reg[15]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 f  result_reg[19]_i_2/O[1]
                         net (fo=2, routed)           1.294     9.475    float32ToInteger1__0[17]
    SLICE_X46Y24         LUT1 (Prop_lut1_I0_O)        0.303     9.778 r  result_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     9.778    result_reg[20]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.291 r  result_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.300    result_reg[20]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.417 r  result_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.417    result_reg[24]_i_2_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.534 r  result_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    result_reg[28]_i_2_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.753 r  result_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.665    11.417    float32ToInteger0[29]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.319    11.736 r  result_reg[29]_i_1/O
                         net (fo=1, routed)           1.263    12.999    float32ToInteger[29]
    SLICE_X15Y28         LDCE                                         r  result_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.997ns  (logic 4.280ns (32.927%)  route 8.718ns (67.073%))
  Logic Levels:           14  (CARRY4=9 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    result_reg[11]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.847    result_reg[15]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 f  result_reg[19]_i_2/O[1]
                         net (fo=2, routed)           1.294     9.475    float32ToInteger1__0[17]
    SLICE_X46Y24         LUT1 (Prop_lut1_I0_O)        0.303     9.778 r  result_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     9.778    result_reg[20]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.291 r  result_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.300    result_reg[20]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.417 r  result_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.417    result_reg[24]_i_2_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.534 r  result_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.534    result_reg[28]_i_2_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.857 r  result_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.815    11.672    float32ToInteger0[30]
    SLICE_X46Y28         LUT3 (Prop_lut3_I0_O)        0.306    11.978 r  result_reg[30]_i_1/O
                         net (fo=1, routed)           1.019    12.997    float32ToInteger[30]
    SLICE_X15Y28         LDCE                                         r  result_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.986ns  (logic 3.846ns (29.614%)  route 9.140ns (70.386%))
  Logic Levels:           11  (CARRY4=6 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.944 f  result_reg[11]_i_2/O[1]
                         net (fo=2, routed)           1.181     9.124    float32ToInteger1__0[9]
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.303     9.427 r  result_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     9.427    result_reg[12]_i_6_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.940 r  result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.940    result_reg[12]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.057 r  result_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.057    result_reg[16]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.276 r  result_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.900    11.177    float32ToInteger0[17]
    SLICE_X47Y23         LUT3 (Prop_lut3_I0_O)        0.321    11.498 r  result_reg[17]_i_1/O
                         net (fo=1, routed)           1.488    12.986    float32ToInteger[17]
    SLICE_X14Y20         LDCE                                         r  result_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.903ns  (logic 4.074ns (31.571%)  route 8.829ns (68.429%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    result_reg[11]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.847    result_reg[15]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 f  result_reg[19]_i_2/O[1]
                         net (fo=2, routed)           1.294     9.475    float32ToInteger1__0[17]
    SLICE_X46Y24         LUT1 (Prop_lut1_I0_O)        0.303     9.778 r  result_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     9.778    result_reg[20]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.291 r  result_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.300    result_reg[20]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.417 r  result_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.417    result_reg[24]_i_2_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.636 r  result_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.900    11.536    float32ToInteger0[25]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.321    11.857 r  result_reg[25]_i_1/O
                         net (fo=1, routed)           1.046    12.903    float32ToInteger[25]
    SLICE_X15Y25         LDCE                                         r  result_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.888ns  (logic 4.046ns (31.390%)  route 8.843ns (68.610%))
  Logic Levels:           12  (CARRY4=7 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    result_reg[11]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.847    result_reg[15]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 f  result_reg[19]_i_2/O[1]
                         net (fo=2, routed)           1.294     9.475    float32ToInteger1__0[17]
    SLICE_X46Y24         LUT1 (Prop_lut1_I0_O)        0.303     9.778 r  result_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     9.778    result_reg[20]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.291 r  result_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.300    result_reg[20]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.623 r  result_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.579    11.202    float32ToInteger0[22]
    SLICE_X47Y25         LUT3 (Prop_lut3_I0_O)        0.306    11.508 r  result_reg[22]_i_1/O
                         net (fo=1, routed)           1.380    12.888    float32ToInteger[22]
    SLICE_X14Y22         LDCE                                         r  result_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.882ns  (logic 3.729ns (28.945%)  route 9.153ns (71.055%))
  Logic Levels:           10  (CARRY4=5 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.944 f  result_reg[11]_i_2/O[1]
                         net (fo=2, routed)           1.181     9.124    float32ToInteger1__0[9]
    SLICE_X46Y22         LUT1 (Prop_lut1_I0_O)        0.303     9.427 r  result_reg[12]_i_6/O
                         net (fo=1, routed)           0.000     9.427    result_reg[12]_i_6_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.940 r  result_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.940    result_reg[12]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.159 r  result_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.900    11.060    float32ToInteger0[13]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.321    11.381 r  result_reg[13]_i_1/O
                         net (fo=1, routed)           1.501    12.882    float32ToInteger[13]
    SLICE_X15Y19         LDCE                                         r  result_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.881ns  (logic 4.163ns (32.316%)  route 8.718ns (67.684%))
  Logic Levels:           13  (CARRY4=8 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M2                                                0.000     0.000 r  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M2                   IBUF (Prop_ibuf_I_O)         0.942     0.942 r  a_IBUF[30]_inst/O
                         net (fo=8, routed)           3.241     4.183    a_IBUF[30]
    SLICE_X56Y27         LUT4 (Prop_lut4_I0_O)        0.148     4.331 r  result_reg[0]_i_10/O
                         net (fo=20, routed)          1.762     6.092    result_reg[0]_i_10_n_0
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.328     6.420 r  result_reg[0]_i_4/O
                         net (fo=1, routed)           0.568     6.989    float32ToInteger20_in[1]
    SLICE_X55Y21         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.496 r  result_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.496    result_reg[0]_i_1_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.610    result_reg[7]_i_2_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.724    result_reg[11]_i_2_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.009     7.847    result_reg[15]_i_2_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.181 f  result_reg[19]_i_2/O[1]
                         net (fo=2, routed)           1.294     9.475    float32ToInteger1__0[17]
    SLICE_X46Y24         LUT1 (Prop_lut1_I0_O)        0.303     9.778 r  result_reg[20]_i_6/O
                         net (fo=1, routed)           0.000     9.778    result_reg[20]_i_6_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.291 r  result_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.009    10.300    result_reg[20]_i_2_n_0
    SLICE_X46Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.417 r  result_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.417    result_reg[24]_i_2_n_0
    SLICE_X46Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.740 r  result_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.579    11.319    float32ToInteger0[26]
    SLICE_X47Y26         LUT3 (Prop_lut3_I0_O)        0.306    11.625 r  result_reg[26]_i_1/O
                         net (fo=1, routed)           1.256    12.881    float32ToInteger[26]
    SLICE_X14Y25         LDCE                                         r  result_reg[26]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.902ns  (logic 0.272ns (30.141%)  route 0.630ns (69.859%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V7                   IBUF (Prop_ibuf_I_O)         0.157     0.157 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           0.630     0.787    a_IBUF[0]
    SLICE_X55Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.832 r  result_reg[0]_i_9/O
                         net (fo=1, routed)           0.000     0.832    result_reg[0]_i_9_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.902 r  result_reg[0]_i_1/O[0]
                         net (fo=2, routed)           0.000     0.902    float32ToInteger1[0]
    SLICE_X55Y21         LDCE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.271ns (69.680%)  route 0.553ns (30.320%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         LDCE                         0.000     0.000 r  result_reg[28]/G
    SLICE_X15Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  result_reg[28]/Q
                         net (fo=1, routed)           0.553     0.711    result_OBUF[28]
    R19                  OBUF (Prop_obuf_I_O)         1.113     1.825 r  result_OBUF[28]_inst/O
                         net (fo=0)                   0.000     1.825    result[28]
    R19                                                               r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.271ns (68.797%)  route 0.576ns (31.203%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         LDCE                         0.000     0.000 r  result_reg[30]/G
    SLICE_X15Y28         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  result_reg[30]/Q
                         net (fo=1, routed)           0.576     0.734    result_OBUF[30]
    N19                  OBUF (Prop_obuf_I_O)         1.113     1.847 r  result_OBUF[30]_inst/O
                         net (fo=0)                   0.000     1.847    result[30]
    N19                                                               r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.275ns (68.876%)  route 0.576ns (31.124%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         LDCE                         0.000     0.000 r  result_reg[14]/G
    SLICE_X15Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  result_reg[14]/Q
                         net (fo=1, routed)           0.576     0.734    result_OBUF[14]
    U17                  OBUF (Prop_obuf_I_O)         1.117     1.852 r  result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.852    result[14]
    U17                                                               r  result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[15]/G
                            (positive level-sensitive latch)
  Destination:            result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.855ns  (logic 1.277ns (68.834%)  route 0.578ns (31.166%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y19         LDCE                         0.000     0.000 r  result_reg[15]/G
    SLICE_X15Y19         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  result_reg[15]/Q
                         net (fo=1, routed)           0.578     0.736    result_OBUF[15]
    T18                  OBUF (Prop_obuf_I_O)         1.119     1.855 r  result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.855    result[15]
    T18                                                               r  result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[31]/G
                            (positive level-sensitive latch)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.284ns (69.022%)  route 0.576ns (30.978%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y28         LDCE                         0.000     0.000 r  result_reg[31]/G
    SLICE_X14Y28         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  result_reg[31]/Q
                         net (fo=1, routed)           0.576     0.754    result_OBUF[31]
    N18                  OBUF (Prop_obuf_I_O)         1.106     1.860 r  result_OBUF[31]_inst/O
                         net (fo=0)                   0.000     1.860    result[31]
    N18                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.307ns (70.258%)  route 0.553ns (29.742%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y26         LDCE                         0.000     0.000 r  result_reg[27]/G
    SLICE_X14Y26         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  result_reg[27]/Q
                         net (fo=1, routed)           0.553     0.731    result_OBUF[27]
    M19                  OBUF (Prop_obuf_I_O)         1.129     1.860 r  result_OBUF[27]_inst/O
                         net (fo=0)                   0.000     1.860    result[27]
    M19                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[20]/G
                            (positive level-sensitive latch)
  Destination:            result[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.289ns (69.106%)  route 0.576ns (30.894%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         LDCE                         0.000     0.000 r  result_reg[20]/G
    SLICE_X14Y23         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  result_reg[20]/Q
                         net (fo=1, routed)           0.576     0.754    result_OBUF[20]
    U19                  OBUF (Prop_obuf_I_O)         1.111     1.865 r  result_OBUF[20]_inst/O
                         net (fo=0)                   0.000     1.865    result[20]
    U19                                                               r  result[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.294ns (69.188%)  route 0.576ns (30.812%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19         LDCE                         0.000     0.000 r  result_reg[16]/G
    SLICE_X14Y19         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  result_reg[16]/Q
                         net (fo=1, routed)           0.576     0.754    result_OBUF[16]
    T17                  OBUF (Prop_obuf_I_O)         1.116     1.870 r  result_OBUF[16]_inst/O
                         net (fo=0)                   0.000     1.870    result[16]
    T17                                                               r  result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[17]/G
                            (positive level-sensitive latch)
  Destination:            result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.294ns (69.189%)  route 0.576ns (30.811%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         LDCE                         0.000     0.000 r  result_reg[17]/G
    SLICE_X14Y20         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  result_reg[17]/Q
                         net (fo=1, routed)           0.576     0.754    result_OBUF[17]
    W19                  OBUF (Prop_obuf_I_O)         1.116     1.870 r  result_OBUF[17]_inst/O
                         net (fo=0)                   0.000     1.870    result[17]
    W19                                                               r  result[17] (OUT)
  -------------------------------------------------------------------    -------------------





