0.6
2019.1
May 24 2019
14:51:52
/home/rzinkstok/usb_interface/fpga/usb_interface.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sim_1/new/usb_interface_tb.v,1580592729,verilog,,,,usb_interface_tb,,,,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/cmd_receiver.v,1580650821,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v,,cmd_receiver,,,,,,,,
/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sources_1/new/usb_interface.v,1580593981,verilog,,/home/rzinkstok/usb_interface/fpga/usb_interface.srcs/sim_1/new/usb_interface_tb.v,,usb_interface,,,,,,,,
