

================================================================
== Vivado HLS Report for 'load_buf_from_buf_al'
================================================================
* Date:           Mon Sep 14 06:18:37 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.846 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86| 0.258 us | 0.258 us |   86|   86|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       82|       82|         3|          1|          1|    81|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.89>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%col_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %col) nounwind" [net_hls.cc:63]   --->   Operation 8 'read' 'col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i5 %col_read to i4" [net_hls.cc:71]   --->   Operation 9 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln71, i3 0)" [net_hls.cc:71]   --->   Operation 10 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i7 %shl_ln to i8" [net_hls.cc:71]   --->   Operation 11 'zext' 'zext_ln71_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln71_2 = zext i5 %col_read to i8" [net_hls.cc:71]   --->   Operation 12 'zext' 'zext_ln71_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%sub_ln71 = sub i8 %zext_ln71_1, %zext_ln71_2" [net_hls.cc:71]   --->   Operation 13 'sub' 'sub_ln71' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.84>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%row_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %row) nounwind" [net_hls.cc:63]   --->   Operation 14 'read' 'row_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i5 %row_read to i15" [net_hls.cc:71]   --->   Operation 15 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.63ns) (grouped into DSP with root node index)   --->   "%mul_ln71 = mul i15 798, %zext_ln71" [net_hls.cc:71]   --->   Operation 16 'mul' 'mul_ln71' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i8 %sub_ln71 to i15" [net_hls.cc:71]   --->   Operation 17 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.20ns) (root node of the DSP)   --->   "%index = add i15 %sext_ln71, %mul_ln71" [net_hls.cc:71]   --->   Operation 18 'add' 'index' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.75>
ST_3 : Operation 19 [1/1] (0.75ns)   --->   "br label %.preheader" [net_hls.cc:72]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln72, %hls_label_2_end ]" [net_hls.cc:72]   --->   Operation 20 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%index_0 = phi i15 [ %index, %0 ], [ %select_ln72, %hls_label_2_end ]"   --->   Operation 21 'phi' 'index_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%h_0 = phi i4 [ 0, %0 ], [ %select_ln72_1, %hls_label_2_end ]" [net_hls.cc:72]   --->   Operation 22 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%w_0 = phi i4 [ 0, %0 ], [ %w, %hls_label_2_end ]"   --->   Operation 23 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.86ns)   --->   "%icmp_ln72 = icmp eq i7 %indvar_flatten, -47" [net_hls.cc:72]   --->   Operation 24 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.89ns)   --->   "%add_ln72 = add i7 %indvar_flatten, 1" [net_hls.cc:72]   --->   Operation 25 'add' 'add_ln72' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln72, label %1, label %hls_label_2_begin" [net_hls.cc:72]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.00ns)   --->   "%index_5 = add i15 %index_0, 114" [net_hls.cc:81]   --->   Operation 27 'add' 'index_5' <Predicate = (!icmp_ln72)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.86ns)   --->   "%h = add i4 %h_0, 1" [net_hls.cc:72]   --->   Operation 28 'add' 'h' <Predicate = (!icmp_ln72)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 29 [1/1] (0.88ns)   --->   "%icmp_ln73 = icmp eq i4 %w_0, -7" [net_hls.cc:73]   --->   Operation 29 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.45ns)   --->   "%select_ln73 = select i1 %icmp_ln73, i4 0, i4 %w_0" [net_hls.cc:73]   --->   Operation 30 'select' 'select_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.48ns)   --->   "%select_ln72 = select i1 %icmp_ln73, i15 %index_5, i15 %index_0" [net_hls.cc:72]   --->   Operation 31 'select' 'select_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.45ns)   --->   "%select_ln72_1 = select i1 %icmp_ln73, i4 %h, i4 %h_0" [net_hls.cc:72]   --->   Operation 32 'select' 'select_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1733) nounwind" [net_hls.cc:73]   --->   Operation 33 'specregionbegin' 'tmp' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.87ns)   --->   "switch i4 %select_ln72_1, label %branch8 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
  ]" [net_hls.cc:78]   --->   Operation 34 'switch' <Predicate = (!icmp_ln72)> <Delay = 0.87>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1733, i32 %tmp) nounwind" [net_hls.cc:80]   --->   Operation 35 'specregionend' 'empty' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.86ns)   --->   "%w = add i4 %select_ln73, 1" [net_hls.cc:73]   --->   Operation 36 'add' 'w' <Predicate = (!icmp_ln72)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br label %.preheader" [net_hls.cc:73]   --->   Operation 37 'br' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.35>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i4 %select_ln73 to i15" [net_hls.cc:73]   --->   Operation 38 'zext' 'zext_ln73' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (1.00ns)   --->   "%add_ln77 = add i15 %select_ln72, %zext_ln73" [net_hls.cc:77]   --->   Operation 39 'add' 'add_ln77' <Predicate = (!icmp_ln72)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln77 = sext i15 %add_ln77 to i64" [net_hls.cc:77]   --->   Operation 40 'sext' 'sext_ln77' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%pg_buf_all_V_0_addr = getelementptr [12996 x i1]* @pg_buf_all_V_0, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 41 'getelementptr' 'pg_buf_all_V_0_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 42 [2/2] (1.35ns)   --->   "%pg_buf_all_V_0_load = load i1* %pg_buf_all_V_0_addr, align 1" [net_hls.cc:77]   --->   Operation 42 'load' 'pg_buf_all_V_0_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%pg_buf_all_V_1_addr = getelementptr [12996 x i1]* @pg_buf_all_V_1, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 43 'getelementptr' 'pg_buf_all_V_1_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 44 [2/2] (1.35ns)   --->   "%pg_buf_all_V_1_load = load i1* %pg_buf_all_V_1_addr, align 1" [net_hls.cc:77]   --->   Operation 44 'load' 'pg_buf_all_V_1_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%pg_buf_all_V_2_addr = getelementptr [12996 x i1]* @pg_buf_all_V_2, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 45 'getelementptr' 'pg_buf_all_V_2_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (1.35ns)   --->   "%pg_buf_all_V_2_load = load i1* %pg_buf_all_V_2_addr, align 1" [net_hls.cc:77]   --->   Operation 46 'load' 'pg_buf_all_V_2_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%pg_buf_all_V_3_addr = getelementptr [12996 x i1]* @pg_buf_all_V_3, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 47 'getelementptr' 'pg_buf_all_V_3_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 48 [2/2] (1.35ns)   --->   "%pg_buf_all_V_3_load = load i1* %pg_buf_all_V_3_addr, align 1" [net_hls.cc:77]   --->   Operation 48 'load' 'pg_buf_all_V_3_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%pg_buf_all_V_4_addr = getelementptr [12996 x i1]* @pg_buf_all_V_4, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 49 'getelementptr' 'pg_buf_all_V_4_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (1.35ns)   --->   "%pg_buf_all_V_4_load = load i1* %pg_buf_all_V_4_addr, align 1" [net_hls.cc:77]   --->   Operation 50 'load' 'pg_buf_all_V_4_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%pg_buf_all_V_5_addr = getelementptr [12996 x i1]* @pg_buf_all_V_5, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 51 'getelementptr' 'pg_buf_all_V_5_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 52 [2/2] (1.35ns)   --->   "%pg_buf_all_V_5_load = load i1* %pg_buf_all_V_5_addr, align 1" [net_hls.cc:77]   --->   Operation 52 'load' 'pg_buf_all_V_5_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%pg_buf_all_V_6_addr = getelementptr [12996 x i1]* @pg_buf_all_V_6, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 53 'getelementptr' 'pg_buf_all_V_6_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 54 [2/2] (1.35ns)   --->   "%pg_buf_all_V_6_load = load i1* %pg_buf_all_V_6_addr, align 1" [net_hls.cc:77]   --->   Operation 54 'load' 'pg_buf_all_V_6_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%pg_buf_all_V_7_addr = getelementptr [12996 x i1]* @pg_buf_all_V_7, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 55 'getelementptr' 'pg_buf_all_V_7_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (1.35ns)   --->   "%pg_buf_all_V_7_load = load i1* %pg_buf_all_V_7_addr, align 1" [net_hls.cc:77]   --->   Operation 56 'load' 'pg_buf_all_V_7_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%pg_buf_all_V_8_addr = getelementptr [12996 x i1]* @pg_buf_all_V_8, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 57 'getelementptr' 'pg_buf_all_V_8_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (1.35ns)   --->   "%pg_buf_all_V_8_load = load i1* %pg_buf_all_V_8_addr, align 1" [net_hls.cc:77]   --->   Operation 58 'load' 'pg_buf_all_V_8_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%pg_buf_all_V_9_addr = getelementptr [12996 x i1]* @pg_buf_all_V_9, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 59 'getelementptr' 'pg_buf_all_V_9_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (1.35ns)   --->   "%pg_buf_all_V_9_load = load i1* %pg_buf_all_V_9_addr, align 1" [net_hls.cc:77]   --->   Operation 60 'load' 'pg_buf_all_V_9_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%pg_buf_all_V_10_addr = getelementptr [12996 x i1]* @pg_buf_all_V_10, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 61 'getelementptr' 'pg_buf_all_V_10_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 62 [2/2] (1.35ns)   --->   "%pg_buf_all_V_10_load = load i1* %pg_buf_all_V_10_addr, align 1" [net_hls.cc:77]   --->   Operation 62 'load' 'pg_buf_all_V_10_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%pg_buf_all_V_11_addr = getelementptr [12996 x i1]* @pg_buf_all_V_11, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 63 'getelementptr' 'pg_buf_all_V_11_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.35ns)   --->   "%pg_buf_all_V_11_load = load i1* %pg_buf_all_V_11_addr, align 1" [net_hls.cc:77]   --->   Operation 64 'load' 'pg_buf_all_V_11_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%pg_buf_all_V_12_addr = getelementptr [12996 x i1]* @pg_buf_all_V_12, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 65 'getelementptr' 'pg_buf_all_V_12_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (1.35ns)   --->   "%pg_buf_all_V_12_load = load i1* %pg_buf_all_V_12_addr, align 1" [net_hls.cc:77]   --->   Operation 66 'load' 'pg_buf_all_V_12_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%pg_buf_all_V_13_addr = getelementptr [12996 x i1]* @pg_buf_all_V_13, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 67 'getelementptr' 'pg_buf_all_V_13_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (1.35ns)   --->   "%pg_buf_all_V_13_load = load i1* %pg_buf_all_V_13_addr, align 1" [net_hls.cc:77]   --->   Operation 68 'load' 'pg_buf_all_V_13_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%pg_buf_all_V_14_addr = getelementptr [12996 x i1]* @pg_buf_all_V_14, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 69 'getelementptr' 'pg_buf_all_V_14_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (1.35ns)   --->   "%pg_buf_all_V_14_load = load i1* %pg_buf_all_V_14_addr, align 1" [net_hls.cc:77]   --->   Operation 70 'load' 'pg_buf_all_V_14_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%pg_buf_all_V_15_addr = getelementptr [12996 x i1]* @pg_buf_all_V_15, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 71 'getelementptr' 'pg_buf_all_V_15_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (1.35ns)   --->   "%pg_buf_all_V_15_load = load i1* %pg_buf_all_V_15_addr, align 1" [net_hls.cc:77]   --->   Operation 72 'load' 'pg_buf_all_V_15_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%pg_buf_all_V_16_addr = getelementptr [12996 x i1]* @pg_buf_all_V_16, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 73 'getelementptr' 'pg_buf_all_V_16_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (1.35ns)   --->   "%pg_buf_all_V_16_load = load i1* %pg_buf_all_V_16_addr, align 1" [net_hls.cc:77]   --->   Operation 74 'load' 'pg_buf_all_V_16_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%pg_buf_all_V_17_addr = getelementptr [12996 x i1]* @pg_buf_all_V_17, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 75 'getelementptr' 'pg_buf_all_V_17_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (1.35ns)   --->   "%pg_buf_all_V_17_load = load i1* %pg_buf_all_V_17_addr, align 1" [net_hls.cc:77]   --->   Operation 76 'load' 'pg_buf_all_V_17_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%pg_buf_all_V_18_addr = getelementptr [12996 x i1]* @pg_buf_all_V_18, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 77 'getelementptr' 'pg_buf_all_V_18_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (1.35ns)   --->   "%pg_buf_all_V_18_load = load i1* %pg_buf_all_V_18_addr, align 1" [net_hls.cc:77]   --->   Operation 78 'load' 'pg_buf_all_V_18_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%pg_buf_all_V_19_addr = getelementptr [12996 x i1]* @pg_buf_all_V_19, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 79 'getelementptr' 'pg_buf_all_V_19_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 80 [2/2] (1.35ns)   --->   "%pg_buf_all_V_19_load = load i1* %pg_buf_all_V_19_addr, align 1" [net_hls.cc:77]   --->   Operation 80 'load' 'pg_buf_all_V_19_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%pg_buf_all_V_20_addr = getelementptr [12996 x i1]* @pg_buf_all_V_20, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 81 'getelementptr' 'pg_buf_all_V_20_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (1.35ns)   --->   "%pg_buf_all_V_20_load = load i1* %pg_buf_all_V_20_addr, align 1" [net_hls.cc:77]   --->   Operation 82 'load' 'pg_buf_all_V_20_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%pg_buf_all_V_21_addr = getelementptr [12996 x i1]* @pg_buf_all_V_21, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 83 'getelementptr' 'pg_buf_all_V_21_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (1.35ns)   --->   "%pg_buf_all_V_21_load = load i1* %pg_buf_all_V_21_addr, align 1" [net_hls.cc:77]   --->   Operation 84 'load' 'pg_buf_all_V_21_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%pg_buf_all_V_22_addr = getelementptr [12996 x i1]* @pg_buf_all_V_22, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 85 'getelementptr' 'pg_buf_all_V_22_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (1.35ns)   --->   "%pg_buf_all_V_22_load = load i1* %pg_buf_all_V_22_addr, align 1" [net_hls.cc:77]   --->   Operation 86 'load' 'pg_buf_all_V_22_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%pg_buf_all_V_23_addr = getelementptr [12996 x i1]* @pg_buf_all_V_23, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 87 'getelementptr' 'pg_buf_all_V_23_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 88 [2/2] (1.35ns)   --->   "%pg_buf_all_V_23_load = load i1* %pg_buf_all_V_23_addr, align 1" [net_hls.cc:77]   --->   Operation 88 'load' 'pg_buf_all_V_23_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%pg_buf_all_V_24_addr = getelementptr [12996 x i1]* @pg_buf_all_V_24, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 89 'getelementptr' 'pg_buf_all_V_24_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 90 [2/2] (1.35ns)   --->   "%pg_buf_all_V_24_load = load i1* %pg_buf_all_V_24_addr, align 1" [net_hls.cc:77]   --->   Operation 90 'load' 'pg_buf_all_V_24_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%pg_buf_all_V_25_addr = getelementptr [12996 x i1]* @pg_buf_all_V_25, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 91 'getelementptr' 'pg_buf_all_V_25_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 92 [2/2] (1.35ns)   --->   "%pg_buf_all_V_25_load = load i1* %pg_buf_all_V_25_addr, align 1" [net_hls.cc:77]   --->   Operation 92 'load' 'pg_buf_all_V_25_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%pg_buf_all_V_26_addr = getelementptr [12996 x i1]* @pg_buf_all_V_26, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 93 'getelementptr' 'pg_buf_all_V_26_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 94 [2/2] (1.35ns)   --->   "%pg_buf_all_V_26_load = load i1* %pg_buf_all_V_26_addr, align 1" [net_hls.cc:77]   --->   Operation 94 'load' 'pg_buf_all_V_26_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%pg_buf_all_V_27_addr = getelementptr [12996 x i1]* @pg_buf_all_V_27, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 95 'getelementptr' 'pg_buf_all_V_27_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 96 [2/2] (1.35ns)   --->   "%pg_buf_all_V_27_load = load i1* %pg_buf_all_V_27_addr, align 1" [net_hls.cc:77]   --->   Operation 96 'load' 'pg_buf_all_V_27_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%pg_buf_all_V_28_addr = getelementptr [12996 x i1]* @pg_buf_all_V_28, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 97 'getelementptr' 'pg_buf_all_V_28_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 98 [2/2] (1.35ns)   --->   "%pg_buf_all_V_28_load = load i1* %pg_buf_all_V_28_addr, align 1" [net_hls.cc:77]   --->   Operation 98 'load' 'pg_buf_all_V_28_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%pg_buf_all_V_29_addr = getelementptr [12996 x i1]* @pg_buf_all_V_29, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 99 'getelementptr' 'pg_buf_all_V_29_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (1.35ns)   --->   "%pg_buf_all_V_29_load = load i1* %pg_buf_all_V_29_addr, align 1" [net_hls.cc:77]   --->   Operation 100 'load' 'pg_buf_all_V_29_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%pg_buf_all_V_30_addr = getelementptr [12996 x i1]* @pg_buf_all_V_30, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 101 'getelementptr' 'pg_buf_all_V_30_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 102 [2/2] (1.35ns)   --->   "%pg_buf_all_V_30_load = load i1* %pg_buf_all_V_30_addr, align 1" [net_hls.cc:77]   --->   Operation 102 'load' 'pg_buf_all_V_30_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%pg_buf_all_V_31_addr = getelementptr [12996 x i1]* @pg_buf_all_V_31, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 103 'getelementptr' 'pg_buf_all_V_31_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 104 [2/2] (1.35ns)   --->   "%pg_buf_all_V_31_load = load i1* %pg_buf_all_V_31_addr, align 1" [net_hls.cc:77]   --->   Operation 104 'load' 'pg_buf_all_V_31_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%pg_buf_all_V_32_addr = getelementptr [12996 x i1]* @pg_buf_all_V_32, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 105 'getelementptr' 'pg_buf_all_V_32_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 106 [2/2] (1.35ns)   --->   "%pg_buf_all_V_32_load = load i1* %pg_buf_all_V_32_addr, align 1" [net_hls.cc:77]   --->   Operation 106 'load' 'pg_buf_all_V_32_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%pg_buf_all_V_33_addr = getelementptr [12996 x i1]* @pg_buf_all_V_33, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 107 'getelementptr' 'pg_buf_all_V_33_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 108 [2/2] (1.35ns)   --->   "%pg_buf_all_V_33_load = load i1* %pg_buf_all_V_33_addr, align 1" [net_hls.cc:77]   --->   Operation 108 'load' 'pg_buf_all_V_33_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%pg_buf_all_V_34_addr = getelementptr [12996 x i1]* @pg_buf_all_V_34, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 109 'getelementptr' 'pg_buf_all_V_34_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 110 [2/2] (1.35ns)   --->   "%pg_buf_all_V_34_load = load i1* %pg_buf_all_V_34_addr, align 1" [net_hls.cc:77]   --->   Operation 110 'load' 'pg_buf_all_V_34_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%pg_buf_all_V_35_addr = getelementptr [12996 x i1]* @pg_buf_all_V_35, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 111 'getelementptr' 'pg_buf_all_V_35_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 112 [2/2] (1.35ns)   --->   "%pg_buf_all_V_35_load = load i1* %pg_buf_all_V_35_addr, align 1" [net_hls.cc:77]   --->   Operation 112 'load' 'pg_buf_all_V_35_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%pg_buf_all_V_36_addr = getelementptr [12996 x i1]* @pg_buf_all_V_36, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 113 'getelementptr' 'pg_buf_all_V_36_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (1.35ns)   --->   "%pg_buf_all_V_36_load = load i1* %pg_buf_all_V_36_addr, align 1" [net_hls.cc:77]   --->   Operation 114 'load' 'pg_buf_all_V_36_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%pg_buf_all_V_37_addr = getelementptr [12996 x i1]* @pg_buf_all_V_37, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 115 'getelementptr' 'pg_buf_all_V_37_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (1.35ns)   --->   "%pg_buf_all_V_37_load = load i1* %pg_buf_all_V_37_addr, align 1" [net_hls.cc:77]   --->   Operation 116 'load' 'pg_buf_all_V_37_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%pg_buf_all_V_38_addr = getelementptr [12996 x i1]* @pg_buf_all_V_38, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 117 'getelementptr' 'pg_buf_all_V_38_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (1.35ns)   --->   "%pg_buf_all_V_38_load = load i1* %pg_buf_all_V_38_addr, align 1" [net_hls.cc:77]   --->   Operation 118 'load' 'pg_buf_all_V_38_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%pg_buf_all_V_39_addr = getelementptr [12996 x i1]* @pg_buf_all_V_39, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 119 'getelementptr' 'pg_buf_all_V_39_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 120 [2/2] (1.35ns)   --->   "%pg_buf_all_V_39_load = load i1* %pg_buf_all_V_39_addr, align 1" [net_hls.cc:77]   --->   Operation 120 'load' 'pg_buf_all_V_39_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%pg_buf_all_V_40_addr = getelementptr [12996 x i1]* @pg_buf_all_V_40, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 121 'getelementptr' 'pg_buf_all_V_40_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (1.35ns)   --->   "%pg_buf_all_V_40_load = load i1* %pg_buf_all_V_40_addr, align 1" [net_hls.cc:77]   --->   Operation 122 'load' 'pg_buf_all_V_40_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%pg_buf_all_V_41_addr = getelementptr [12996 x i1]* @pg_buf_all_V_41, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 123 'getelementptr' 'pg_buf_all_V_41_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 124 [2/2] (1.35ns)   --->   "%pg_buf_all_V_41_load = load i1* %pg_buf_all_V_41_addr, align 1" [net_hls.cc:77]   --->   Operation 124 'load' 'pg_buf_all_V_41_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%pg_buf_all_V_42_addr = getelementptr [12996 x i1]* @pg_buf_all_V_42, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 125 'getelementptr' 'pg_buf_all_V_42_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 126 [2/2] (1.35ns)   --->   "%pg_buf_all_V_42_load = load i1* %pg_buf_all_V_42_addr, align 1" [net_hls.cc:77]   --->   Operation 126 'load' 'pg_buf_all_V_42_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%pg_buf_all_V_43_addr = getelementptr [12996 x i1]* @pg_buf_all_V_43, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 127 'getelementptr' 'pg_buf_all_V_43_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 128 [2/2] (1.35ns)   --->   "%pg_buf_all_V_43_load = load i1* %pg_buf_all_V_43_addr, align 1" [net_hls.cc:77]   --->   Operation 128 'load' 'pg_buf_all_V_43_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%pg_buf_all_V_44_addr = getelementptr [12996 x i1]* @pg_buf_all_V_44, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 129 'getelementptr' 'pg_buf_all_V_44_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 130 [2/2] (1.35ns)   --->   "%pg_buf_all_V_44_load = load i1* %pg_buf_all_V_44_addr, align 1" [net_hls.cc:77]   --->   Operation 130 'load' 'pg_buf_all_V_44_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%pg_buf_all_V_45_addr = getelementptr [12996 x i1]* @pg_buf_all_V_45, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 131 'getelementptr' 'pg_buf_all_V_45_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (1.35ns)   --->   "%pg_buf_all_V_45_load = load i1* %pg_buf_all_V_45_addr, align 1" [net_hls.cc:77]   --->   Operation 132 'load' 'pg_buf_all_V_45_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%pg_buf_all_V_46_addr = getelementptr [12996 x i1]* @pg_buf_all_V_46, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 133 'getelementptr' 'pg_buf_all_V_46_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 134 [2/2] (1.35ns)   --->   "%pg_buf_all_V_46_load = load i1* %pg_buf_all_V_46_addr, align 1" [net_hls.cc:77]   --->   Operation 134 'load' 'pg_buf_all_V_46_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%pg_buf_all_V_47_addr = getelementptr [12996 x i1]* @pg_buf_all_V_47, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 135 'getelementptr' 'pg_buf_all_V_47_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 136 [2/2] (1.35ns)   --->   "%pg_buf_all_V_47_load = load i1* %pg_buf_all_V_47_addr, align 1" [net_hls.cc:77]   --->   Operation 136 'load' 'pg_buf_all_V_47_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%pg_buf_all_V_48_addr = getelementptr [12996 x i1]* @pg_buf_all_V_48, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 137 'getelementptr' 'pg_buf_all_V_48_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 138 [2/2] (1.35ns)   --->   "%pg_buf_all_V_48_load = load i1* %pg_buf_all_V_48_addr, align 1" [net_hls.cc:77]   --->   Operation 138 'load' 'pg_buf_all_V_48_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%pg_buf_all_V_49_addr = getelementptr [12996 x i1]* @pg_buf_all_V_49, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 139 'getelementptr' 'pg_buf_all_V_49_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 140 [2/2] (1.35ns)   --->   "%pg_buf_all_V_49_load = load i1* %pg_buf_all_V_49_addr, align 1" [net_hls.cc:77]   --->   Operation 140 'load' 'pg_buf_all_V_49_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%pg_buf_all_V_50_addr = getelementptr [12996 x i1]* @pg_buf_all_V_50, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 141 'getelementptr' 'pg_buf_all_V_50_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 142 [2/2] (1.35ns)   --->   "%pg_buf_all_V_50_load = load i1* %pg_buf_all_V_50_addr, align 1" [net_hls.cc:77]   --->   Operation 142 'load' 'pg_buf_all_V_50_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%pg_buf_all_V_51_addr = getelementptr [12996 x i1]* @pg_buf_all_V_51, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 143 'getelementptr' 'pg_buf_all_V_51_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 144 [2/2] (1.35ns)   --->   "%pg_buf_all_V_51_load = load i1* %pg_buf_all_V_51_addr, align 1" [net_hls.cc:77]   --->   Operation 144 'load' 'pg_buf_all_V_51_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%pg_buf_all_V_52_addr = getelementptr [12996 x i1]* @pg_buf_all_V_52, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 145 'getelementptr' 'pg_buf_all_V_52_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 146 [2/2] (1.35ns)   --->   "%pg_buf_all_V_52_load = load i1* %pg_buf_all_V_52_addr, align 1" [net_hls.cc:77]   --->   Operation 146 'load' 'pg_buf_all_V_52_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%pg_buf_all_V_53_addr = getelementptr [12996 x i1]* @pg_buf_all_V_53, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 147 'getelementptr' 'pg_buf_all_V_53_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 148 [2/2] (1.35ns)   --->   "%pg_buf_all_V_53_load = load i1* %pg_buf_all_V_53_addr, align 1" [net_hls.cc:77]   --->   Operation 148 'load' 'pg_buf_all_V_53_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%pg_buf_all_V_54_addr = getelementptr [12996 x i1]* @pg_buf_all_V_54, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 149 'getelementptr' 'pg_buf_all_V_54_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 150 [2/2] (1.35ns)   --->   "%pg_buf_all_V_54_load = load i1* %pg_buf_all_V_54_addr, align 1" [net_hls.cc:77]   --->   Operation 150 'load' 'pg_buf_all_V_54_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%pg_buf_all_V_55_addr = getelementptr [12996 x i1]* @pg_buf_all_V_55, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 151 'getelementptr' 'pg_buf_all_V_55_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 152 [2/2] (1.35ns)   --->   "%pg_buf_all_V_55_load = load i1* %pg_buf_all_V_55_addr, align 1" [net_hls.cc:77]   --->   Operation 152 'load' 'pg_buf_all_V_55_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%pg_buf_all_V_56_addr = getelementptr [12996 x i1]* @pg_buf_all_V_56, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 153 'getelementptr' 'pg_buf_all_V_56_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 154 [2/2] (1.35ns)   --->   "%pg_buf_all_V_56_load = load i1* %pg_buf_all_V_56_addr, align 1" [net_hls.cc:77]   --->   Operation 154 'load' 'pg_buf_all_V_56_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%pg_buf_all_V_57_addr = getelementptr [12996 x i1]* @pg_buf_all_V_57, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 155 'getelementptr' 'pg_buf_all_V_57_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (1.35ns)   --->   "%pg_buf_all_V_57_load = load i1* %pg_buf_all_V_57_addr, align 1" [net_hls.cc:77]   --->   Operation 156 'load' 'pg_buf_all_V_57_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%pg_buf_all_V_58_addr = getelementptr [12996 x i1]* @pg_buf_all_V_58, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 157 'getelementptr' 'pg_buf_all_V_58_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 158 [2/2] (1.35ns)   --->   "%pg_buf_all_V_58_load = load i1* %pg_buf_all_V_58_addr, align 1" [net_hls.cc:77]   --->   Operation 158 'load' 'pg_buf_all_V_58_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%pg_buf_all_V_59_addr = getelementptr [12996 x i1]* @pg_buf_all_V_59, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 159 'getelementptr' 'pg_buf_all_V_59_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 160 [2/2] (1.35ns)   --->   "%pg_buf_all_V_59_load = load i1* %pg_buf_all_V_59_addr, align 1" [net_hls.cc:77]   --->   Operation 160 'load' 'pg_buf_all_V_59_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%pg_buf_all_V_60_addr = getelementptr [12996 x i1]* @pg_buf_all_V_60, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 161 'getelementptr' 'pg_buf_all_V_60_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 162 [2/2] (1.35ns)   --->   "%pg_buf_all_V_60_load = load i1* %pg_buf_all_V_60_addr, align 1" [net_hls.cc:77]   --->   Operation 162 'load' 'pg_buf_all_V_60_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%pg_buf_all_V_61_addr = getelementptr [12996 x i1]* @pg_buf_all_V_61, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 163 'getelementptr' 'pg_buf_all_V_61_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (1.35ns)   --->   "%pg_buf_all_V_61_load = load i1* %pg_buf_all_V_61_addr, align 1" [net_hls.cc:77]   --->   Operation 164 'load' 'pg_buf_all_V_61_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%pg_buf_all_V_62_addr = getelementptr [12996 x i1]* @pg_buf_all_V_62, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 165 'getelementptr' 'pg_buf_all_V_62_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 166 [2/2] (1.35ns)   --->   "%pg_buf_all_V_62_load = load i1* %pg_buf_all_V_62_addr, align 1" [net_hls.cc:77]   --->   Operation 166 'load' 'pg_buf_all_V_62_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%pg_buf_all_V_63_addr = getelementptr [12996 x i1]* @pg_buf_all_V_63, i64 0, i64 %sext_ln77" [net_hls.cc:77]   --->   Operation 167 'getelementptr' 'pg_buf_all_V_63_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 168 [2/2] (1.35ns)   --->   "%pg_buf_all_V_63_load = load i1* %pg_buf_all_V_63_addr, align 1" [net_hls.cc:77]   --->   Operation 168 'load' 'pg_buf_all_V_63_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 2.14>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 81, i64 81, i64 81) nounwind"   --->   Operation 169 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:74]   --->   Operation 170 'specpipeline' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i4 %select_ln73 to i64" [net_hls.cc:78]   --->   Operation 171 'zext' 'zext_ln78' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%pg_buf0_V_0_addr = getelementptr [9 x i64]* @pg_buf0_V_0, i64 0, i64 %zext_ln78" [net_hls.cc:78]   --->   Operation 172 'getelementptr' 'pg_buf0_V_0_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%pg_buf0_V_1_addr = getelementptr [9 x i64]* @pg_buf0_V_1, i64 0, i64 %zext_ln78" [net_hls.cc:78]   --->   Operation 173 'getelementptr' 'pg_buf0_V_1_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%pg_buf0_V_2_addr = getelementptr [9 x i64]* @pg_buf0_V_2, i64 0, i64 %zext_ln78" [net_hls.cc:78]   --->   Operation 174 'getelementptr' 'pg_buf0_V_2_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%pg_buf0_V_3_addr = getelementptr [9 x i64]* @pg_buf0_V_3, i64 0, i64 %zext_ln78" [net_hls.cc:78]   --->   Operation 175 'getelementptr' 'pg_buf0_V_3_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%pg_buf0_V_4_addr = getelementptr [9 x i64]* @pg_buf0_V_4, i64 0, i64 %zext_ln78" [net_hls.cc:78]   --->   Operation 176 'getelementptr' 'pg_buf0_V_4_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%pg_buf0_V_5_addr = getelementptr [9 x i64]* @pg_buf0_V_5, i64 0, i64 %zext_ln78" [net_hls.cc:78]   --->   Operation 177 'getelementptr' 'pg_buf0_V_5_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%pg_buf0_V_6_addr = getelementptr [9 x i64]* @pg_buf0_V_6, i64 0, i64 %zext_ln78" [net_hls.cc:78]   --->   Operation 178 'getelementptr' 'pg_buf0_V_6_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%pg_buf0_V_7_addr = getelementptr [9 x i64]* @pg_buf0_V_7, i64 0, i64 %zext_ln78" [net_hls.cc:78]   --->   Operation 179 'getelementptr' 'pg_buf0_V_7_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%pg_buf0_V_8_addr = getelementptr [9 x i64]* @pg_buf0_V_8, i64 0, i64 %zext_ln78" [net_hls.cc:78]   --->   Operation 180 'getelementptr' 'pg_buf0_V_8_addr' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 181 [1/2] (1.35ns)   --->   "%pg_buf_all_V_0_load = load i1* %pg_buf_all_V_0_addr, align 1" [net_hls.cc:77]   --->   Operation 181 'load' 'pg_buf_all_V_0_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 182 [1/2] (1.35ns)   --->   "%pg_buf_all_V_1_load = load i1* %pg_buf_all_V_1_addr, align 1" [net_hls.cc:77]   --->   Operation 182 'load' 'pg_buf_all_V_1_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 183 [1/2] (1.35ns)   --->   "%pg_buf_all_V_2_load = load i1* %pg_buf_all_V_2_addr, align 1" [net_hls.cc:77]   --->   Operation 183 'load' 'pg_buf_all_V_2_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 184 [1/2] (1.35ns)   --->   "%pg_buf_all_V_3_load = load i1* %pg_buf_all_V_3_addr, align 1" [net_hls.cc:77]   --->   Operation 184 'load' 'pg_buf_all_V_3_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 185 [1/2] (1.35ns)   --->   "%pg_buf_all_V_4_load = load i1* %pg_buf_all_V_4_addr, align 1" [net_hls.cc:77]   --->   Operation 185 'load' 'pg_buf_all_V_4_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 186 [1/2] (1.35ns)   --->   "%pg_buf_all_V_5_load = load i1* %pg_buf_all_V_5_addr, align 1" [net_hls.cc:77]   --->   Operation 186 'load' 'pg_buf_all_V_5_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 187 [1/2] (1.35ns)   --->   "%pg_buf_all_V_6_load = load i1* %pg_buf_all_V_6_addr, align 1" [net_hls.cc:77]   --->   Operation 187 'load' 'pg_buf_all_V_6_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 188 [1/2] (1.35ns)   --->   "%pg_buf_all_V_7_load = load i1* %pg_buf_all_V_7_addr, align 1" [net_hls.cc:77]   --->   Operation 188 'load' 'pg_buf_all_V_7_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 189 [1/2] (1.35ns)   --->   "%pg_buf_all_V_8_load = load i1* %pg_buf_all_V_8_addr, align 1" [net_hls.cc:77]   --->   Operation 189 'load' 'pg_buf_all_V_8_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 190 [1/2] (1.35ns)   --->   "%pg_buf_all_V_9_load = load i1* %pg_buf_all_V_9_addr, align 1" [net_hls.cc:77]   --->   Operation 190 'load' 'pg_buf_all_V_9_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 191 [1/2] (1.35ns)   --->   "%pg_buf_all_V_10_load = load i1* %pg_buf_all_V_10_addr, align 1" [net_hls.cc:77]   --->   Operation 191 'load' 'pg_buf_all_V_10_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 192 [1/2] (1.35ns)   --->   "%pg_buf_all_V_11_load = load i1* %pg_buf_all_V_11_addr, align 1" [net_hls.cc:77]   --->   Operation 192 'load' 'pg_buf_all_V_11_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 193 [1/2] (1.35ns)   --->   "%pg_buf_all_V_12_load = load i1* %pg_buf_all_V_12_addr, align 1" [net_hls.cc:77]   --->   Operation 193 'load' 'pg_buf_all_V_12_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 194 [1/2] (1.35ns)   --->   "%pg_buf_all_V_13_load = load i1* %pg_buf_all_V_13_addr, align 1" [net_hls.cc:77]   --->   Operation 194 'load' 'pg_buf_all_V_13_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 195 [1/2] (1.35ns)   --->   "%pg_buf_all_V_14_load = load i1* %pg_buf_all_V_14_addr, align 1" [net_hls.cc:77]   --->   Operation 195 'load' 'pg_buf_all_V_14_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 196 [1/2] (1.35ns)   --->   "%pg_buf_all_V_15_load = load i1* %pg_buf_all_V_15_addr, align 1" [net_hls.cc:77]   --->   Operation 196 'load' 'pg_buf_all_V_15_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 197 [1/2] (1.35ns)   --->   "%pg_buf_all_V_16_load = load i1* %pg_buf_all_V_16_addr, align 1" [net_hls.cc:77]   --->   Operation 197 'load' 'pg_buf_all_V_16_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 198 [1/2] (1.35ns)   --->   "%pg_buf_all_V_17_load = load i1* %pg_buf_all_V_17_addr, align 1" [net_hls.cc:77]   --->   Operation 198 'load' 'pg_buf_all_V_17_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 199 [1/2] (1.35ns)   --->   "%pg_buf_all_V_18_load = load i1* %pg_buf_all_V_18_addr, align 1" [net_hls.cc:77]   --->   Operation 199 'load' 'pg_buf_all_V_18_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 200 [1/2] (1.35ns)   --->   "%pg_buf_all_V_19_load = load i1* %pg_buf_all_V_19_addr, align 1" [net_hls.cc:77]   --->   Operation 200 'load' 'pg_buf_all_V_19_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 201 [1/2] (1.35ns)   --->   "%pg_buf_all_V_20_load = load i1* %pg_buf_all_V_20_addr, align 1" [net_hls.cc:77]   --->   Operation 201 'load' 'pg_buf_all_V_20_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 202 [1/2] (1.35ns)   --->   "%pg_buf_all_V_21_load = load i1* %pg_buf_all_V_21_addr, align 1" [net_hls.cc:77]   --->   Operation 202 'load' 'pg_buf_all_V_21_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 203 [1/2] (1.35ns)   --->   "%pg_buf_all_V_22_load = load i1* %pg_buf_all_V_22_addr, align 1" [net_hls.cc:77]   --->   Operation 203 'load' 'pg_buf_all_V_22_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 204 [1/2] (1.35ns)   --->   "%pg_buf_all_V_23_load = load i1* %pg_buf_all_V_23_addr, align 1" [net_hls.cc:77]   --->   Operation 204 'load' 'pg_buf_all_V_23_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 205 [1/2] (1.35ns)   --->   "%pg_buf_all_V_24_load = load i1* %pg_buf_all_V_24_addr, align 1" [net_hls.cc:77]   --->   Operation 205 'load' 'pg_buf_all_V_24_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 206 [1/2] (1.35ns)   --->   "%pg_buf_all_V_25_load = load i1* %pg_buf_all_V_25_addr, align 1" [net_hls.cc:77]   --->   Operation 206 'load' 'pg_buf_all_V_25_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 207 [1/2] (1.35ns)   --->   "%pg_buf_all_V_26_load = load i1* %pg_buf_all_V_26_addr, align 1" [net_hls.cc:77]   --->   Operation 207 'load' 'pg_buf_all_V_26_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 208 [1/2] (1.35ns)   --->   "%pg_buf_all_V_27_load = load i1* %pg_buf_all_V_27_addr, align 1" [net_hls.cc:77]   --->   Operation 208 'load' 'pg_buf_all_V_27_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 209 [1/2] (1.35ns)   --->   "%pg_buf_all_V_28_load = load i1* %pg_buf_all_V_28_addr, align 1" [net_hls.cc:77]   --->   Operation 209 'load' 'pg_buf_all_V_28_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 210 [1/2] (1.35ns)   --->   "%pg_buf_all_V_29_load = load i1* %pg_buf_all_V_29_addr, align 1" [net_hls.cc:77]   --->   Operation 210 'load' 'pg_buf_all_V_29_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 211 [1/2] (1.35ns)   --->   "%pg_buf_all_V_30_load = load i1* %pg_buf_all_V_30_addr, align 1" [net_hls.cc:77]   --->   Operation 211 'load' 'pg_buf_all_V_30_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 212 [1/2] (1.35ns)   --->   "%pg_buf_all_V_31_load = load i1* %pg_buf_all_V_31_addr, align 1" [net_hls.cc:77]   --->   Operation 212 'load' 'pg_buf_all_V_31_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 213 [1/2] (1.35ns)   --->   "%pg_buf_all_V_32_load = load i1* %pg_buf_all_V_32_addr, align 1" [net_hls.cc:77]   --->   Operation 213 'load' 'pg_buf_all_V_32_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 214 [1/2] (1.35ns)   --->   "%pg_buf_all_V_33_load = load i1* %pg_buf_all_V_33_addr, align 1" [net_hls.cc:77]   --->   Operation 214 'load' 'pg_buf_all_V_33_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 215 [1/2] (1.35ns)   --->   "%pg_buf_all_V_34_load = load i1* %pg_buf_all_V_34_addr, align 1" [net_hls.cc:77]   --->   Operation 215 'load' 'pg_buf_all_V_34_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 216 [1/2] (1.35ns)   --->   "%pg_buf_all_V_35_load = load i1* %pg_buf_all_V_35_addr, align 1" [net_hls.cc:77]   --->   Operation 216 'load' 'pg_buf_all_V_35_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 217 [1/2] (1.35ns)   --->   "%pg_buf_all_V_36_load = load i1* %pg_buf_all_V_36_addr, align 1" [net_hls.cc:77]   --->   Operation 217 'load' 'pg_buf_all_V_36_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 218 [1/2] (1.35ns)   --->   "%pg_buf_all_V_37_load = load i1* %pg_buf_all_V_37_addr, align 1" [net_hls.cc:77]   --->   Operation 218 'load' 'pg_buf_all_V_37_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 219 [1/2] (1.35ns)   --->   "%pg_buf_all_V_38_load = load i1* %pg_buf_all_V_38_addr, align 1" [net_hls.cc:77]   --->   Operation 219 'load' 'pg_buf_all_V_38_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 220 [1/2] (1.35ns)   --->   "%pg_buf_all_V_39_load = load i1* %pg_buf_all_V_39_addr, align 1" [net_hls.cc:77]   --->   Operation 220 'load' 'pg_buf_all_V_39_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 221 [1/2] (1.35ns)   --->   "%pg_buf_all_V_40_load = load i1* %pg_buf_all_V_40_addr, align 1" [net_hls.cc:77]   --->   Operation 221 'load' 'pg_buf_all_V_40_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 222 [1/2] (1.35ns)   --->   "%pg_buf_all_V_41_load = load i1* %pg_buf_all_V_41_addr, align 1" [net_hls.cc:77]   --->   Operation 222 'load' 'pg_buf_all_V_41_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 223 [1/2] (1.35ns)   --->   "%pg_buf_all_V_42_load = load i1* %pg_buf_all_V_42_addr, align 1" [net_hls.cc:77]   --->   Operation 223 'load' 'pg_buf_all_V_42_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 224 [1/2] (1.35ns)   --->   "%pg_buf_all_V_43_load = load i1* %pg_buf_all_V_43_addr, align 1" [net_hls.cc:77]   --->   Operation 224 'load' 'pg_buf_all_V_43_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 225 [1/2] (1.35ns)   --->   "%pg_buf_all_V_44_load = load i1* %pg_buf_all_V_44_addr, align 1" [net_hls.cc:77]   --->   Operation 225 'load' 'pg_buf_all_V_44_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 226 [1/2] (1.35ns)   --->   "%pg_buf_all_V_45_load = load i1* %pg_buf_all_V_45_addr, align 1" [net_hls.cc:77]   --->   Operation 226 'load' 'pg_buf_all_V_45_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 227 [1/2] (1.35ns)   --->   "%pg_buf_all_V_46_load = load i1* %pg_buf_all_V_46_addr, align 1" [net_hls.cc:77]   --->   Operation 227 'load' 'pg_buf_all_V_46_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 228 [1/2] (1.35ns)   --->   "%pg_buf_all_V_47_load = load i1* %pg_buf_all_V_47_addr, align 1" [net_hls.cc:77]   --->   Operation 228 'load' 'pg_buf_all_V_47_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 229 [1/2] (1.35ns)   --->   "%pg_buf_all_V_48_load = load i1* %pg_buf_all_V_48_addr, align 1" [net_hls.cc:77]   --->   Operation 229 'load' 'pg_buf_all_V_48_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 230 [1/2] (1.35ns)   --->   "%pg_buf_all_V_49_load = load i1* %pg_buf_all_V_49_addr, align 1" [net_hls.cc:77]   --->   Operation 230 'load' 'pg_buf_all_V_49_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 231 [1/2] (1.35ns)   --->   "%pg_buf_all_V_50_load = load i1* %pg_buf_all_V_50_addr, align 1" [net_hls.cc:77]   --->   Operation 231 'load' 'pg_buf_all_V_50_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 232 [1/2] (1.35ns)   --->   "%pg_buf_all_V_51_load = load i1* %pg_buf_all_V_51_addr, align 1" [net_hls.cc:77]   --->   Operation 232 'load' 'pg_buf_all_V_51_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 233 [1/2] (1.35ns)   --->   "%pg_buf_all_V_52_load = load i1* %pg_buf_all_V_52_addr, align 1" [net_hls.cc:77]   --->   Operation 233 'load' 'pg_buf_all_V_52_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 234 [1/2] (1.35ns)   --->   "%pg_buf_all_V_53_load = load i1* %pg_buf_all_V_53_addr, align 1" [net_hls.cc:77]   --->   Operation 234 'load' 'pg_buf_all_V_53_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 235 [1/2] (1.35ns)   --->   "%pg_buf_all_V_54_load = load i1* %pg_buf_all_V_54_addr, align 1" [net_hls.cc:77]   --->   Operation 235 'load' 'pg_buf_all_V_54_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 236 [1/2] (1.35ns)   --->   "%pg_buf_all_V_55_load = load i1* %pg_buf_all_V_55_addr, align 1" [net_hls.cc:77]   --->   Operation 236 'load' 'pg_buf_all_V_55_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 237 [1/2] (1.35ns)   --->   "%pg_buf_all_V_56_load = load i1* %pg_buf_all_V_56_addr, align 1" [net_hls.cc:77]   --->   Operation 237 'load' 'pg_buf_all_V_56_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 238 [1/2] (1.35ns)   --->   "%pg_buf_all_V_57_load = load i1* %pg_buf_all_V_57_addr, align 1" [net_hls.cc:77]   --->   Operation 238 'load' 'pg_buf_all_V_57_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 239 [1/2] (1.35ns)   --->   "%pg_buf_all_V_58_load = load i1* %pg_buf_all_V_58_addr, align 1" [net_hls.cc:77]   --->   Operation 239 'load' 'pg_buf_all_V_58_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 240 [1/2] (1.35ns)   --->   "%pg_buf_all_V_59_load = load i1* %pg_buf_all_V_59_addr, align 1" [net_hls.cc:77]   --->   Operation 240 'load' 'pg_buf_all_V_59_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 241 [1/2] (1.35ns)   --->   "%pg_buf_all_V_60_load = load i1* %pg_buf_all_V_60_addr, align 1" [net_hls.cc:77]   --->   Operation 241 'load' 'pg_buf_all_V_60_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 242 [1/2] (1.35ns)   --->   "%pg_buf_all_V_61_load = load i1* %pg_buf_all_V_61_addr, align 1" [net_hls.cc:77]   --->   Operation 242 'load' 'pg_buf_all_V_61_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 243 [1/2] (1.35ns)   --->   "%pg_buf_all_V_62_load = load i1* %pg_buf_all_V_62_addr, align 1" [net_hls.cc:77]   --->   Operation 243 'load' 'pg_buf_all_V_62_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 244 [1/2] (1.35ns)   --->   "%pg_buf_all_V_63_load = load i1* %pg_buf_all_V_63_addr, align 1" [net_hls.cc:77]   --->   Operation 244 'load' 'pg_buf_all_V_63_load' <Predicate = (!icmp_ln72)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1.i1(i1 %pg_buf_all_V_63_load, i1 %pg_buf_all_V_62_load, i1 %pg_buf_all_V_61_load, i1 %pg_buf_all_V_60_load, i1 %pg_buf_all_V_59_load, i1 %pg_buf_all_V_58_load, i1 %pg_buf_all_V_57_load, i1 %pg_buf_all_V_56_load, i1 %pg_buf_all_V_55_load, i1 %pg_buf_all_V_54_load, i1 %pg_buf_all_V_53_load, i1 %pg_buf_all_V_52_load, i1 %pg_buf_all_V_51_load, i1 %pg_buf_all_V_50_load, i1 %pg_buf_all_V_49_load, i1 %pg_buf_all_V_48_load, i1 %pg_buf_all_V_47_load, i1 %pg_buf_all_V_46_load, i1 %pg_buf_all_V_45_load, i1 %pg_buf_all_V_44_load, i1 %pg_buf_all_V_43_load, i1 %pg_buf_all_V_42_load, i1 %pg_buf_all_V_41_load, i1 %pg_buf_all_V_40_load, i1 %pg_buf_all_V_39_load, i1 %pg_buf_all_V_38_load, i1 %pg_buf_all_V_37_load, i1 %pg_buf_all_V_36_load, i1 %pg_buf_all_V_35_load, i1 %pg_buf_all_V_34_load, i1 %pg_buf_all_V_33_load, i1 %pg_buf_all_V_32_load, i1 %pg_buf_all_V_31_load, i1 %pg_buf_all_V_30_load, i1 %pg_buf_all_V_29_load, i1 %pg_buf_all_V_28_load, i1 %pg_buf_all_V_27_load, i1 %pg_buf_all_V_26_load, i1 %pg_buf_all_V_25_load, i1 %pg_buf_all_V_24_load, i1 %pg_buf_all_V_23_load, i1 %pg_buf_all_V_22_load, i1 %pg_buf_all_V_21_load, i1 %pg_buf_all_V_20_load, i1 %pg_buf_all_V_19_load, i1 %pg_buf_all_V_18_load, i1 %pg_buf_all_V_17_load, i1 %pg_buf_all_V_16_load, i1 %pg_buf_all_V_15_load, i1 %pg_buf_all_V_14_load, i1 %pg_buf_all_V_13_load, i1 %pg_buf_all_V_12_load, i1 %pg_buf_all_V_11_load, i1 %pg_buf_all_V_10_load, i1 %pg_buf_all_V_9_load, i1 %pg_buf_all_V_8_load, i1 %pg_buf_all_V_7_load, i1 %pg_buf_all_V_6_load, i1 %pg_buf_all_V_5_load, i1 %pg_buf_all_V_4_load, i1 %pg_buf_all_V_3_load, i1 %pg_buf_all_V_2_load, i1 %pg_buf_all_V_1_load, i1 %pg_buf_all_V_0_load)" [net_hls.cc:78]   --->   Operation 245 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_6 : Operation 246 [1/1] (0.79ns)   --->   "store i64 %p_Result_s, i64* %pg_buf0_V_7_addr, align 8" [net_hls.cc:78]   --->   Operation 246 'store' <Predicate = (select_ln72_1 == 7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [net_hls.cc:78]   --->   Operation 247 'br' <Predicate = (select_ln72_1 == 7)> <Delay = 0.00>
ST_6 : Operation 248 [1/1] (0.79ns)   --->   "store i64 %p_Result_s, i64* %pg_buf0_V_6_addr, align 8" [net_hls.cc:78]   --->   Operation 248 'store' <Predicate = (select_ln72_1 == 6)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [net_hls.cc:78]   --->   Operation 249 'br' <Predicate = (select_ln72_1 == 6)> <Delay = 0.00>
ST_6 : Operation 250 [1/1] (0.79ns)   --->   "store i64 %p_Result_s, i64* %pg_buf0_V_5_addr, align 8" [net_hls.cc:78]   --->   Operation 250 'store' <Predicate = (select_ln72_1 == 5)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [net_hls.cc:78]   --->   Operation 251 'br' <Predicate = (select_ln72_1 == 5)> <Delay = 0.00>
ST_6 : Operation 252 [1/1] (0.79ns)   --->   "store i64 %p_Result_s, i64* %pg_buf0_V_4_addr, align 8" [net_hls.cc:78]   --->   Operation 252 'store' <Predicate = (select_ln72_1 == 4)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [net_hls.cc:78]   --->   Operation 253 'br' <Predicate = (select_ln72_1 == 4)> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.79ns)   --->   "store i64 %p_Result_s, i64* %pg_buf0_V_3_addr, align 8" [net_hls.cc:78]   --->   Operation 254 'store' <Predicate = (select_ln72_1 == 3)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [net_hls.cc:78]   --->   Operation 255 'br' <Predicate = (select_ln72_1 == 3)> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.79ns)   --->   "store i64 %p_Result_s, i64* %pg_buf0_V_2_addr, align 8" [net_hls.cc:78]   --->   Operation 256 'store' <Predicate = (select_ln72_1 == 2)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [net_hls.cc:78]   --->   Operation 257 'br' <Predicate = (select_ln72_1 == 2)> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.79ns)   --->   "store i64 %p_Result_s, i64* %pg_buf0_V_1_addr, align 8" [net_hls.cc:78]   --->   Operation 258 'store' <Predicate = (select_ln72_1 == 1)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [net_hls.cc:78]   --->   Operation 259 'br' <Predicate = (select_ln72_1 == 1)> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.79ns)   --->   "store i64 %p_Result_s, i64* %pg_buf0_V_0_addr, align 8" [net_hls.cc:78]   --->   Operation 260 'store' <Predicate = (select_ln72_1 == 0)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [net_hls.cc:78]   --->   Operation 261 'br' <Predicate = (select_ln72_1 == 0)> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.79ns)   --->   "store i64 %p_Result_s, i64* %pg_buf0_V_8_addr, align 8" [net_hls.cc:78]   --->   Operation 262 'store' <Predicate = (select_ln72_1 != 0 & select_ln72_1 != 1 & select_ln72_1 != 2 & select_ln72_1 != 3 & select_ln72_1 != 4 & select_ln72_1 != 5 & select_ln72_1 != 6 & select_ln72_1 != 7)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 9> <RAM>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "br label %hls_label_2_end" [net_hls.cc:78]   --->   Operation 263 'br' <Predicate = (select_ln72_1 != 0 & select_ln72_1 != 1 & select_ln72_1 != 2 & select_ln72_1 != 3 & select_ln72_1 != 4 & select_ln72_1 != 5 & select_ln72_1 != 6 & select_ln72_1 != 7)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:83]   --->   Operation 264 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0.897ns
The critical path consists of the following:
	wire read on port 'col' (net_hls.cc:63) [78]  (0 ns)
	'sub' operation ('sub_ln71', net_hls.cc:71) [86]  (0.897 ns)

 <State 2>: 2.85ns
The critical path consists of the following:
	wire read on port 'row' (net_hls.cc:63) [79]  (0 ns)
	'mul' operation of DSP[88] ('mul_ln71', net_hls.cc:71) [81]  (0.638 ns)
	'add' operation of DSP[88] ('index', net_hls.cc:71) [88]  (2.21 ns)

 <State 3>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', net_hls.cc:72) with incoming values : ('add_ln72', net_hls.cc:72) [91]  (0.755 ns)

 <State 4>: 2.21ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', net_hls.cc:73) [94]  (0 ns)
	'icmp' operation ('icmp_ln73', net_hls.cc:73) [102]  (0.884 ns)
	'select' operation ('select_ln72_1', net_hls.cc:72) [105]  (0.45 ns)
	blocking operation 0.877 ns on control path)

 <State 5>: 2.35ns
The critical path consists of the following:
	'add' operation ('add_ln77', net_hls.cc:77) [109]  (1 ns)
	'getelementptr' operation ('pg_buf_all_V_0_addr', net_hls.cc:77) [121]  (0 ns)
	'load' operation ('pg_buf_all_V_0_load', net_hls.cc:77) on array 'pg_buf_all_V_0' [122]  (1.35 ns)

 <State 6>: 2.14ns
The critical path consists of the following:
	'load' operation ('pg_buf_all_V_0_load', net_hls.cc:77) on array 'pg_buf_all_V_0' [122]  (1.35 ns)
	'store' operation ('store_ln78', net_hls.cc:78) of variable 'p_Result_s', net_hls.cc:78 on array 'pg_buf0_V_7' [252]  (0.79 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
