;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	CMP #100, 10
	SLT 0, @45
	MOV 9, <70
	SUB @0, <7
	JMN <121, 103
	SUB @121, 106
	JMN @12, #203
	JMN @0, -4
	JMN -1, 20
	SLT 0, @45
	SPL -1, @-20
	SUB #96, -7
	SUB #0, -4
	DJN 100, 10
	CMP 100, 10
	SUB 50, 1
	MOV -1, <-20
	SUB #0, -4
	JMP -1, -20
	SPL 0, <402
	SUB 0, @45
	JMP @10, 1
	JMP @10, 1
	DAT #101, #108
	JMN <121, 103
	JMN -1, -20
	SLT 0, @45
	SLT 0, @45
	SPL 0, <402
	SUB @121, 106
	SPL 0, <402
	SUB @101, 108
	SLT 0, @45
	SLT 0, @45
	SLT 0, @45
	SPL @300, 90
	ADD 10, 1
	JMN -1, -20
	MOV -7, <-20
	JMN -1, -20
	ADD 270, 60
	MOV -1, <-20
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
