<table class="sphinxhide" width="100%">
 <tr>
   <td align="center"><img src="https://raw.githubusercontent.com/Xilinx/Image-Collateral/main/xilinx-logo.png" width="30%"/><h1>AMD Vitis™ Platform Creation Tutorials</h1>
   </td>
 </tr>
</table>

## Feature Tutorials

These tutorials illustrate various platform features and how you can incorporate them into your own custom platforms.

<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./01_platform_creation_streaming_ip/">Incorporating Stream Interfaces</a></td>
 <td>This tutorial demonstrates how you can stream data between Vitis kernels and AXI stream connections exposed in the platform.</td>
 </tr>
  <tr>
 <td align="center"><a href="./02_petalinux_customization/">PetaLinux Building and System Customization</a></td>
 <td>This tutorial demonstrates how you can customize a PetaLinux project to work for Vitis acceleration applications.</td>
 </tr>
  <tr>
 <td align="center"><a href="./03_Vitis_Export_To_Vivado/">Hardware Design Fast Iteration with Vitis Export to Vivado</a></td>
 <td>The Vitis export to AMD Vivado™ feature enables bi-directional hardware hand-offs between the Vitis tools and the Vivado design suite, which improves developer productivity.</td>
 </tr>
  <tr>
 <td align="center"><a href="./04_platform_validation/">Versal Extensible Hardware Design Validation</a></td>
 <td>In this tutorial, you will learn how to validate an AMD Versal™ ACAP extensible platform. This tutorial is an <i><b>add-on</b></i> to the basic Versal platform creation tutorial.</td>
 </tr>
 </table>



<p class="sphinxhide" align="center"><sub>Copyright © 2020–2023 Advanced Micro Devices, Inc</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
