
---------- Begin Simulation Statistics ----------
host_inst_rate                                 351989                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406232                       # Number of bytes of host memory used
host_seconds                                    56.82                       # Real time elapsed on the host
host_tick_rate                              314568394                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017874                       # Number of seconds simulated
sim_ticks                                 17873848500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4257036                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 21404.178931                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 19714.064414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4234614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      479924500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005267                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                22422                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              8543                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    273611500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13879                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 60618.985349                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 66777.853820                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799806                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3140305917                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018167                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51804                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25535                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1754187442                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26269                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 15928.524656                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 39467.999514                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.324657                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3995                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8235                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     63634456                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    325018976                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108646                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 48773.077048                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 50508.093604                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7034420                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3620230417                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010442                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 74226                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              34078                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2027798942                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005648                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40148                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965631                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.806566                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108646                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 48773.077048                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 50508.093604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7034420                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3620230417                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010442                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                74226                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             34078                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2027798942                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005648                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28099                       # number of replacements
system.cpu.dcache.sampled_refs                  29123                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.806566                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7057221                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505711147500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25301                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11132164                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14280.421659                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11393.500763                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11057127                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1071560000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006741                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75037                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2288                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828843000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        33625                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 151.990089                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       134500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11132164                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14280.421659                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11393.500763                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11057127                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1071560000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006741                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75037                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2288                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006535                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809366                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.395579                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11132164                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14280.421659                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11393.500763                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11057127                       # number of overall hits
system.cpu.icache.overall_miss_latency     1071560000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006741                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75037                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2288                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828843000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006535                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.395579                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11057127                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 119032.121318                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      1668949373                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 14021                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     115399.500177                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 103798.176455                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         6781                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            976625970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.555169                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       8463                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     716                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       804124473                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.508200                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  7747                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       73127.405697                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  58897.204689                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85329                       # number of ReadReq hits
system.l2.ReadReq_miss_latency               94992500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.014995                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         1299                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       188                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency          65317000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.012802                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    1109                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    59010.396190                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 43111.395193                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           650589618                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11025                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      475303132                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11025                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25301                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25301                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.145698                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101872                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        109774.479615                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   98175.414747                       # average overall mshr miss latency
system.l2.demand_hits                           92110                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1071618470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.095826                       # miss rate for demand accesses
system.l2.demand_misses                          9762                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        904                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          869441473                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.086933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     8856                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.068541                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.242097                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1122.975057                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3966.516103                       # Average occupied blocks per context
system.l2.overall_accesses                     101872                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       109774.479615                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  110958.204572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          92110                       # number of overall hits
system.l2.overall_miss_latency             1071618470                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.095826                       # miss rate for overall accesses
system.l2.overall_misses                         9762                       # number of overall misses
system.l2.overall_mshr_hits                       904                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2538390846                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.224566                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22877                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.400613                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          5617                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        14049                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        32474                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            16297                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         2128                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9206                       # number of replacements
system.l2.sampled_refs                          17200                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5089.491160                       # Cycle average of tags in use
system.l2.total_refs                            88506                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8657                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29486945                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         251022                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       405396                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40193                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       470656                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         486466                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5794                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371145                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5890758                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.725675                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.420422                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2939809     49.91%     49.91% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904579     15.36%     65.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415817      7.06%     72.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       403251      6.85%     79.17% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403511      6.85%     86.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192462      3.27%     89.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147236      2.50%     91.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112948      1.92%     93.70% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371145      6.30%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5890758                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40164                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       969563                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.626075                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.626075                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       987758                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9989                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12381294                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3127987                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1762540                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       183706                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12472                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3898103                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3896778                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1325                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2350578                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2350308                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              270                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1547525                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1546470                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1055                       # DTB write misses
system.switch_cpus_1.fetch.Branches            486466                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1132067                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2931676                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        38087                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12548648                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        118961                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077701                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1132067                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       256816                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.004336                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6074464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.065803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.356403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4274874     70.37%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          31161      0.51%     70.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          77070      1.27%     72.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          47183      0.78%     72.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         163077      2.68%     75.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          47004      0.77%     76.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          49197      0.81%     77.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39896      0.66%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1345002     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6074464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                186287                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         378126                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              179050                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.695886                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4116417                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1595967                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7535231                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10423969                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752942                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5673592                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.664971                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10428800                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42382                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         66919                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2592980                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       269935                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1726900                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11137427                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2520450                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       116697                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10617522                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1545                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          215                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       183706                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4645                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       182129                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36783                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3074                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       279927                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       257004                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3074                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3504                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.597254                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.597254                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3972392     37.01%     37.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389632      3.63%     40.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331316     12.40%     53.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.04% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18117      0.17%     53.21% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851486      7.93%     61.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.20% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2550348     23.76%     84.96% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1614765     15.04%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10734220                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       363587                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033872                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51536     14.17%     14.17% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52745     14.51%     28.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     28.68% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.53%     33.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     33.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     33.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96809     26.63%     59.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     59.84% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       103565     28.48%     88.32% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        42459     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6074464                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.767106                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.021044                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2512110     41.36%     41.36% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       979271     16.12%     57.48% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       647750     10.66%     68.14% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       592353      9.75%     77.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       607001      9.99%     87.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       345701      5.69%     93.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       245861      4.05%     97.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104621      1.72%     99.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        39796      0.66%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6074464                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.714526                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10958377                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10734220                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       958183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35108                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       623837                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1132089                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1132067                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       608335                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       444672                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2592980                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1726900                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6260751                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       494564                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58189                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3231429                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       430443                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents          378                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18318323                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12087067                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9323415                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1667727                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       183706                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497037                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1310878                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       947420                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28903                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
