# BK Adder (Brent–Kung Adder) on Pynq-Z2

## Project Contents
- Verilog implementation of BK (Brent–Kung) Adder
- Constraint file (XDC) for Pynq-Z2
- Vivado Project for Synthesis & Implementation
- Bitstream (.bit) & Hardware Handoff (.hwh)
- Testing on Pynq-Z2 using Python/Jupyter Notebook

## Folder Structure
- src/ → HDL files, XDC, top module
- bitstreams/ → .bit, .hwh files
- docs/ → Block diagrams, notes, images
