#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008c3118 .scope module, "Johnson_testbench" "Johnson_testbench" 2 24;
 .timescale 0 0;
P_012abda0 .param/l "CLOCK_PERIOD" 0 2 28, +C4<00000000000000000000000000001010>;
v008fca08_0 .var "clk", 0 0;
v008fca60_0 .net "outBus", 3 0, L_008fc8a8;  1 drivers
v008fcab8_0 .var "rst", 0 0;
S_012aaaa8 .scope module, "dut" "Johnson" 2 33, 3 24 0, S_008c3118;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 4 "outBus"
L_008fb038 .functor NOT 1, L_008fc380, C4<0>, C4<0>, C4<0>;
v008fcb68_0 .net *"_s16", 0 0, L_008fc380;  1 drivers
v008fcbc0_0 .net *"_s17", 0 0, L_008fb038;  1 drivers
v008fccc8_0 .net *"_s22", 0 0, L_008fc220;  1 drivers
v008fcd78_0 .net *"_s26", 0 0, L_008fc1c8;  1 drivers
v008fcc18_0 .net *"_s31", 0 0, L_008fc850;  1 drivers
v008fc900_0 .net "clk", 0 0, v008fca08_0;  1 drivers
v008fcb10_0 .net "link", 3 0, L_008fc6f0;  1 drivers
v008fc958_0 .net "outBus", 3 0, L_008fc8a8;  alias, 1 drivers
v008fc9b0_0 .net "rst", 0 0, v008fcab8_0;  1 drivers
L_008fbfb8 .part L_008fc6f0, 0, 1;
L_008fc4e0 .part L_008fc6f0, 1, 1;
L_008fc538 .part L_008fc6f0, 2, 1;
L_008fc8a8 .concat8 [ 1 1 1 1], v012ab430_0, v012ab488_0, v012ab118_0, v012ab328_0;
L_008fbf60 .part L_008fc6f0, 3, 1;
L_008fc380 .part L_008fc8a8, 3, 1;
L_008fc220 .part L_008fc8a8, 0, 1;
L_008fc1c8 .part L_008fc8a8, 1, 1;
L_008fc6f0 .concat8 [ 1 1 1 1], L_008fb038, L_008fc220, L_008fc1c8, L_008fc850;
L_008fc850 .part L_008fc8a8, 2, 1;
S_008c3328 .scope generate, "eachDFF[0]" "eachDFF[0]" 3 41, 3 41 0, S_012aaaa8;
 .timescale 0 0;
P_012abf30 .param/l "i" 0 3 41, +C4<00>;
S_008c33f8 .scope module, "otherDFF" "DFlipFlop" 3 42, 4 22 0, S_008c3328;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_008fafa8 .functor NOT 1, v012ab430_0, C4<0>, C4<0>, C4<0>;
v012ab5e8_0 .net "D", 0 0, L_008fbfb8;  1 drivers
v012aafb8_0 .net "clk", 0 0, v008fca08_0;  alias, 1 drivers
v012ab430_0 .var "q", 0 0;
v012ab2d0_0 .net "qBar", 0 0, L_008fafa8;  1 drivers
v012ab010_0 .net "rst", 0 0, v008fcab8_0;  alias, 1 drivers
E_012abd28/0 .event negedge, v012ab010_0;
E_012abd28/1 .event posedge, v012aafb8_0;
E_012abd28 .event/or E_012abd28/0, E_012abd28/1;
S_012a51a8 .scope generate, "eachDFF[1]" "eachDFF[1]" 3 41, 3 41 0, S_012aaaa8;
 .timescale 0 0;
P_012abdf0 .param/l "i" 0 3 41, +C4<01>;
S_012a5278 .scope module, "otherDFF" "DFlipFlop" 3 42, 4 22 0, S_012a51a8;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_008fad68 .functor NOT 1, v012ab488_0, C4<0>, C4<0>, C4<0>;
v012ab4e0_0 .net "D", 0 0, L_008fc4e0;  1 drivers
v012ab068_0 .net "clk", 0 0, v008fca08_0;  alias, 1 drivers
v012ab488_0 .var "q", 0 0;
v012aaeb0_0 .net "qBar", 0 0, L_008fad68;  1 drivers
v012ab538_0 .net "rst", 0 0, v008fcab8_0;  alias, 1 drivers
S_008d3520 .scope generate, "eachDFF[2]" "eachDFF[2]" 3 41, 3 41 0, S_012aaaa8;
 .timescale 0 0;
P_008d1cf0 .param/l "i" 0 3 41, +C4<010>;
S_008d35f0 .scope module, "otherDFF" "DFlipFlop" 3 42, 4 22 0, S_008d3520;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_008fb1a0 .functor NOT 1, v012ab118_0, C4<0>, C4<0>, C4<0>;
v012ab0c0_0 .net "D", 0 0, L_008fc538;  1 drivers
v012aaf08_0 .net "clk", 0 0, v008fca08_0;  alias, 1 drivers
v012ab118_0 .var "q", 0 0;
v012ab170_0 .net "qBar", 0 0, L_008fb1a0;  1 drivers
v012ab278_0 .net "rst", 0 0, v008fcab8_0;  alias, 1 drivers
S_008fb428 .scope generate, "eachDFF[3]" "eachDFF[3]" 3 41, 3 41 0, S_012aaaa8;
 .timescale 0 0;
P_008d1a98 .param/l "i" 0 3 41, +C4<011>;
S_008fbd00 .scope module, "otherDFF" "DFlipFlop" 3 42, 4 22 0, S_008fb428;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /OUTPUT 1 "qBar"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
L_008faff0 .functor NOT 1, v012ab328_0, C4<0>, C4<0>, C4<0>;
v012ab1c8_0 .net "D", 0 0, L_008fbf60;  1 drivers
v012ab220_0 .net "clk", 0 0, v008fca08_0;  alias, 1 drivers
v012ab328_0 .var "q", 0 0;
v008fcc70_0 .net "qBar", 0 0, L_008faff0;  1 drivers
v008fcd20_0 .net "rst", 0 0, v008fcab8_0;  alias, 1 drivers
    .scope S_008c33f8;
T_0 ;
    %wait E_012abd28;
    %load/vec4 v012ab010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012ab430_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v012ab5e8_0;
    %store/vec4 v012ab430_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_012a5278;
T_1 ;
    %wait E_012abd28;
    %load/vec4 v012ab538_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012ab488_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v012ab4e0_0;
    %store/vec4 v012ab488_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_008d35f0;
T_2 ;
    %wait E_012abd28;
    %load/vec4 v012ab278_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012ab118_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v012ab0c0_0;
    %store/vec4 v012ab118_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_008fbd00;
T_3 ;
    %wait E_012abd28;
    %load/vec4 v008fcd20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v012ab328_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v012ab1c8_0;
    %store/vec4 v012ab328_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_008c3118;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008fca08_0, 0;
    %end;
    .thread T_4;
    .scope S_008c3118;
T_5 ;
    %delay 5, 0;
    %load/vec4 v008fca08_0;
    %inv;
    %assign/vec4 v008fca08_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_008c3118;
T_6 ;
    %vpi_call 2 36 "$dumpfile", "John.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, S_012aaaa8 {0 0 0};
    %end;
    .thread T_6;
    .scope S_008c3118;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008fcab8_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008fcab8_0, 0;
    %delay 10, 0;
    %pushi/vec4 50, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008fcab8_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008fcab8_0, 0;
    %delay 10, 0;
    %pushi/vec4 17, 0, 32;
T_7.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.3, 5;
    %jmp/1 T_7.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %jmp T_7.2;
T_7.3 ;
    %pop/vec4 1;
    %vpi_call 2 47 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Johnson_testbench.v";
    "./Johnson.v";
    "./DFlipFlop.v";
