// Seed: 3628288936
module module_0 ();
  assign id_1 = ~id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input wire id_3,
    output wor id_4,
    output tri1 id_5,
    input wand id_6,
    output uwire id_7,
    output tri1 id_8,
    input wor id_9,
    output wor id_10,
    input tri id_11,
    output tri0 id_12,
    input tri0 id_13,
    input uwire id_14
    , id_17,
    output wand id_15
    , id_18
);
  wire id_19;
  module_0();
  wire id_20;
endmodule
