This project implements a 5-stage pipelined RISC-V processor using Verilog HDL. The processor supports basic RISC-V instructions and demonstrates instruction-level parallelism with pipelining.

ğŸ“ Project Structure
css
Copy
Edit
riscv-pipelined/
â”œâ”€â”€ README.md
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ alu.v
â”‚   â”œâ”€â”€ control_unit.v
â”‚   â”œâ”€â”€ datapath.v
â”‚   â”œâ”€â”€ hazard_unit.v
â”‚   â”œâ”€â”€ forwarding_unit.v
â”‚   â”œâ”€â”€ instruction_memory.v
â”‚   â”œâ”€â”€ register_file.v
â”‚   â”œâ”€â”€ pipeline_registers/
â”‚   â”‚   â”œâ”€â”€ if_id.v
â”‚   â”‚   â”œâ”€â”€ id_ex.v
â”‚   â”‚   â”œâ”€â”€ ex_mem.v
â”‚   â”‚   â”œâ”€â”€ mem_wb.v
â”œâ”€â”€ testbench/
â”‚   â”œâ”€â”€ testbench.v
â”‚   â””â”€â”€ test_program.mem
â””â”€â”€ waveform/
    â””â”€â”€ pipeline.vcd
ğŸ“Œ Features
âœ… 5-stage pipeline: IF, ID, EX, MEM, WB

âœ… Instruction memory and register file

âœ… ALU with R-type and I-type operation support

âœ… Hazard detection and forwarding

âœ… Pipeline registers: IF/ID, ID/EX, EX/MEM, MEM/WB

âœ… Basic branching and jump (optional)

âœ… Fully synthesizable

ğŸ“– Pipeline Stages
Instruction Fetch (IF): Fetches instruction from memory

Instruction Decode (ID): Decodes instruction and reads registers

Execute (EX): ALU operations, branch decision

Memory Access (MEM): Data memory read/write

Write Back (WB): Writes result back to register file

ğŸ§ª Supported Instructions
R-type: add, sub, and, or, slt

I-type: addi, andi, ori, lw

S-type: sw

B-type: beq, bne

(Add more as needed)

âš™ï¸ How to Run
Prerequisites
Icarus Verilog (for simulation)
Install: sudo apt install iverilog gtkwave

GTKWave (for waveform viewing)

Step-by-step Execution
Compile the design and testbench:

bash
Copy
Edit
iverilog -o riscv_pipeline testbench/testbench.v src/**/*.v
Run the simulation:

bash
Copy
Edit
vvp riscv_pipeline
View waveform (optional):

bash
Copy
Edit
gtkwave waveform/pipeline.vcd
ğŸ§  Design Highlights
Hazard Handling:
Implements stalling for load-use hazards and data forwarding from EX/MEM and MEM/WB.

Control Unit:
Generates control signals based on opcode and function codes.

Modular Design:
All components are separated in modules for reusability and testing.

ğŸ§ª Test Program
The file test_program.mem includes a set of RISC-V instructions in hexadecimal format loaded into the instruction memory at runtime.

Example:

cpp
Copy
Edit
00000013  // nop
00400093  // li x1, 4
00108133  // add x2, x1, x1
ğŸ“š References
RISC-V Instruction Set Manual

[Computer Organization and Design - Patterson & Hennessy]

GitHub Pipelined CPU Projects

ğŸ› ï¸ Future Work
â³ Support for JAL, JALR

â³ Support for more ALU operations

â³ Cache integration

â³ Exception handling and CSR

ğŸ‘¨â€ğŸ’» Author
Muhammad Moiz Ahmad
Computer Engineer | Digital Design | Verilog | RISC-V Architecture
