Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Sep 21 12:59:13 2021
| Host         : DESKTOP-LM951GG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a200t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             155 |           54 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             144 |           41 |
| Yes          | No                    | No                     |             311 |          143 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             534 |          275 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------+-----------------------------+------------------+----------------+
|         Clock Signal        |                Enable Signal               |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------+-----------------------------+------------------+----------------+
|  pll.clk_pll/inst/cpu_clk   | confreg/step0_sample                       | confreg/SR[0]               |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   | confreg/step1_sample                       | confreg/SR[0]               |                1 |              1 |
|  pll.clk_pll/inst/cpu_clk   |                                            | confreg/state_count0        |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   |                                            | cpu/reset                   |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/ds_valid_reg_1[0]             | cpu/id_stage/ds_valid_reg_5 |                1 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/ds_valid_reg_1[0]             | cpu/id_stage/ds_valid_reg_3 |                2 |              4 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ena                          |                             |                4 |              4 |
|  pll.clk_pll/inst/cpu_clk   | confreg/p_0_in_1                           | confreg/SR[0]               |                3 |              6 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_4[0]            | confreg/SR[0]               |                5 |              8 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/ds_valid_reg_1[0]             | cpu/id_stage/ds_valid_reg_4 |                4 |             10 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/ds_valid_reg_2[0]             |                             |                9 |             13 |
|  pll.clk_pll/inst/cpu_clk   |                                            | confreg/key_count0          |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                            | confreg/step0_count0        |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   |                                            | confreg/step1_count0        |                5 |             20 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_0[0]            | confreg/SR[0]               |               23 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_10[0]           | confreg/SR[0]               |               18 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_11[0]           | confreg/SR[0]               |               22 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_12[0]           | confreg/SR[0]               |               17 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_2[0]            | confreg/SR[0]               |               17 |             32 |
|  pll.clk_pll/inst/timer_clk |                                            | confreg/SR[0]               |                8 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_13[0]           | confreg/SR[0]               |               19 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_8[0]            | confreg/SR[0]               |               16 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_3[0]            | confreg/SR[0]               |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_14[0]           | confreg/SR[0]               |               10 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_9[0]            | confreg/SR[0]               |               20 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/cpu_resetn_reg[0]            |                             |               15 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/ds_valid_reg_2[0]             | cpu/reset                   |               12 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/ds_to_es_bus_r_reg[137]_1[0] | confreg/SR[0]               |               13 |             32 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_5[0]            | confreg/SR[0]               |               15 |             34 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_6[0]            | confreg/SR[0]               |               16 |             34 |
|  pll.clk_pll/inst/cpu_clk   | cpu/mem_stage/ms_to_ws_valid               |                             |               23 |             38 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_to_ms_valid               |                             |               20 |             39 |
|  pll.clk_pll/inst/cpu_clk   |                                            | confreg/SR[0]               |               15 |             44 |
|  pll.clk_pll/inst/cpu_clk   | cpu/exe_stage/es_valid_reg_7[0]            | confreg/SR[0]               |               27 |             48 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/fs_to_ds_bus_r0               |                             |               39 |             64 |
|  pll.clk_pll/inst/timer_clk |                                            |                             |               22 |             67 |
|  pll.clk_pll/inst/cpu_clk   |                                            |                             |               32 |             88 |
|  pll.clk_pll/inst/cpu_clk   | cpu/wb_stage/ms_to_ws_bus_r_reg[69]_0      |                             |               12 |             96 |
|  pll.clk_pll/inst/cpu_clk   | cpu/id_stage/ds_valid_reg_1[0]             |                             |               33 |            121 |
+-----------------------------+--------------------------------------------+-----------------------------+------------------+----------------+


