#ifndef TCULIB_H
#define TCULIB_H

#include "envdata.h"
#include "tcuerr.h"

#include <linux/kernel.h>
#include <linux/io.h>
#include <asm/barrier.h>
#include <linux/printk.h>
#include <linux/sched.h>

#define MIN(a, b) ((a) < (b) ? (a) : (b))

// privileged activity id
#define PRIV_AID 0xffff
// invalid activity id
#define INVAL_AID 0xfffe

#define MMIO_UNPRIV_ADDR 0xf0000000
#define MMIO_UNPRIV_SIZE (2 * PAGE_SIZE)
#define MMIO_PRIV_ADDR 0xf0002000
#define MMIO_PRIV_SIZE (2 * PAGE_SIZE)
#define MMIO_ADDR MMIO_UNPRIV_ADDR
#define MMIO_SIZE (MMIO_UNPRIV_SIZE + MMIO_PRIV_SIZE)

#define LPAGE_SIZE (1 << 21)

#define PMEM_PROT_EPS ((EpId)4)
/// The send EP for kernel calls from TileMux
#define KPEX_SEP (PMEM_PROT_EPS + 0)
/// The receive EP for kernel calls from TileMux
#define KPEX_REP (PMEM_PROT_EPS + 1)
/// The receive EP for sidecalls from the kernel for TileMux
#define TMSIDE_REP (PMEM_PROT_EPS + 2)

#define TOTAL_EPS (is_gem5() ? 192 : 128)
/// The number of external registers
#define EXT_REGS 2
/// The number of unprivileged registers
#define UNPRIV_REGS 6
/// The number of registers per EP
#define EP_REGS 3
/// The number of print registers
#define PRINT_REGS 32

#define MAX_MSG_SIZE 512

#define SIZE_OF_MSG_HEADER 32

typedef uint64_t Reg;
typedef uint64_t EpId;
typedef uint64_t Label;
typedef uint16_t ActId;
typedef uint16_t TileId;
typedef uint32_t Perm;

typedef enum PrivReg {
	/// For core requests
	PrivReg_CORE_REQ = 0x0,
	/// For privileged commands
	PrivReg_PRIV_CMD = 0x1,
	/// The argument for privileged commands
	PrivReg_PRIV_CMD_ARG = 0x2,
	/// The current activity
	PrivReg_CUR_ACT = 0x3,
	/// Used to ack IRQ requests
	PrivReg_CLEAR_IRQ = 0x4,
} PrivReg;

typedef enum {
	/// The idle command has no effect
	PrivCmdOpCode_IDLE = 0,
	/// Invalidate a single TLB entry
	PrivCmdOpCode_INV_PAGE = 1,
	/// Invalidate all TLB entries
	PrivCmdOpCode_INV_TLB = 2,
	/// Insert an entry into the TLB
	PrivCmdOpCode_INS_TLB = 3,
	/// Changes the activity
	PrivCmdOpCode_XCHG_ACT = 4,
	/// Sets the timer
	PrivCmdOpCode_SET_TIMER = 5,
	/// Abort the current command
	PrivCmdOpCode_ABORT_CMD = 6,
	/// Flushes and invalidates the cache
	PrivCmdOpCode_FLUSH_CACHE = 7,
} PrivCmdOpCode;

typedef enum {
	/// The idle command has no effect
	CmdOpCode_IDLE = 0x0,
	/// Sends a message
	CmdOpCode_SEND = 0x1,
	/// Replies to a message
	CmdOpCode_REPLY = 0x2,
	/// Reads from external memory
	CmdOpCode_READ = 0x3,
	/// Writes to external memory
	CmdOpCode_WRITE = 0x4,
	/// Fetches a message
	CmdOpCode_FETCH_MSG = 0x5,
	/// Acknowledges a message
	CmdOpCode_ACK_MSG = 0x6,
	/// Puts the CU to sleep
	CmdOpCode_SLEEP = 0x7,
} CmdOpCode;

typedef enum {
	/// Starts commands and signals their completion
	UnprivReg_COMMAND = 0x0,
	/// Specifies the data address
	UnprivReg_DATA_ADDR = 0x1,
	/// Specifies the data size
	UnprivReg_DATA_SIZE = 0x2,
	/// Specifies an additional argument
	UnprivReg_ARG1 = 0x3,
	/// The current time in nanoseconds
	UnprivReg_CUR_TIME = 0x4,
	/// Prints a line into the gem5 log
	UnprivReg_PRINT = 0x5,
} UnprivReg;

typedef struct {
	TileId tid;
	uint64_t addr;
	uint64_t size;
	Perm perm;
} EpInfo;

// start address of the unprivileged und privileged tcu mmio region
extern Reg *unpriv_base;
extern Reg *priv_base;

extern EnvData *m3_env;
extern uint16_t tile_ids[MAX_CHIPS * MAX_TILES];

extern phys_addr_t std_app_buf_phys;

static inline bool is_gem5(void)
{
	return m3_env->platform == 0;
}

static inline TileId nocid_to_tileid(uint16_t tile)
{
	size_t i;
	for (i = 0; i < MAX_CHIPS * MAX_TILES; ++i) {
		if (tile_ids[i] == tile) {
			uint8_t chip = i / MAX_TILES;
			uint8_t tile = i % MAX_TILES;
			return (chip << 8) | tile;
		}
	}
	BUG_ON(true);
}

static inline void write_unpriv_reg(unsigned int index, Reg val)
{
	BUG_ON(unpriv_base == NULL);
	iowrite64(val, unpriv_base + EXT_REGS + index);
}

static inline Reg read_unpriv_reg(unsigned int index)
{
	BUG_ON(unpriv_base == NULL);
	return ioread64(unpriv_base + EXT_REGS + index);
}

static inline Reg read_ep_reg(EpId ep, size_t reg)
{
	BUG_ON(unpriv_base == NULL);
	return ioread64(unpriv_base + EXT_REGS + UNPRIV_REGS + EP_REGS * ep +
			reg);
}

static inline void write_priv_reg(unsigned int index, Reg val)
{
	BUG_ON(priv_base == NULL);
	iowrite64(val, priv_base + index);
}

static inline Reg read_priv_reg(unsigned int index)
{
	BUG_ON(priv_base == NULL);
	return ioread64(priv_base + index);
}

static inline Error get_unpriv_error(void)
{
	Reg cmd;
	while (true) {
		cmd = read_unpriv_reg(UnprivReg_COMMAND);
		if ((cmd & 0xf) == CmdOpCode_IDLE) {
			return (Error)((cmd >> 20) & 0x1f);
		}
	}
}

static inline Error get_priv_error(void)
{
	Reg cmd;
	while (true) {
		cmd = read_priv_reg(PrivReg_PRIV_CMD);
		if ((cmd & 0xf) == PrivCmdOpCode_IDLE) {
			return (Error)((cmd >> 4) & 0xf);
		}
	}
}

static inline Reg build_cmd(EpId ep, CmdOpCode cmd, Reg arg)
{
	return (arg << 25) | ((Reg)ep << 4) | cmd;
}

Error insert_tlb(uint16_t asid, uint64_t virt, uint64_t phys, uint8_t perm);
Error xchg_activity(Reg actid);
Error perform_send_reply(uint64_t msg_addr, Reg cmd);
Error send_aligned(EpId ep, uint8_t *msg, size_t len, Label reply_lbl,
		   EpId reply_ep);
Error reply_aligned(EpId ep, uint8_t *reply, size_t len, size_t msg_off);
// returns ~(size_t)0 if there is no message or there was an error
size_t fetch_msg(EpId ep);
Error ack_msg(EpId ep, size_t msg_off);

void print_ep_info(EpId ep, EpInfo i);
EpInfo unpack_mem_ep(EpId ep);

void tcu_print(const char *str);
void tcu_printf(const char *fmt, ...);

#endif // TCULIB_H
