# DESCRIPTION

## BACKGROUND

- introduce neuromorphic computing
- motivate memristors
- describe memristor operation
- limitations of memristors

## SUMMARY

- introduce memristor design approach
- describe dielectric stack formation
- summarize memristor properties
- describe memristor embodiment

## DETAILED DESCRIPTION

- introduce memristor structure
- describe bottom electrode
- describe top electrode
- describe dielectric stack
- define ALD-grown atomic sublayers
- describe thickness of ALD-grown atomic sublayers
- describe metal oxides used in ALD-grown atomic sublayers
- describe selection of first and second metal oxides
- describe properties of poor and good oxides
- describe effect of poor oxide on good oxide
- describe use of Al2O3 and MgO as metal oxides
- describe optional use of third metal oxide
- describe flexibility in memristor design
- describe tunability of memristor properties
- describe ultrathin dielectric stack
- contrast with conventional memristors
- describe defects in conventional memristors
- describe benefits of present memristors
- describe experimental confirmation of memristor properties
- describe illustrative memristor designs
- describe memristor with poor oxide at bottom interface
- describe benefits of poor oxide at bottom interface
- describe memristor with poor oxide at top interface
- describe memristor with poor oxide at both interfaces
- describe asymmetric distribution of ALD-grown atomic sublayers
- describe benefits of asymmetric distribution
- describe positioning of poor oxide within dielectric stack
- describe conduction mechanism in high resistance state
- describe measurement of memristor properties
- describe ET value of memristor
- describe on/off ratio of memristor
- describe switching time constant of memristor
- describe device yield of memristor
- describe fabrication of memristors using ALD
- describe systems and ALD-growth conditions
- describe arrays incorporating memristors
- describe devices incorporating memristors
- describe use of memristors in electric circuits
- describe use of memristors in superconducting quantum interference devices
- conclude description of memristors

### EXAMPLE

- introduce atomically tunable Pd/M1/M2/Al ultrathin memristors
- describe memristor fabrication using in vacuo atomic layer deposition
- explain controlled insertion of MgO atomic layers into Al2O3 atomic layer stacks
- motivate theory-predicted Fermi energy lowering
- describe resulting higher high state resistance and reduced oxygen vacancy formation energy
- illustrate tunneling mechanism and tunable on/off ratio
- describe dynamic tunability of on/off ratio by electric field
- motivate rational design of memristors with atomically tunable performance parameters
- describe sample fabrication using in vacuo ALD
- explain M1/M2 bilayer structure composition
- describe ALD-MgO layer insertion for tuning electronic structure and VO concentration
- explain M1 layer thickness variation
- describe shadow mask fabrication of memristors
- explain DC magnetron sputtering of Al and Pd electrodes
- describe in vacuo sample transfer and dynamic heating
- explain ALD-MgO and ALD-Al2O3 atomic layer stacking
- describe post-cooling and Pd electrode deposition
- explain fabrication of memristors with defective Th-AlOx M2 and ALD M1
- describe ex vacuo sample characterization using electrical measurements
- explain in vacuo scanning tunneling spectroscopy (STS) measurements
- describe DFT simulation using projector augmented wave potentials
- explain HSE06 hybrid functional implementation
- describe defect formation energy calculations
- explain results of DFT simulations for VO doping of pristine Al2O3
- illustrate formation energy diagrams for native defects and Mg-related defects
- describe experimental achievement of atomically controlled VO doping
- explain Mg doping in Al2O3 using in vacuo ALD
- describe memristor performance with and without MgO atomic layers
- illustrate importance of VO doping near M/I interface
- describe design of M1 layer for atomically tunable memristors
- introduce memristor parameters
- illustrate HRS, LRS, on/off ratio, and SET/RESET voltage values
- discuss effect of M1 layer thickness on memristor parameters
- describe tunneling nature of memristive HRS conduction
- introduce effect of M/I IL on memristor performance
- describe microstructure of Thâ€”AlOx M2 layer
- illustrate STS dI/dV spectra for different M2 layers
- compare Eb values for different M2 layers
- illustrate HRS and LRS for different M2 layers
- discuss effect of M2 layer on memristor performance
- derive tunneling current equations
- fit RA product as a function of M1/M2 thickness
- discuss E_T values for different M2 layers
- discuss Schottky barrier in memristors
- design M2 layer for dynamic tunability
- illustrate HRS, LRS, on/off ratios, and device yield for different samples
- discuss role of VO doping in M1 and M2
- illustrate initial and stabilized HRS for different samples
- discuss device yield for different samples
- discuss importance of controlling unwanted defects in M1/M2 stack
- discuss effect of MgO layer location on memristor performance
- illustrate R0 values for different samples
- discuss dynamic tuning of memristor parameters
- conclude importance of atomic-scale controlled VO doping
- summarize effects of Mg doping in pristine Al2O3
- discuss experimental confirmation of DFT calculations
- illustrate tunability of HRS and on/off ratio
- discuss dynamically tunable on/off ratio
- discuss tunneling conductance with increasing M1/M2 thickness
- discuss tunnel barrier height ET
- discuss in vacuo STS dI/dV characterization
- discuss Eb values for different M1/M2 grown on Al electrode
- discuss Vsch at Pd/Al2O3 Schottky interface
- provide general statements on disclosure and claims

