{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09615,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09864,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00384931,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00773227,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00246712,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00773227,
	"finish__design__instance__count__class:buffer": 63,
	"finish__design__instance__area__class:buffer": 83.258,
	"finish__design__instance__count__class:timing_repair_buffer": 217,
	"finish__design__instance__area__class:timing_repair_buffer": 191.254,
	"finish__design__instance__count__class:inverter": 57,
	"finish__design__instance__area__class:inverter": 31.122,
	"finish__design__instance__count__class:sequential_cell": 124,
	"finish__design__instance__area__class:sequential_cell": 664.468,
	"finish__design__instance__count__class:multi_input_combinational_cell": 460,
	"finish__design__instance__area__class:multi_input_combinational_cell": 655.424,
	"finish__design__instance__count": 921,
	"finish__design__instance__area": 1625.53,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.655153,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.818447,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00166064,
	"finish__power__switching__total": 0.000759305,
	"finish__power__leakage__total": 3.53045e-05,
	"finish__power__total": 0.00245525,
	"finish__design__io": 219,
	"finish__design__die__area": 3026.1,
	"finish__design__core__area": 2736.08,
	"finish__design__instance__count": 995,
	"finish__design__instance__area": 1645.21,
	"finish__design__instance__count__stdcell": 995,
	"finish__design__instance__area__stdcell": 1645.21,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.601303,
	"finish__design__instance__utilization__stdcell": 0.601303,
	"finish__design__rows": 37,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 37,
	"finish__design__sites": 10286,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 10286,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}