Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Jul 11 22:39:53 2018
| Host             : DESKTOP-7EE57C2 running 64-bit major release  (build 9200)
| Command          : report_power -file Top_power_routed.rpt -pb Top_power_summary_routed.pb -rpx Top_power_routed.rpx
| Design           : Top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 67.122 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 66.637                           |
| Device Static (W)        | 0.485                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    29.970 |     5362 |       --- |             --- |
|   LUT as Distributed RAM |    14.168 |     2096 |      9600 |           21.83 |
|   LUT as Logic           |    13.439 |     1158 |     20800 |            5.57 |
|   F7/F8 Muxes            |     2.125 |     1632 |     32600 |            5.01 |
|   Register               |     0.141 |      252 |     41600 |            0.61 |
|   CARRY4                 |     0.078 |       16 |      8150 |            0.20 |
|   BUFG                   |     0.019 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       17 |       --- |             --- |
| Signals                  |    36.619 |     1861 |       --- |             --- |
| I/O                      |     0.048 |       24 |       106 |           22.64 |
| Static Power             |     0.485 |          |           |                 |
| Total                    |    67.122 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    66.978 |      66.637 |      0.341 |
| Vccaux    |       1.800 |     0.053 |       0.000 |      0.053 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------+-----------+
| Name                                  | Power (W) |
+---------------------------------------+-----------+
| Top                                   |    66.637 |
|   IO                                  |     0.164 |
|   Memory                              |    24.553 |
|     RAM_reg_0_255_0_0                 |     0.037 |
|     RAM_reg_0_255_10_10               |     0.042 |
|     RAM_reg_0_255_11_11               |     0.037 |
|     RAM_reg_0_255_12_12               |     0.051 |
|     RAM_reg_0_255_13_13               |     0.034 |
|     RAM_reg_0_255_14_14               |     0.035 |
|     RAM_reg_0_255_15_15               |     0.040 |
|     RAM_reg_0_255_16_16               |     0.040 |
|     RAM_reg_0_255_17_17               |     0.037 |
|     RAM_reg_0_255_18_18               |     0.038 |
|     RAM_reg_0_255_19_19               |     0.034 |
|     RAM_reg_0_255_1_1                 |     0.038 |
|     RAM_reg_0_255_20_20               |     0.044 |
|     RAM_reg_0_255_21_21               |     0.036 |
|     RAM_reg_0_255_22_22               |     0.039 |
|     RAM_reg_0_255_23_23               |     0.040 |
|     RAM_reg_0_255_24_24               |     0.043 |
|     RAM_reg_0_255_25_25               |     0.048 |
|     RAM_reg_0_255_26_26               |     0.038 |
|     RAM_reg_0_255_27_27               |     0.042 |
|     RAM_reg_0_255_28_28               |     0.042 |
|     RAM_reg_0_255_29_29               |     0.043 |
|     RAM_reg_0_255_2_2                 |     0.037 |
|     RAM_reg_0_255_30_30               |     0.036 |
|     RAM_reg_0_255_31_31               |     0.046 |
|     RAM_reg_0_255_3_3                 |     0.037 |
|     RAM_reg_0_255_4_4                 |     0.040 |
|     RAM_reg_0_255_5_5                 |     0.039 |
|     RAM_reg_0_255_6_6                 |     0.036 |
|     RAM_reg_0_255_7_7                 |     0.043 |
|     RAM_reg_0_255_8_8                 |     0.036 |
|     RAM_reg_0_255_9_9                 |     0.035 |
|     RAM_reg_1024_1279_0_0             |     0.037 |
|     RAM_reg_1024_1279_10_10           |     0.045 |
|     RAM_reg_1024_1279_11_11           |     0.037 |
|     RAM_reg_1024_1279_12_12           |     0.043 |
|     RAM_reg_1024_1279_13_13           |     0.034 |
|     RAM_reg_1024_1279_14_14           |     0.037 |
|     RAM_reg_1024_1279_15_15           |     0.034 |
|     RAM_reg_1024_1279_16_16           |     0.046 |
|     RAM_reg_1024_1279_17_17           |     0.045 |
|     RAM_reg_1024_1279_18_18           |     0.044 |
|     RAM_reg_1024_1279_19_19           |     0.038 |
|     RAM_reg_1024_1279_1_1             |     0.040 |
|     RAM_reg_1024_1279_20_20           |     0.047 |
|     RAM_reg_1024_1279_21_21           |     0.040 |
|     RAM_reg_1024_1279_22_22           |     0.041 |
|     RAM_reg_1024_1279_23_23           |     0.044 |
|     RAM_reg_1024_1279_24_24           |     0.052 |
|     RAM_reg_1024_1279_25_25           |     0.039 |
|     RAM_reg_1024_1279_26_26           |     0.044 |
|     RAM_reg_1024_1279_27_27           |     0.042 |
|     RAM_reg_1024_1279_28_28           |     0.039 |
|     RAM_reg_1024_1279_29_29           |     0.052 |
|     RAM_reg_1024_1279_2_2             |     0.033 |
|     RAM_reg_1024_1279_30_30           |     0.034 |
|     RAM_reg_1024_1279_31_31           |     0.042 |
|     RAM_reg_1024_1279_3_3             |     0.041 |
|     RAM_reg_1024_1279_4_4             |     0.043 |
|     RAM_reg_1024_1279_5_5             |     0.036 |
|     RAM_reg_1024_1279_6_6             |     0.032 |
|     RAM_reg_1024_1279_7_7             |     0.044 |
|     RAM_reg_1024_1279_8_8             |     0.033 |
|     RAM_reg_1024_1279_9_9             |     0.037 |
|     RAM_reg_1280_1535_0_0             |     0.036 |
|     RAM_reg_1280_1535_10_10           |     0.040 |
|     RAM_reg_1280_1535_11_11           |     0.040 |
|     RAM_reg_1280_1535_12_12           |     0.048 |
|     RAM_reg_1280_1535_13_13           |     0.032 |
|     RAM_reg_1280_1535_14_14           |     0.038 |
|     RAM_reg_1280_1535_15_15           |     0.034 |
|     RAM_reg_1280_1535_16_16           |     0.044 |
|     RAM_reg_1280_1535_17_17           |     0.043 |
|     RAM_reg_1280_1535_18_18           |     0.035 |
|     RAM_reg_1280_1535_19_19           |     0.036 |
|     RAM_reg_1280_1535_1_1             |     0.040 |
|     RAM_reg_1280_1535_20_20           |     0.042 |
|     RAM_reg_1280_1535_21_21           |     0.035 |
|     RAM_reg_1280_1535_22_22           |     0.040 |
|     RAM_reg_1280_1535_23_23           |     0.040 |
|     RAM_reg_1280_1535_24_24           |     0.050 |
|     RAM_reg_1280_1535_25_25           |     0.044 |
|     RAM_reg_1280_1535_26_26           |     0.039 |
|     RAM_reg_1280_1535_27_27           |     0.043 |
|     RAM_reg_1280_1535_28_28           |     0.040 |
|     RAM_reg_1280_1535_29_29           |     0.037 |
|     RAM_reg_1280_1535_2_2             |     0.039 |
|     RAM_reg_1280_1535_30_30           |     0.035 |
|     RAM_reg_1280_1535_31_31           |     0.045 |
|     RAM_reg_1280_1535_3_3             |     0.040 |
|     RAM_reg_1280_1535_4_4             |     0.038 |
|     RAM_reg_1280_1535_5_5             |     0.042 |
|     RAM_reg_1280_1535_6_6             |     0.038 |
|     RAM_reg_1280_1535_7_7             |     0.036 |
|     RAM_reg_1280_1535_8_8             |     0.037 |
|     RAM_reg_1280_1535_9_9             |     0.035 |
|     RAM_reg_1536_1791_0_0             |     0.034 |
|     RAM_reg_1536_1791_10_10           |     0.044 |
|     RAM_reg_1536_1791_11_11           |     0.036 |
|     RAM_reg_1536_1791_12_12           |     0.033 |
|     RAM_reg_1536_1791_13_13           |     0.036 |
|     RAM_reg_1536_1791_14_14           |     0.034 |
|     RAM_reg_1536_1791_15_15           |     0.038 |
|     RAM_reg_1536_1791_16_16           |     0.042 |
|     RAM_reg_1536_1791_17_17           |     0.040 |
|     RAM_reg_1536_1791_18_18           |     0.037 |
|     RAM_reg_1536_1791_19_19           |     0.038 |
|     RAM_reg_1536_1791_1_1             |     0.041 |
|     RAM_reg_1536_1791_20_20           |     0.044 |
|     RAM_reg_1536_1791_21_21           |     0.038 |
|     RAM_reg_1536_1791_22_22           |     0.041 |
|     RAM_reg_1536_1791_23_23           |     0.043 |
|     RAM_reg_1536_1791_24_24           |     0.043 |
|     RAM_reg_1536_1791_25_25           |     0.042 |
|     RAM_reg_1536_1791_26_26           |     0.035 |
|     RAM_reg_1536_1791_27_27           |     0.041 |
|     RAM_reg_1536_1791_28_28           |     0.042 |
|     RAM_reg_1536_1791_29_29           |     0.050 |
|     RAM_reg_1536_1791_2_2             |     0.038 |
|     RAM_reg_1536_1791_30_30           |     0.037 |
|     RAM_reg_1536_1791_31_31           |     0.044 |
|     RAM_reg_1536_1791_3_3             |     0.042 |
|     RAM_reg_1536_1791_4_4             |     0.049 |
|     RAM_reg_1536_1791_5_5             |     0.043 |
|     RAM_reg_1536_1791_6_6             |     0.038 |
|     RAM_reg_1536_1791_7_7             |     0.038 |
|     RAM_reg_1536_1791_8_8             |     0.038 |
|     RAM_reg_1536_1791_9_9             |     0.031 |
|     RAM_reg_1792_2047_0_0             |     0.034 |
|     RAM_reg_1792_2047_10_10           |     0.036 |
|     RAM_reg_1792_2047_11_11           |     0.039 |
|     RAM_reg_1792_2047_12_12           |     0.040 |
|     RAM_reg_1792_2047_13_13           |     0.036 |
|     RAM_reg_1792_2047_14_14           |     0.034 |
|     RAM_reg_1792_2047_15_15           |     0.044 |
|     RAM_reg_1792_2047_16_16           |     0.037 |
|     RAM_reg_1792_2047_17_17           |     0.041 |
|     RAM_reg_1792_2047_18_18           |     0.038 |
|     RAM_reg_1792_2047_19_19           |     0.036 |
|     RAM_reg_1792_2047_1_1             |     0.042 |
|     RAM_reg_1792_2047_20_20           |     0.043 |
|     RAM_reg_1792_2047_21_21           |     0.042 |
|     RAM_reg_1792_2047_22_22           |     0.041 |
|     RAM_reg_1792_2047_23_23           |     0.040 |
|     RAM_reg_1792_2047_24_24           |     0.035 |
|     RAM_reg_1792_2047_25_25           |     0.034 |
|     RAM_reg_1792_2047_26_26           |     0.044 |
|     RAM_reg_1792_2047_27_27           |     0.043 |
|     RAM_reg_1792_2047_28_28           |     0.047 |
|     RAM_reg_1792_2047_29_29           |     0.037 |
|     RAM_reg_1792_2047_2_2             |     0.038 |
|     RAM_reg_1792_2047_30_30           |     0.040 |
|     RAM_reg_1792_2047_31_31           |     0.040 |
|     RAM_reg_1792_2047_3_3             |     0.043 |
|     RAM_reg_1792_2047_4_4             |     0.036 |
|     RAM_reg_1792_2047_5_5             |     0.034 |
|     RAM_reg_1792_2047_6_6             |     0.040 |
|     RAM_reg_1792_2047_7_7             |     0.041 |
|     RAM_reg_1792_2047_8_8             |     0.036 |
|     RAM_reg_1792_2047_9_9             |     0.032 |
|     RAM_reg_2048_2303_0_0             |     0.035 |
|     RAM_reg_2048_2303_10_10           |     0.047 |
|     RAM_reg_2048_2303_11_11           |     0.041 |
|     RAM_reg_2048_2303_12_12           |     0.039 |
|     RAM_reg_2048_2303_13_13           |     0.037 |
|     RAM_reg_2048_2303_14_14           |     0.036 |
|     RAM_reg_2048_2303_15_15           |     0.041 |
|     RAM_reg_2048_2303_16_16           |     0.045 |
|     RAM_reg_2048_2303_17_17           |     0.041 |
|     RAM_reg_2048_2303_18_18           |     0.038 |
|     RAM_reg_2048_2303_19_19           |     0.039 |
|     RAM_reg_2048_2303_1_1             |     0.035 |
|     RAM_reg_2048_2303_20_20           |     0.051 |
|     RAM_reg_2048_2303_21_21           |     0.036 |
|     RAM_reg_2048_2303_22_22           |     0.040 |
|     RAM_reg_2048_2303_23_23           |     0.037 |
|     RAM_reg_2048_2303_24_24           |     0.043 |
|     RAM_reg_2048_2303_25_25           |     0.044 |
|     RAM_reg_2048_2303_26_26           |     0.044 |
|     RAM_reg_2048_2303_27_27           |     0.043 |
|     RAM_reg_2048_2303_28_28           |     0.041 |
|     RAM_reg_2048_2303_29_29           |     0.043 |
|     RAM_reg_2048_2303_2_2             |     0.039 |
|     RAM_reg_2048_2303_30_30           |     0.037 |
|     RAM_reg_2048_2303_31_31           |     0.041 |
|     RAM_reg_2048_2303_3_3             |     0.043 |
|     RAM_reg_2048_2303_4_4             |     0.054 |
|     RAM_reg_2048_2303_5_5             |     0.041 |
|     RAM_reg_2048_2303_6_6             |     0.039 |
|     RAM_reg_2048_2303_7_7             |     0.045 |
|     RAM_reg_2048_2303_8_8             |     0.032 |
|     RAM_reg_2048_2303_9_9             |     0.034 |
|     RAM_reg_2304_2559_0_0             |     0.035 |
|     RAM_reg_2304_2559_10_10           |     0.040 |
|     RAM_reg_2304_2559_11_11           |     0.041 |
|     RAM_reg_2304_2559_12_12           |     0.049 |
|     RAM_reg_2304_2559_13_13           |     0.041 |
|     RAM_reg_2304_2559_14_14           |     0.038 |
|     RAM_reg_2304_2559_15_15           |     0.037 |
|     RAM_reg_2304_2559_16_16           |     0.039 |
|     RAM_reg_2304_2559_17_17           |     0.037 |
|     RAM_reg_2304_2559_18_18           |     0.039 |
|     RAM_reg_2304_2559_19_19           |     0.035 |
|     RAM_reg_2304_2559_1_1             |     0.041 |
|     RAM_reg_2304_2559_20_20           |     0.035 |
|     RAM_reg_2304_2559_21_21           |     0.038 |
|     RAM_reg_2304_2559_22_22           |     0.041 |
|     RAM_reg_2304_2559_23_23           |     0.040 |
|     RAM_reg_2304_2559_24_24           |     0.037 |
|     RAM_reg_2304_2559_25_25           |     0.035 |
|     RAM_reg_2304_2559_26_26           |     0.034 |
|     RAM_reg_2304_2559_27_27           |     0.041 |
|     RAM_reg_2304_2559_28_28           |     0.047 |
|     RAM_reg_2304_2559_29_29           |     0.049 |
|     RAM_reg_2304_2559_2_2             |     0.035 |
|     RAM_reg_2304_2559_30_30           |     0.035 |
|     RAM_reg_2304_2559_31_31           |     0.047 |
|     RAM_reg_2304_2559_3_3             |     0.044 |
|     RAM_reg_2304_2559_4_4             |     0.039 |
|     RAM_reg_2304_2559_5_5             |     0.043 |
|     RAM_reg_2304_2559_6_6             |     0.037 |
|     RAM_reg_2304_2559_7_7             |     0.041 |
|     RAM_reg_2304_2559_8_8             |     0.036 |
|     RAM_reg_2304_2559_9_9             |     0.036 |
|     RAM_reg_2560_2815_0_0             |     0.035 |
|     RAM_reg_2560_2815_10_10           |     0.041 |
|     RAM_reg_2560_2815_11_11           |     0.037 |
|     RAM_reg_2560_2815_12_12           |     0.041 |
|     RAM_reg_2560_2815_13_13           |     0.036 |
|     RAM_reg_2560_2815_14_14           |     0.035 |
|     RAM_reg_2560_2815_15_15           |     0.041 |
|     RAM_reg_2560_2815_16_16           |     0.042 |
|     RAM_reg_2560_2815_17_17           |     0.039 |
|     RAM_reg_2560_2815_18_18           |     0.046 |
|     RAM_reg_2560_2815_19_19           |     0.041 |
|     RAM_reg_2560_2815_1_1             |     0.037 |
|     RAM_reg_2560_2815_20_20           |     0.044 |
|     RAM_reg_2560_2815_21_21           |     0.037 |
|     RAM_reg_2560_2815_22_22           |     0.038 |
|     RAM_reg_2560_2815_23_23           |     0.042 |
|     RAM_reg_2560_2815_24_24           |     0.037 |
|     RAM_reg_2560_2815_25_25           |     0.043 |
|     RAM_reg_2560_2815_26_26           |     0.037 |
|     RAM_reg_2560_2815_27_27           |     0.041 |
|     RAM_reg_2560_2815_28_28           |     0.045 |
|     RAM_reg_2560_2815_29_29           |     0.046 |
|     RAM_reg_2560_2815_2_2             |     0.037 |
|     RAM_reg_2560_2815_30_30           |     0.041 |
|     RAM_reg_2560_2815_31_31           |     0.042 |
|     RAM_reg_2560_2815_3_3             |     0.041 |
|     RAM_reg_2560_2815_4_4             |     0.040 |
|     RAM_reg_2560_2815_5_5             |     0.039 |
|     RAM_reg_2560_2815_6_6             |     0.036 |
|     RAM_reg_2560_2815_7_7             |     0.043 |
|     RAM_reg_2560_2815_8_8             |     0.034 |
|     RAM_reg_2560_2815_9_9             |     0.035 |
|     RAM_reg_256_511_0_0               |     0.038 |
|     RAM_reg_256_511_10_10             |     0.044 |
|     RAM_reg_256_511_11_11             |     0.039 |
|     RAM_reg_256_511_12_12             |     0.036 |
|     RAM_reg_256_511_13_13             |     0.034 |
|     RAM_reg_256_511_14_14             |     0.036 |
|     RAM_reg_256_511_15_15             |     0.042 |
|     RAM_reg_256_511_16_16             |     0.045 |
|     RAM_reg_256_511_17_17             |     0.044 |
|     RAM_reg_256_511_18_18             |     0.046 |
|     RAM_reg_256_511_19_19             |     0.041 |
|     RAM_reg_256_511_1_1               |     0.037 |
|     RAM_reg_256_511_20_20             |     0.036 |
|     RAM_reg_256_511_21_21             |     0.043 |
|     RAM_reg_256_511_22_22             |     0.038 |
|     RAM_reg_256_511_23_23             |     0.034 |
|     RAM_reg_256_511_24_24             |     0.040 |
|     RAM_reg_256_511_25_25             |     0.034 |
|     RAM_reg_256_511_26_26             |     0.040 |
|     RAM_reg_256_511_27_27             |     0.045 |
|     RAM_reg_256_511_28_28             |     0.039 |
|     RAM_reg_256_511_29_29             |     0.041 |
|     RAM_reg_256_511_2_2               |     0.040 |
|     RAM_reg_256_511_30_30             |     0.035 |
|     RAM_reg_256_511_31_31             |     0.037 |
|     RAM_reg_256_511_3_3               |     0.046 |
|     RAM_reg_256_511_4_4               |     0.052 |
|     RAM_reg_256_511_5_5               |     0.040 |
|     RAM_reg_256_511_6_6               |     0.034 |
|     RAM_reg_256_511_7_7               |     0.048 |
|     RAM_reg_256_511_8_8               |     0.036 |
|     RAM_reg_256_511_9_9               |     0.035 |
|     RAM_reg_2816_3071_0_0             |     0.033 |
|     RAM_reg_2816_3071_10_10           |     0.045 |
|     RAM_reg_2816_3071_11_11           |     0.038 |
|     RAM_reg_2816_3071_12_12           |     0.037 |
|     RAM_reg_2816_3071_13_13           |     0.036 |
|     RAM_reg_2816_3071_14_14           |     0.038 |
|     RAM_reg_2816_3071_15_15           |     0.041 |
|     RAM_reg_2816_3071_16_16           |     0.044 |
|     RAM_reg_2816_3071_17_17           |     0.042 |
|     RAM_reg_2816_3071_18_18           |     0.039 |
|     RAM_reg_2816_3071_19_19           |     0.042 |
|     RAM_reg_2816_3071_1_1             |     0.039 |
|     RAM_reg_2816_3071_20_20           |     0.040 |
|     RAM_reg_2816_3071_21_21           |     0.045 |
|     RAM_reg_2816_3071_22_22           |     0.044 |
|     RAM_reg_2816_3071_23_23           |     0.041 |
|     RAM_reg_2816_3071_24_24           |     0.049 |
|     RAM_reg_2816_3071_25_25           |     0.039 |
|     RAM_reg_2816_3071_26_26           |     0.034 |
|     RAM_reg_2816_3071_27_27           |     0.040 |
|     RAM_reg_2816_3071_28_28           |     0.046 |
|     RAM_reg_2816_3071_29_29           |     0.046 |
|     RAM_reg_2816_3071_2_2             |     0.046 |
|     RAM_reg_2816_3071_30_30           |     0.037 |
|     RAM_reg_2816_3071_31_31           |     0.043 |
|     RAM_reg_2816_3071_3_3             |     0.038 |
|     RAM_reg_2816_3071_4_4             |     0.053 |
|     RAM_reg_2816_3071_5_5             |     0.042 |
|     RAM_reg_2816_3071_6_6             |     0.038 |
|     RAM_reg_2816_3071_7_7             |     0.045 |
|     RAM_reg_2816_3071_8_8             |     0.036 |
|     RAM_reg_2816_3071_9_9             |     0.034 |
|     RAM_reg_3072_3327_0_0             |     0.035 |
|     RAM_reg_3072_3327_10_10           |     0.040 |
|     RAM_reg_3072_3327_11_11           |     0.043 |
|     RAM_reg_3072_3327_12_12           |     0.053 |
|     RAM_reg_3072_3327_13_13           |     0.038 |
|     RAM_reg_3072_3327_14_14           |     0.037 |
|     RAM_reg_3072_3327_15_15           |     0.038 |
|     RAM_reg_3072_3327_16_16           |     0.046 |
|     RAM_reg_3072_3327_17_17           |     0.044 |
|     RAM_reg_3072_3327_18_18           |     0.045 |
|     RAM_reg_3072_3327_19_19           |     0.042 |
|     RAM_reg_3072_3327_1_1             |     0.038 |
|     RAM_reg_3072_3327_20_20           |     0.046 |
|     RAM_reg_3072_3327_21_21           |     0.045 |
|     RAM_reg_3072_3327_22_22           |     0.040 |
|     RAM_reg_3072_3327_23_23           |     0.043 |
|     RAM_reg_3072_3327_24_24           |     0.042 |
|     RAM_reg_3072_3327_25_25           |     0.038 |
|     RAM_reg_3072_3327_26_26           |     0.037 |
|     RAM_reg_3072_3327_27_27           |     0.039 |
|     RAM_reg_3072_3327_28_28           |     0.053 |
|     RAM_reg_3072_3327_29_29           |     0.046 |
|     RAM_reg_3072_3327_2_2             |     0.038 |
|     RAM_reg_3072_3327_30_30           |     0.038 |
|     RAM_reg_3072_3327_31_31           |     0.044 |
|     RAM_reg_3072_3327_3_3             |     0.046 |
|     RAM_reg_3072_3327_4_4             |     0.051 |
|     RAM_reg_3072_3327_5_5             |     0.038 |
|     RAM_reg_3072_3327_6_6             |     0.034 |
|     RAM_reg_3072_3327_7_7             |     0.053 |
|     RAM_reg_3072_3327_8_8             |     0.037 |
|     RAM_reg_3072_3327_9_9             |     0.037 |
|     RAM_reg_3328_3583_0_0             |     0.036 |
|     RAM_reg_3328_3583_10_10           |     0.039 |
|     RAM_reg_3328_3583_11_11           |     0.036 |
|     RAM_reg_3328_3583_12_12           |     0.043 |
|     RAM_reg_3328_3583_13_13           |     0.034 |
|     RAM_reg_3328_3583_14_14           |     0.039 |
|     RAM_reg_3328_3583_15_15           |     0.039 |
|     RAM_reg_3328_3583_16_16           |     0.045 |
|     RAM_reg_3328_3583_17_17           |     0.037 |
|     RAM_reg_3328_3583_18_18           |     0.044 |
|     RAM_reg_3328_3583_19_19           |     0.042 |
|     RAM_reg_3328_3583_1_1             |     0.041 |
|     RAM_reg_3328_3583_20_20           |     0.046 |
|     RAM_reg_3328_3583_21_21           |     0.041 |
|     RAM_reg_3328_3583_22_22           |     0.043 |
|     RAM_reg_3328_3583_23_23           |     0.041 |
|     RAM_reg_3328_3583_24_24           |     0.038 |
|     RAM_reg_3328_3583_25_25           |     0.039 |
|     RAM_reg_3328_3583_26_26           |     0.043 |
|     RAM_reg_3328_3583_27_27           |     0.045 |
|     RAM_reg_3328_3583_28_28           |     0.043 |
|     RAM_reg_3328_3583_29_29           |     0.039 |
|     RAM_reg_3328_3583_2_2             |     0.035 |
|     RAM_reg_3328_3583_30_30           |     0.034 |
|     RAM_reg_3328_3583_31_31           |     0.050 |
|     RAM_reg_3328_3583_3_3             |     0.044 |
|     RAM_reg_3328_3583_4_4             |     0.040 |
|     RAM_reg_3328_3583_5_5             |     0.042 |
|     RAM_reg_3328_3583_6_6             |     0.037 |
|     RAM_reg_3328_3583_7_7             |     0.053 |
|     RAM_reg_3328_3583_8_8             |     0.037 |
|     RAM_reg_3328_3583_9_9             |     0.036 |
|     RAM_reg_3584_3839_0_0             |     0.033 |
|     RAM_reg_3584_3839_10_10           |     0.045 |
|     RAM_reg_3584_3839_11_11           |     0.038 |
|     RAM_reg_3584_3839_12_12           |     0.037 |
|     RAM_reg_3584_3839_13_13           |     0.038 |
|     RAM_reg_3584_3839_14_14           |     0.037 |
|     RAM_reg_3584_3839_15_15           |     0.039 |
|     RAM_reg_3584_3839_16_16           |     0.041 |
|     RAM_reg_3584_3839_17_17           |     0.038 |
|     RAM_reg_3584_3839_18_18           |     0.039 |
|     RAM_reg_3584_3839_19_19           |     0.039 |
|     RAM_reg_3584_3839_1_1             |     0.042 |
|     RAM_reg_3584_3839_20_20           |     0.045 |
|     RAM_reg_3584_3839_21_21           |     0.041 |
|     RAM_reg_3584_3839_22_22           |     0.041 |
|     RAM_reg_3584_3839_23_23           |     0.037 |
|     RAM_reg_3584_3839_24_24           |     0.042 |
|     RAM_reg_3584_3839_25_25           |     0.037 |
|     RAM_reg_3584_3839_26_26           |     0.041 |
|     RAM_reg_3584_3839_27_27           |     0.040 |
|     RAM_reg_3584_3839_28_28           |     0.048 |
|     RAM_reg_3584_3839_29_29           |     0.042 |
|     RAM_reg_3584_3839_2_2             |     0.046 |
|     RAM_reg_3584_3839_30_30           |     0.038 |
|     RAM_reg_3584_3839_31_31           |     0.047 |
|     RAM_reg_3584_3839_3_3             |     0.037 |
|     RAM_reg_3584_3839_4_4             |     0.037 |
|     RAM_reg_3584_3839_5_5             |     0.041 |
|     RAM_reg_3584_3839_6_6             |     0.035 |
|     RAM_reg_3584_3839_7_7             |     0.050 |
|     RAM_reg_3584_3839_8_8             |     0.038 |
|     RAM_reg_3584_3839_9_9             |     0.035 |
|     RAM_reg_3840_4095_0_0             |     0.035 |
|     RAM_reg_3840_4095_10_10           |     0.051 |
|     RAM_reg_3840_4095_11_11           |     0.043 |
|     RAM_reg_3840_4095_12_12           |     0.042 |
|     RAM_reg_3840_4095_13_13           |     0.040 |
|     RAM_reg_3840_4095_14_14           |     0.038 |
|     RAM_reg_3840_4095_15_15           |     0.036 |
|     RAM_reg_3840_4095_16_16           |     0.040 |
|     RAM_reg_3840_4095_17_17           |     0.043 |
|     RAM_reg_3840_4095_18_18           |     0.037 |
|     RAM_reg_3840_4095_19_19           |     0.040 |
|     RAM_reg_3840_4095_1_1             |     0.040 |
|     RAM_reg_3840_4095_20_20           |     0.046 |
|     RAM_reg_3840_4095_21_21           |     0.037 |
|     RAM_reg_3840_4095_22_22           |     0.041 |
|     RAM_reg_3840_4095_23_23           |     0.042 |
|     RAM_reg_3840_4095_24_24           |     0.039 |
|     RAM_reg_3840_4095_25_25           |     0.040 |
|     RAM_reg_3840_4095_26_26           |     0.039 |
|     RAM_reg_3840_4095_27_27           |     0.037 |
|     RAM_reg_3840_4095_28_28           |     0.044 |
|     RAM_reg_3840_4095_29_29           |     0.044 |
|     RAM_reg_3840_4095_2_2             |     0.035 |
|     RAM_reg_3840_4095_30_30           |     0.041 |
|     RAM_reg_3840_4095_31_31           |     0.047 |
|     RAM_reg_3840_4095_3_3             |     0.046 |
|     RAM_reg_3840_4095_4_4             |     0.039 |
|     RAM_reg_3840_4095_5_5             |     0.039 |
|     RAM_reg_3840_4095_6_6             |     0.039 |
|     RAM_reg_3840_4095_7_7             |     0.055 |
|     RAM_reg_3840_4095_8_8             |     0.039 |
|     RAM_reg_3840_4095_9_9             |     0.038 |
|     RAM_reg_512_767_0_0               |     0.035 |
|     RAM_reg_512_767_10_10             |     0.051 |
|     RAM_reg_512_767_11_11             |     0.044 |
|     RAM_reg_512_767_12_12             |     0.048 |
|     RAM_reg_512_767_13_13             |     0.039 |
|     RAM_reg_512_767_14_14             |     0.039 |
|     RAM_reg_512_767_15_15             |     0.049 |
|     RAM_reg_512_767_16_16             |     0.045 |
|     RAM_reg_512_767_17_17             |     0.043 |
|     RAM_reg_512_767_18_18             |     0.039 |
|     RAM_reg_512_767_19_19             |     0.039 |
|     RAM_reg_512_767_1_1               |     0.040 |
|     RAM_reg_512_767_20_20             |     0.045 |
|     RAM_reg_512_767_21_21             |     0.040 |
|     RAM_reg_512_767_22_22             |     0.041 |
|     RAM_reg_512_767_23_23             |     0.045 |
|     RAM_reg_512_767_24_24             |     0.040 |
|     RAM_reg_512_767_25_25             |     0.039 |
|     RAM_reg_512_767_26_26             |     0.037 |
|     RAM_reg_512_767_27_27             |     0.039 |
|     RAM_reg_512_767_28_28             |     0.044 |
|     RAM_reg_512_767_29_29             |     0.040 |
|     RAM_reg_512_767_2_2               |     0.040 |
|     RAM_reg_512_767_30_30             |     0.037 |
|     RAM_reg_512_767_31_31             |     0.043 |
|     RAM_reg_512_767_3_3               |     0.039 |
|     RAM_reg_512_767_4_4               |     0.039 |
|     RAM_reg_512_767_5_5               |     0.039 |
|     RAM_reg_512_767_6_6               |     0.036 |
|     RAM_reg_512_767_7_7               |     0.046 |
|     RAM_reg_512_767_8_8               |     0.037 |
|     RAM_reg_512_767_9_9               |     0.038 |
|     RAM_reg_768_1023_0_0              |     0.034 |
|     RAM_reg_768_1023_10_10            |     0.048 |
|     RAM_reg_768_1023_11_11            |     0.043 |
|     RAM_reg_768_1023_12_12            |     0.035 |
|     RAM_reg_768_1023_13_13            |     0.036 |
|     RAM_reg_768_1023_14_14            |     0.039 |
|     RAM_reg_768_1023_15_15            |     0.038 |
|     RAM_reg_768_1023_16_16            |     0.041 |
|     RAM_reg_768_1023_17_17            |     0.033 |
|     RAM_reg_768_1023_18_18            |     0.040 |
|     RAM_reg_768_1023_19_19            |     0.046 |
|     RAM_reg_768_1023_1_1              |     0.040 |
|     RAM_reg_768_1023_20_20            |     0.036 |
|     RAM_reg_768_1023_21_21            |     0.041 |
|     RAM_reg_768_1023_22_22            |     0.043 |
|     RAM_reg_768_1023_23_23            |     0.039 |
|     RAM_reg_768_1023_24_24            |     0.040 |
|     RAM_reg_768_1023_25_25            |     0.039 |
|     RAM_reg_768_1023_26_26            |     0.037 |
|     RAM_reg_768_1023_27_27            |     0.045 |
|     RAM_reg_768_1023_28_28            |     0.053 |
|     RAM_reg_768_1023_29_29            |     0.051 |
|     RAM_reg_768_1023_2_2              |     0.038 |
|     RAM_reg_768_1023_30_30            |     0.042 |
|     RAM_reg_768_1023_31_31            |     0.046 |
|     RAM_reg_768_1023_3_3              |     0.045 |
|     RAM_reg_768_1023_4_4              |     0.050 |
|     RAM_reg_768_1023_5_5              |     0.041 |
|     RAM_reg_768_1023_6_6              |     0.038 |
|     RAM_reg_768_1023_7_7              |     0.044 |
|     RAM_reg_768_1023_8_8              |     0.039 |
|     RAM_reg_768_1023_9_9              |     0.036 |
|   Processor                           |    41.218 |
|     Control                           |    21.442 |
|     Decode                            |     1.914 |
|     Path                              |    17.863 |
|       ALUResultReg                    |     1.145 |
|       ALUnit                          |     0.297 |
|       DataReg                         |     0.103 |
|       IRReg                           |    14.837 |
|       PCReg                           |     0.321 |
|       RSReg                           |     0.203 |
|       RTReg                           |     0.956 |
|   RegFile/Registers_reg_r1_0_31_0_5   |     0.045 |
|   RegFile/Registers_reg_r1_0_31_12_17 |     0.045 |
|   RegFile/Registers_reg_r1_0_31_18_23 |     0.046 |
|   RegFile/Registers_reg_r1_0_31_24_29 |     0.045 |
|   RegFile/Registers_reg_r1_0_31_30_31 |     0.015 |
|   RegFile/Registers_reg_r1_0_31_6_11  |     0.045 |
|   RegFile/Registers_reg_r2_0_31_0_5   |     0.045 |
|   RegFile/Registers_reg_r2_0_31_12_17 |     0.046 |
|   RegFile/Registers_reg_r2_0_31_18_23 |     0.046 |
|   RegFile/Registers_reg_r2_0_31_24_29 |     0.045 |
|   RegFile/Registers_reg_r2_0_31_30_31 |     0.015 |
|   RegFile/Registers_reg_r2_0_31_6_11  |     0.045 |
+---------------------------------------+-----------+


