/*==================================================================================================
*   Project              : MCU1 Driver for STM32F4xx
*   Platform             : CORTEXM
*   Peripheral           : SPI
*
*   SW Version           : 1.0.0
*   Created on           : Mar, 2024
*   Author               : Huy Phan Quang
*
==================================================================================================*/
/**
*   @file    stm32f407xx_spi.h
*
*   @brief   SPI low-level driver header file.
*   @details SPI low-level driver header file.
*
*/

#ifndef INC_STM32F407XX_SPI_H_
#define INC_STM32F407XX_SPI_H_

/*==================================================================================================
*                                        INCLUDE FILES
* 1) system and project includes
* 2) needed interfaces from external units
* 3) internal and external interfaces from this unit
==================================================================================================*/

#include "huypq_stm32f407xx.h"

/*==================================================================================================
*                                          CONSTANTS
==================================================================================================*/

/*
 * @SPI_DeviceMode
 */
#define SPI_DEVICE_MODE_MASTER         1
#define SPI_DEVICE_MODE_SLAVE          0

/*
 * @SPI_BusConfig
 */
#define SPI_BUS_CONFIG_FD                  1       // full duplex
#define SPI_BUS_CONFIG_HD                  2       // half duplex
#define SPI_BUS_CONFIG_SIMPLEX_RXONLY      3

/*
 * @SPI_SclkSpeed
 */
#define SPI_SCLK_SPEED_DIV2                  0     // fPCLK/2
#define SPI_SCLK_SPEED_DIV4                  1     // fPCLK/4
#define SPI_SCLK_SPEED_DIV8                  2     // fPCLK/8
#define SPI_SCLK_SPEED_DIV16                 3     // fPCLK/16
#define SPI_SCLK_SPEED_DIV32                 4     // fPCLK/32
#define SPI_SCLK_SPEED_DIV64                 5     // fPCLK/64
#define SPI_SCLK_SPEED_DIV128                6     // fPCLK/128
#define SPI_SCLK_SPEED_DIV256                7     // fPCLK/256

/*
 * @SPI_DFF
 */
#define SPI_DFF_8_BIT                        0     // 8-bit data frame format is selected for transmission/reception
#define SPI_DFF_16_BIT                       1     // 16-bit data frame format is selected for transmission/reception

/*
 * @SPI_CPOL
 */
#define SPI_CPOL_LOW         0             // CK to 0 when idle
#define SPI_CPOL_HIGH        1             // CK to 1 when idle

/*
 * @SPI_CPHA
 */
#define SPI_CPHA_LOW          0           // The first clock transition is the first data capture edge
#define SPI_CPHA_HIGH         1           // The second clock transition is the first data capture edge

/*
 * @SPI_SSM
 */
#define SPI_SSM_DI            0            // Software slave management disabled
#define SPI_SSM_EN            1            // Software slave management enabled

/*==================================================================================================
*                                      DEFINES AND MACROS
==================================================================================================*/
#define          SPI_READY                 0
#define          SPI_BUSY_IN_RX            1
#define          SPI_BUSY_IN_TX            2

/*==================================================================================================
*                                            ENUMS
==================================================================================================*/

/*==================================================================================================
*                                STRUCTURES AND OTHER TYPEDEFS
==================================================================================================*/
/**
* @brief   Specifies the size for SPI buffer.
*
* @implements Spi_BufferSize_typedef
*/
typedef uint8_t Spi_BufferSize;
/*---------------------------------------------------------------------------
*                         WRAPPER OF IP DRIVER LAYER
-----------------------------------------------------------------------------*/

/*
 * Hold SPIx configuration setting
 */
typedef struct
{
	uint8_t SPI_DeviceMode;      // Master or Slave mode
	uint8_t SPI_BusConfig;       // Comunication mode : half/full duplex
	uint8_t SPI_SclkSpeed;       // Clock speed
	uint8_t SPI_DFF;             // data frame format (8/16 bit)
	uint8_t SPI_CPOL;            // Cpol configuration.
    uint8_t SPI_CPHA;            // Cpha configuration.
	uint8_t SPI_SSM;             // slave management (software/hardware)
}SPI_Config_t;

/*
 * Handler structure for SPIx peripheral
 */
typedef struct
{
	SPI_RegMap_t    *pSPIx;         // hold the base address of SPIx  peripheral
	SPI_Config_t     SPI_Config;    // Hold SPIx configuration setting
	Spi_BufferSize  *pTxBuffer;     // Store the app Tx buffer address
	Spi_BufferSize  *pRxBuffer;     // Store the app Rx buffer address
	uint32_t         TxLen;         // Store Tx len
	uint32_t         RxLen;         // Store Rx len
	uint8_t          TxState;       // Store the Tx state
	uint8_t          RxState;       // Store the Rx state
}SPI_Handle_t;

/*==================================================================================================
*                                GLOBAL VARIABLE DECLARATIONS
==================================================================================================*/

/*==================================================================================================
*                                    FUNCTION PROTOTYPES
==================================================================================================*/
/*
 * Peripheral Clock setup
 */
Spi_JobResultType SPI_PeriClockControl(SPI_RegMap_t *pSPIx, uint8_t EnOrDI);

/*
 * Init and De-init
 */
Spi_JobResultType SPI_Init(SPI_Handle_t *pSPIHandle);
Spi_JobResultType SPI_DeInit(SPI_RegMap_t *pSPIx);

/*
 * Data Sent and Receive
 */
Spi_JobResultType SPI_SentData(SPI_RegMap_t *pSPIx, Spi_BufferSize *pTxBuffer, uint32_t Len);
Spi_JobResultType SPI_ReceiveData(SPI_RegMap_t *pSPIx, Spi_BufferSize *pTxBuffer, uint32_t Len);

/*
 * Data Sent and Receive in Interrupt
 */
uint8_t SPI_SentDataIT(SPI_Handle_t *pSPIHandle, Spi_BufferSize *pTxBuffer, uint32_t Len);
uint8_t SPI_ReceiveDataIT(SPI_Handle_t *pSPIHandle, Spi_BufferSize *pRxBuffer, uint32_t Len);

/*
 * IRQ Configuration and ISR handling
 */
Spi_JobResultType SPI_IRQInterruptConfig(uint8_t IRQNumber,uint8_t EnOrDI);
Spi_JobResultType SPI_IRQHandling(uint8_t pinNumber);
Spi_JobResultType SPI_IRQPriorityConfig(uint8_t IRQNumber,uint8_t IRQPriority);

/*
 * Peripheral Status Check APIS
 */
uint8_t SPI_GetFlagStatus(SPI_RegMap_t *pSPIx, uint32_t FlagName);

/*
 * Other Peripheral Control APIS
 */
Spi_JobResultType SPI_PeripheralControl(SPI_RegMap_t *pSPIx, uint8_t EnOrDI);
Spi_JobResultType SPI_SSIConfig(SPI_RegMap_t *pSPIx, uint8_t EnOrDI);
Spi_JobResultType SPI_SSOEConfig(SPI_RegMap_t *pSPIx, uint8_t EnOrDI);

#endif /* INC_STM32F407XX_SPI_H_ */
