--
--	Conversion of ext_pim.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Mon Feb 25 13:44:44 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__RELAY_B_net_0 : bit;
SIGNAL zero : bit;
SIGNAL tmpFB_0__RELAY_B_net_0 : bit;
SIGNAL tmpIO_0__RELAY_B_net_0 : bit;
TERMINAL tmpSIOVREF__RELAY_B_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__RELAY_B_net_0 : bit;
SIGNAL tmpOE__LED_GRN_net_0 : bit;
SIGNAL tmpFB_0__LED_GRN_net_0 : bit;
SIGNAL tmpIO_0__LED_GRN_net_0 : bit;
TERMINAL tmpSIOVREF__LED_GRN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_GRN_net_0 : bit;
SIGNAL tmpOE__SOUND_OUT_net_0 : bit;
SIGNAL tmpFB_0__SOUND_OUT_net_0 : bit;
SIGNAL tmpIO_0__SOUND_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__SOUND_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SOUND_OUT_net_0 : bit;
SIGNAL Net_12 : bit;
SIGNAL \UART_TIMER:Net_260\ : bit;
SIGNAL Net_1292 : bit;
SIGNAL \UART_TIMER:Net_55\ : bit;
SIGNAL Net_2148 : bit;
SIGNAL \UART_TIMER:Net_53\ : bit;
SIGNAL CLK24M : bit;
SIGNAL \UART_TIMER:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \UART_TIMER:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \UART_TIMER:TimerUDB:control_7\ : bit;
SIGNAL \UART_TIMER:TimerUDB:control_6\ : bit;
SIGNAL \UART_TIMER:TimerUDB:control_5\ : bit;
SIGNAL \UART_TIMER:TimerUDB:control_4\ : bit;
SIGNAL \UART_TIMER:TimerUDB:control_3\ : bit;
SIGNAL \UART_TIMER:TimerUDB:control_2\ : bit;
SIGNAL \UART_TIMER:TimerUDB:control_1\ : bit;
SIGNAL \UART_TIMER:TimerUDB:control_0\ : bit;
SIGNAL \UART_TIMER:TimerUDB:ctrl_enable\ : bit;
SIGNAL \UART_TIMER:TimerUDB:ctrl_ten\ : bit;
SIGNAL \UART_TIMER:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \UART_TIMER:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \UART_TIMER:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \UART_TIMER:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \UART_TIMER:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \UART_TIMER:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \UART_TIMER:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \UART_TIMER:TimerUDB:capture_last\ : bit;
SIGNAL \UART_TIMER:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \UART_TIMER:TimerUDB:timer_enable\ : bit;
SIGNAL \UART_TIMER:TimerUDB:run_mode\ : bit;
SIGNAL \UART_TIMER:TimerUDB:hwEnable\ : bit;
SIGNAL \UART_TIMER:TimerUDB:status_tc\ : bit;
SIGNAL \UART_TIMER:TimerUDB:trigger_enable\ : bit;
SIGNAL \UART_TIMER:TimerUDB:per_zero\ : bit;
SIGNAL \UART_TIMER:TimerUDB:tc_i\ : bit;
SIGNAL \UART_TIMER:TimerUDB:tc_reg_i\ : bit;
SIGNAL \UART_TIMER:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \UART_TIMER:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2147 : bit;
SIGNAL \UART_TIMER:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \UART_TIMER:TimerUDB:runmode_enable\ : bit;
SIGNAL \UART_TIMER:TimerUDB:trig_reg\ : bit;
SIGNAL \UART_TIMER:TimerUDB:status_6\ : bit;
SIGNAL \UART_TIMER:TimerUDB:status_5\ : bit;
SIGNAL \UART_TIMER:TimerUDB:status_4\ : bit;
SIGNAL \UART_TIMER:TimerUDB:status_0\ : bit;
SIGNAL \UART_TIMER:TimerUDB:status_1\ : bit;
SIGNAL \UART_TIMER:TimerUDB:status_2\ : bit;
SIGNAL \UART_TIMER:TimerUDB:fifo_full\ : bit;
SIGNAL \UART_TIMER:TimerUDB:status_3\ : bit;
SIGNAL \UART_TIMER:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_1275 : bit;
SIGNAL \UART_TIMER:TimerUDB:cs_addr_2\ : bit;
SIGNAL \UART_TIMER:TimerUDB:cs_addr_1\ : bit;
SIGNAL \UART_TIMER:TimerUDB:cs_addr_0\ : bit;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_TIMER:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_TIMER:Net_102\ : bit;
SIGNAL \UART_TIMER:Net_266\ : bit;
SIGNAL tmpOE__PS_D0_net_0 : bit;
SIGNAL Net_2189 : bit;
SIGNAL tmpFB_0__PS_D0_net_0 : bit;
SIGNAL tmpIO_0__PS_D0_net_0 : bit;
TERMINAL tmpSIOVREF__PS_D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PS_D0_net_0 : bit;
SIGNAL tmpOE__PS_D1_net_0 : bit;
SIGNAL tmpFB_0__PS_D1_net_0 : bit;
SIGNAL tmpIO_0__PS_D1_net_0 : bit;
TERMINAL tmpSIOVREF__PS_D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__PS_D1_net_0 : bit;
SIGNAL tmpOE__Pin_WD0_net_0 : bit;
SIGNAL WD0_in : bit;
SIGNAL tmpIO_0__Pin_WD0_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_WD0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_WD0_net_0 : bit;
SIGNAL tmpOE__Pin_WD1_net_0 : bit;
SIGNAL WD1_in : bit;
SIGNAL tmpIO_0__Pin_WD1_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_WD1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_WD1_net_0 : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL Net_1087 : bit;
SIGNAL WD0_dbnc : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL Net_1841 : bit;
ATTRIBUTE soft of Net_1841:SIGNAL IS '1';
SIGNAL Net_662 : bit;
SIGNAL \UART_1:Net_61\ : bit;
SIGNAL OSDP_RDR : bit;
SIGNAL \UART_1:BUART:clock_op\ : bit;
SIGNAL \UART_1:BUART:control_7\ : bit;
SIGNAL \UART_1:BUART:control_6\ : bit;
SIGNAL \UART_1:BUART:control_5\ : bit;
SIGNAL \UART_1:BUART:control_4\ : bit;
SIGNAL \UART_1:BUART:control_3\ : bit;
SIGNAL \UART_1:BUART:control_2\ : bit;
SIGNAL \UART_1:BUART:control_1\ : bit;
SIGNAL \UART_1:BUART:control_0\ : bit;
SIGNAL \UART_1:BUART:reset_reg\ : bit;
SIGNAL \UART_1:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_1:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_1:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_1:BUART:reset_sr\ : bit;
SIGNAL \UART_1:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_389 : bit;
SIGNAL \UART_1:BUART:txn\ : bit;
SIGNAL Net_1219 : bit;
SIGNAL \UART_1:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_1220 : bit;
SIGNAL \UART_1:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:counter_load_not\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\ : bit;
SIGNAL \UART_1:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
SIGNAL \UART_1:BUART:sc_out_7\ : bit;
SIGNAL \UART_1:BUART:sc_out_6\ : bit;
SIGNAL \UART_1:BUART:sc_out_5\ : bit;
SIGNAL \UART_1:BUART:sc_out_4\ : bit;
SIGNAL \UART_1:BUART:sc_out_3\ : bit;
SIGNAL \UART_1:BUART:sc_out_2\ : bit;
SIGNAL \UART_1:BUART:sc_out_1\ : bit;
SIGNAL \UART_1:BUART:sc_out_0\ : bit;
SIGNAL \UART_1:BUART:tx_counter_tc\ : bit;
SIGNAL \UART_1:BUART:tx_status_6\ : bit;
SIGNAL \UART_1:BUART:tx_status_5\ : bit;
SIGNAL \UART_1:BUART:tx_status_4\ : bit;
SIGNAL \UART_1:BUART:tx_status_0\ : bit;
SIGNAL \UART_1:BUART:tx_status_1\ : bit;
SIGNAL \UART_1:BUART:tx_status_2\ : bit;
SIGNAL \UART_1:BUART:tx_status_3\ : bit;
SIGNAL Net_1216 : bit;
SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_1:BUART:tx_mark\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_1:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:hd_shift_out\ : bit;
SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_1:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_1:BUART:rx_count_2\ : bit;
SIGNAL \UART_1:BUART:rx_count_1\ : bit;
SIGNAL \UART_1:BUART:rx_count_0\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_1:BUART:rx_count_6\ : bit;
SIGNAL \UART_1:BUART:rx_count_5\ : bit;
SIGNAL \UART_1:BUART:rx_count_4\ : bit;
SIGNAL \UART_1:BUART:rx_count_3\ : bit;
SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_1:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_1:BUART:rx_status_0\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_1\ : bit;
SIGNAL \UART_1:BUART:rx_status_2\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_1:BUART:rx_status_3\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_1:BUART:rx_status_4\ : bit;
SIGNAL \UART_1:BUART:rx_status_5\ : bit;
SIGNAL \UART_1:BUART:rx_status_6\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1215 : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_3 : bit;
SIGNAL \UART_1:BUART:rx_address_detected\ : bit;
SIGNAL \UART_1:BUART:rx_last\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_4 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_3\ : bit;
SIGNAL MODIN1_6 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_2\ : bit;
SIGNAL MODIN1_5 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL MODIN1_4 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL MODIN1_3 : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:lta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:gta_6\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:lta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:gta_5\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:lta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:gta_4\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:lta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:gta_3\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:lta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:gta_2\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \UART_1:BUART:sRX:MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_4:eq\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_4:eq\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \UART_1:BUART:sRX:MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \UART_1:BUART:sRX:MODULE_4:lte\:SIGNAL IS 2;
SIGNAL tmpOE__TAMPER_OUT_net_0 : bit;
SIGNAL tmpFB_0__TAMPER_OUT_net_0 : bit;
SIGNAL tmpIO_0__TAMPER_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__TAMPER_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TAMPER_OUT_net_0 : bit;
SIGNAL tmpOE__LEDG_OUT_net_0 : bit;
SIGNAL tmpFB_0__LEDG_OUT_net_0 : bit;
SIGNAL tmpIO_0__LEDG_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__LEDG_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LEDG_OUT_net_0 : bit;
SIGNAL tmpOE__SOUND_IN_net_0 : bit;
SIGNAL tmpFB_0__SOUND_IN_net_0 : bit;
SIGNAL tmpIO_0__SOUND_IN_net_0 : bit;
TERMINAL tmpSIOVREF__SOUND_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SOUND_IN_net_0 : bit;
SIGNAL tmpOE__LEDG_IN_net_0 : bit;
SIGNAL tmpFB_0__LEDG_IN_net_0 : bit;
SIGNAL tmpIO_0__LEDG_IN_net_0 : bit;
TERMINAL tmpSIOVREF__LEDG_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LEDG_IN_net_0 : bit;
SIGNAL tmpOE__TAMPER_IN_net_0 : bit;
SIGNAL tmpFB_0__TAMPER_IN_net_0 : bit;
SIGNAL tmpIO_0__TAMPER_IN_net_0 : bit;
TERMINAL tmpSIOVREF__TAMPER_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TAMPER_IN_net_0 : bit;
SIGNAL tmpOE__SW_Rst_net_0 : bit;
SIGNAL Net_1830 : bit;
SIGNAL tmpIO_0__SW_Rst_net_0 : bit;
TERMINAL tmpSIOVREF__SW_Rst_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SW_Rst_net_0 : bit;
SIGNAL tmpOE__LED_RED_net_0 : bit;
SIGNAL tmpFB_0__LED_RED_net_0 : bit;
SIGNAL tmpIO_0__LED_RED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_RED_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_RED_net_0 : bit;
SIGNAL tmpOE__LEDR_IN_net_0 : bit;
SIGNAL tmpFB_0__LEDR_IN_net_0 : bit;
SIGNAL tmpIO_0__LEDR_IN_net_0 : bit;
TERMINAL tmpSIOVREF__LEDR_IN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LEDR_IN_net_0 : bit;
SIGNAL tmpOE__LEDR_OUT_net_0 : bit;
SIGNAL tmpFB_0__LEDR_OUT_net_0 : bit;
SIGNAL tmpIO_0__LEDR_OUT_net_0 : bit;
TERMINAL tmpSIOVREF__LEDR_OUT_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LEDR_OUT_net_0 : bit;
SIGNAL tmpOE__REED_1_net_0 : bit;
SIGNAL tmpFB_0__REED_1_net_0 : bit;
SIGNAL tmpIO_0__REED_1_net_0 : bit;
TERMINAL tmpSIOVREF__REED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__REED_1_net_0 : bit;
SIGNAL tmpOE__REED_2_net_0 : bit;
SIGNAL tmpFB_0__REED_2_net_0 : bit;
SIGNAL tmpIO_0__REED_2_net_0 : bit;
TERMINAL tmpSIOVREF__REED_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__REED_2_net_0 : bit;
SIGNAL tmpOE__RELAY_A_net_0 : bit;
SIGNAL tmpFB_0__RELAY_A_net_0 : bit;
SIGNAL tmpIO_0__RELAY_A_net_0 : bit;
TERMINAL tmpSIOVREF__RELAY_A_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RELAY_A_net_0 : bit;
SIGNAL tmpOE__Pin_VRef_net_0 : bit;
SIGNAL Net_1605 : bit;
SIGNAL tmpFB_0__Pin_VRef_net_0 : bit;
SIGNAL tmpIO_0__Pin_VRef_net_0 : bit;
TERMINAL tmpSIOVREF__Pin_VRef_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Pin_VRef_net_0 : bit;
SIGNAL tmpOE__LED_YEL_net_0 : bit;
SIGNAL tmpFB_0__LED_YEL_net_0 : bit;
SIGNAL tmpIO_0__LED_YEL_net_0 : bit;
TERMINAL tmpSIOVREF__LED_YEL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_YEL_net_0 : bit;
SIGNAL Net_877 : bit;
SIGNAL \mux_1:tmp__mux_1_reg\ : bit;
SIGNAL Net_878 : bit;
SIGNAL \OptSelect:clk\ : bit;
SIGNAL \OptSelect:rst\ : bit;
SIGNAL \OptSelect:control_out_0\ : bit;
SIGNAL \OptSelect:control_out_1\ : bit;
SIGNAL Net_1002 : bit;
SIGNAL \OptSelect:control_out_2\ : bit;
SIGNAL Net_1003 : bit;
SIGNAL \OptSelect:control_out_3\ : bit;
SIGNAL Net_1004 : bit;
SIGNAL \OptSelect:control_out_4\ : bit;
SIGNAL Net_1005 : bit;
SIGNAL \OptSelect:control_out_5\ : bit;
SIGNAL Net_1006 : bit;
SIGNAL \OptSelect:control_out_6\ : bit;
SIGNAL Net_1007 : bit;
SIGNAL \OptSelect:control_out_7\ : bit;
SIGNAL \OptSelect:control_7\ : bit;
SIGNAL \OptSelect:control_6\ : bit;
SIGNAL \OptSelect:control_5\ : bit;
SIGNAL \OptSelect:control_4\ : bit;
SIGNAL \OptSelect:control_3\ : bit;
SIGNAL \OptSelect:control_2\ : bit;
SIGNAL \OptSelect:control_1\ : bit;
SIGNAL \OptSelect:control_0\ : bit;
SIGNAL Net_10 : bit;
SIGNAL tmpOE__Mode_Sel_ACS_net_0 : bit;
SIGNAL tmpFB_0__Mode_Sel_ACS_net_0 : bit;
SIGNAL tmpIO_0__Mode_Sel_ACS_net_0 : bit;
TERMINAL tmpSIOVREF__Mode_Sel_ACS_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Mode_Sel_ACS_net_0 : bit;
SIGNAL \Tamper_Timer:Net_260\ : bit;
SIGNAL \Tamper_Timer:Net_266\ : bit;
SIGNAL \Tamper_Timer:Net_51\ : bit;
SIGNAL \Tamper_Timer:Net_261\ : bit;
SIGNAL \Tamper_Timer:Net_57\ : bit;
SIGNAL Net_1559 : bit;
SIGNAL Net_2153 : bit;
SIGNAL \Tamper_Timer:Net_102\ : bit;
SIGNAL Net_2170 : bit;
SIGNAL tmpOE__ACS_Tx_net_0 : bit;
SIGNAL Net_1356 : bit;
SIGNAL tmpFB_0__ACS_Tx_net_0 : bit;
SIGNAL tmpIO_0__ACS_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__ACS_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ACS_Tx_net_0 : bit;
SIGNAL tmpOE__ACS_Rx_net_0 : bit;
SIGNAL Net_1361 : bit;
SIGNAL tmpIO_0__ACS_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__ACS_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ACS_Rx_net_0 : bit;
SIGNAL Net_1573 : bit;
SIGNAL \Timeout_Timer:Net_260\ : bit;
SIGNAL \Timeout_Timer:Net_266\ : bit;
SIGNAL Net_1403 : bit;
SIGNAL \Timeout_Timer:Net_51\ : bit;
SIGNAL \Timeout_Timer:Net_261\ : bit;
SIGNAL \Timeout_Timer:Net_57\ : bit;
SIGNAL Net_1852 : bit;
SIGNAL Net_2158 : bit;
SIGNAL \Timeout_Timer:Net_102\ : bit;
SIGNAL \D0_debounce:op_clk\ : bit;
SIGNAL \D0_debounce:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \D0_debounce:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_1512 : bit;
SIGNAL Net_1513 : bit;
SIGNAL Net_1532 : bit;
SIGNAL \FilterReg:status_0\ : bit;
SIGNAL \FilterReg:status_1\ : bit;
SIGNAL \FilterReg:status_2\ : bit;
SIGNAL \FilterReg:status_3\ : bit;
SIGNAL \FilterReg:status_4\ : bit;
SIGNAL \FilterReg:status_5\ : bit;
SIGNAL \FilterReg:status_6\ : bit;
SIGNAL \FilterReg:status_7\ : bit;
SIGNAL Net_1631 : bit;
SIGNAL \UART_ACS:Net_61\ : bit;
SIGNAL \UART_ACS:BUART:clock_op\ : bit;
SIGNAL \UART_ACS:BUART:control_7\ : bit;
SIGNAL \UART_ACS:BUART:control_6\ : bit;
SIGNAL \UART_ACS:BUART:control_5\ : bit;
SIGNAL \UART_ACS:BUART:control_4\ : bit;
SIGNAL \UART_ACS:BUART:control_3\ : bit;
SIGNAL \UART_ACS:BUART:control_2\ : bit;
SIGNAL \UART_ACS:BUART:control_1\ : bit;
SIGNAL \UART_ACS:BUART:control_0\ : bit;
SIGNAL \UART_ACS:BUART:reset_reg\ : bit;
SIGNAL Net_1629 : bit;
SIGNAL \UART_ACS:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_ACS:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_ACS:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_ACS:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_ACS:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_ACS:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_ACS:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_ACS:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_ACS:BUART:reset_sr\ : bit;
SIGNAL \UART_ACS:BUART:HalfDuplexSend_last\ : bit;
SIGNAL \UART_ACS:BUART:txn\ : bit;
SIGNAL Net_1630 : bit;
SIGNAL \UART_ACS:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_ACS:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_ACS:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_1\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_0\ : bit;
SIGNAL \UART_ACS:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_ACS:BUART:rx_postpoll\ : bit;
SIGNAL \UART_ACS:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:hd_shift_out\ : bit;
SIGNAL \UART_ACS:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_ACS:BUART:rx_fifofull\ : bit;
SIGNAL \UART_ACS:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_ACS:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:rx_counter_load\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_3\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_2\ : bit;
SIGNAL \UART_ACS:BUART:rx_bitclk\ : bit;
SIGNAL \UART_ACS:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_ACS:BUART:rx_count_2\ : bit;
SIGNAL \UART_ACS:BUART:rx_count_1\ : bit;
SIGNAL \UART_ACS:BUART:rx_count_0\ : bit;
SIGNAL \UART_ACS:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_ACS:BUART:rx_count_6\ : bit;
SIGNAL \UART_ACS:BUART:rx_count_5\ : bit;
SIGNAL \UART_ACS:BUART:rx_count_4\ : bit;
SIGNAL \UART_ACS:BUART:rx_count_3\ : bit;
SIGNAL \UART_ACS:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_ACS:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_ACS:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_ACS:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_ACS:BUART:pollingrange\ : bit;
SIGNAL \UART_ACS:BUART:pollcount_1\ : bit;
SIGNAL add_vv_vv_MODGEN_5_1 : bit;
SIGNAL \UART_ACS:BUART:pollcount_0\ : bit;
SIGNAL add_vv_vv_MODGEN_5_0 : bit;
SIGNAL cmp_vv_vv_MODGEN_6 : bit;
SIGNAL cmp_vv_vv_MODGEN_7 : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL MODIN2_1 : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL MODIN2_0 : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL MODIN3_1 : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL MODIN3_0 : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL MODIN4_1 : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \UART_ACS:BUART:rx_status_0\ : bit;
SIGNAL \UART_ACS:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_ACS:BUART:rx_status_1\ : bit;
SIGNAL \UART_ACS:BUART:rx_status_2\ : bit;
SIGNAL \UART_ACS:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_ACS:BUART:rx_status_3\ : bit;
SIGNAL \UART_ACS:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_ACS:BUART:rx_status_4\ : bit;
SIGNAL \UART_ACS:BUART:rx_status_5\ : bit;
SIGNAL \UART_ACS:BUART:rx_status_6\ : bit;
SIGNAL \UART_ACS:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1610 : bit;
SIGNAL Net_1628 : bit;
SIGNAL \UART_ACS:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_ACS:BUART:tx_mark\ : bit;
SIGNAL cmp_vv_vv_MODGEN_10 : bit;
SIGNAL cmp_vv_vv_MODGEN_11 : bit;
SIGNAL \UART_ACS:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_ACS:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_ACS:BUART:rx_break_status\ : bit;
SIGNAL cmp_vv_vv_MODGEN_8 : bit;
SIGNAL \UART_ACS:BUART:rx_address_detected\ : bit;
SIGNAL \UART_ACS:BUART:rx_last\ : bit;
SIGNAL \UART_ACS:BUART:rx_parity_bit\ : bit;
SIGNAL cmp_vv_vv_MODGEN_9 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_3\ : bit;
SIGNAL MODIN5_6 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_2\ : bit;
SIGNAL MODIN5_5 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL MODIN5_4 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL MODIN5_3 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:eq\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:MODULE_9:eq\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:gte\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:MODULE_9:gte\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \UART_ACS:BUART:sRX:MODULE_9:lte\:SIGNAL IS 2;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_3\ : bit;
SIGNAL MODIN6_6 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_2\ : bit;
SIGNAL MODIN6_5 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_1\ : bit;
SIGNAL MODIN6_4 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newa_0\ : bit;
SIGNAL MODIN6_3 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:newb_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:dataa_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:datab_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:lta_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_10:g2:a0:gta_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_3\ : bit;
SIGNAL MODIN7_6 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_2\ : bit;
SIGNAL MODIN7_5 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_1\ : bit;
SIGNAL MODIN7_4 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newa_0\ : bit;
SIGNAL MODIN7_3 : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:newb_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:dataa_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:datab_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_6\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_5\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_4\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_3\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_2\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_1\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:lta_0\ : bit;
SIGNAL \UART_ACS:BUART:sRX:MODULE_11:g2:a0:gta_0\ : bit;
SIGNAL tmpOE__TX_EN_net_0 : bit;
SIGNAL tmpFB_0__TX_EN_net_0 : bit;
SIGNAL tmpIO_0__TX_EN_net_0 : bit;
TERMINAL tmpSIOVREF__TX_EN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__TX_EN_net_0 : bit;
SIGNAL tmpOE__CR_DE_net_0 : bit;
SIGNAL tmpFB_0__CR_DE_net_0 : bit;
SIGNAL tmpIO_0__CR_DE_net_0 : bit;
TERMINAL tmpSIOVREF__CR_DE_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR_DE_net_0 : bit;
SIGNAL \UART_READER:Net_61\ : bit;
SIGNAL Net_1616 : bit;
SIGNAL \UART_READER:BUART:clock_op\ : bit;
SIGNAL \UART_READER:BUART:control_7\ : bit;
SIGNAL \UART_READER:BUART:control_6\ : bit;
SIGNAL \UART_READER:BUART:control_5\ : bit;
SIGNAL \UART_READER:BUART:control_4\ : bit;
SIGNAL \UART_READER:BUART:control_3\ : bit;
SIGNAL \UART_READER:BUART:control_2\ : bit;
SIGNAL \UART_READER:BUART:control_1\ : bit;
SIGNAL \UART_READER:BUART:control_0\ : bit;
SIGNAL \UART_READER:BUART:reset_reg\ : bit;
SIGNAL \UART_READER:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART_READER:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART_READER:BUART:FinalParityType_1\ : bit;
SIGNAL \UART_READER:BUART:FinalParityType_0\ : bit;
SIGNAL \UART_READER:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART_READER:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART_READER:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART_READER:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART_READER:BUART:reset_sr\ : bit;
SIGNAL \UART_READER:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_1613 : bit;
SIGNAL \UART_READER:BUART:txn\ : bit;
SIGNAL Net_1641 : bit;
SIGNAL Net_1974 : bit;
SIGNAL \UART_READER:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART_READER:BUART:rx_addressmatch\ : bit;
SIGNAL \UART_READER:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART_READER:BUART:rx_state_1\ : bit;
SIGNAL \UART_READER:BUART:rx_state_0\ : bit;
SIGNAL \UART_READER:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART_READER:BUART:rx_postpoll\ : bit;
SIGNAL \UART_READER:BUART:rx_load_fifo\ : bit;
SIGNAL \UART_READER:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART_READER:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:hd_shift_out\ : bit;
SIGNAL \UART_READER:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART_READER:BUART:rx_fifofull\ : bit;
SIGNAL \UART_READER:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART_READER:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART_READER:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:rx_counter_load\ : bit;
SIGNAL \UART_READER:BUART:rx_state_3\ : bit;
SIGNAL \UART_READER:BUART:rx_state_2\ : bit;
SIGNAL \UART_READER:BUART:rx_bitclk\ : bit;
SIGNAL \UART_READER:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART_READER:BUART:rx_count_2\ : bit;
SIGNAL \UART_READER:BUART:rx_count_1\ : bit;
SIGNAL \UART_READER:BUART:rx_count_0\ : bit;
SIGNAL \UART_READER:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART_READER:BUART:rx_count_6\ : bit;
SIGNAL \UART_READER:BUART:rx_count_5\ : bit;
SIGNAL \UART_READER:BUART:rx_count_4\ : bit;
SIGNAL \UART_READER:BUART:rx_count_3\ : bit;
SIGNAL \UART_READER:BUART:rx_count7_tc\ : bit;
SIGNAL \UART_READER:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART_READER:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART_READER:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART_READER:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART_READER:BUART:pollingrange\ : bit;
SIGNAL \UART_READER:BUART:pollcount_1\ : bit;
SIGNAL Net_1618 : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:add_vv_vv_MODGEN_12_1\ : bit;
SIGNAL \UART_READER:BUART:pollcount_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:add_vv_vv_MODGEN_12_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_13\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_14\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:a_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODIN8_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:a_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODIN8_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:b_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:b_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:s_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_12:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODIN9_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODIN9_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODIN10_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODIN10_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:newb_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:dataa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:datab_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:lta_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:s23Poll:MODULE_14:g2:a0:gta_0\ : bit;
SIGNAL \UART_READER:BUART:rx_status_0\ : bit;
SIGNAL \UART_READER:BUART:rx_markspace_status\ : bit;
SIGNAL \UART_READER:BUART:rx_status_1\ : bit;
SIGNAL \UART_READER:BUART:rx_status_2\ : bit;
SIGNAL \UART_READER:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART_READER:BUART:rx_status_3\ : bit;
SIGNAL \UART_READER:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART_READER:BUART:rx_status_4\ : bit;
SIGNAL \UART_READER:BUART:rx_status_5\ : bit;
SIGNAL \UART_READER:BUART:rx_status_6\ : bit;
SIGNAL \UART_READER:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_1615 : bit;
SIGNAL Net_1639 : bit;
SIGNAL \UART_READER:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART_READER:BUART:tx_mark\ : bit;
SIGNAL \UART_READER:BUART:sRX:cmp_vv_vv_MODGEN_17\ : bit;
SIGNAL \UART_READER:BUART:sRX:cmp_vv_vv_MODGEN_18\ : bit;
SIGNAL \UART_READER:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART_READER:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART_READER:BUART:rx_break_status\ : bit;
SIGNAL \UART_READER:BUART:sRX:cmp_vv_vv_MODGEN_15\ : bit;
SIGNAL \UART_READER:BUART:rx_address_detected\ : bit;
SIGNAL \UART_READER:BUART:rx_last\ : bit;
SIGNAL \UART_READER:BUART:rx_parity_bit\ : bit;
SIGNAL \UART_READER:BUART:sRX:cmp_vv_vv_MODGEN_16\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN11_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN11_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN11_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN11_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:newb_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:dataa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:datab_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:lta_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_15:g2:a0:gta_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:newa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:newb_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:dataa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:datab_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:xeq\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:xneq\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:xlt\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:xlte\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:xgt\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:g1:a0:xgte\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:lt\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:MODULE_16:lt\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:eq\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:MODULE_16:eq\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:gt\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:MODULE_16:gt\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:gte\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:MODULE_16:gte\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:MODULE_16:lte\ : bit;
ATTRIBUTE port_state_att of \UART_READER:BUART:sRX:MODULE_16:lte\:SIGNAL IS 2;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN12_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN12_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN12_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN12_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:newb_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:dataa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:datab_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:lta_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_17:g2:a0:gta_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN13_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN13_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN13_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODIN13_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:newb_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:dataa_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:datab_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_6\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_5\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_4\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_3\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_2\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_1\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:lta_0\ : bit;
SIGNAL \UART_READER:BUART:sRX:MODULE_18:g2:a0:gta_0\ : bit;
SIGNAL tmpOE__CR_Rx_net_0 : bit;
SIGNAL tmpIO_0__CR_Rx_net_0 : bit;
TERMINAL tmpSIOVREF__CR_Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR_Rx_net_0 : bit;
SIGNAL tmpOE__CR_Tx_net_0 : bit;
SIGNAL tmpFB_0__CR_Tx_net_0 : bit;
SIGNAL tmpIO_0__CR_Tx_net_0 : bit;
TERMINAL tmpSIOVREF__CR_Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CR_Tx_net_0 : bit;
SIGNAL tmpOE__Mode_Sel_CR_net_0 : bit;
SIGNAL tmpFB_0__Mode_Sel_CR_net_0 : bit;
SIGNAL tmpIO_0__Mode_Sel_CR_net_0 : bit;
TERMINAL tmpSIOVREF__Mode_Sel_CR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Mode_Sel_CR_net_0 : bit;
SIGNAL \OSDPReaderTimer:Net_260\ : bit;
SIGNAL Net_1728 : bit;
SIGNAL \OSDPReaderTimer:Net_55\ : bit;
SIGNAL Net_2163 : bit;
SIGNAL \OSDPReaderTimer:Net_53\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:control_7\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:control_6\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:control_5\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:control_4\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:control_3\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:control_2\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:control_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:control_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:capture_last\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:timer_enable\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:run_mode\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:hwEnable\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:status_tc\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:trigger_enable\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:per_zero\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:tc_i\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2162 : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:runmode_enable\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:trig_reg\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:status_6\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:status_5\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:status_4\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:status_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:status_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:status_2\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:fifo_full\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:status_3\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:fifo_nempty\ : bit;
SIGNAL Net_1749 : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:zeros_3\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:zeros_2\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:nc0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:nc3\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:nc4\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:carry\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:sh_right\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:sh_left\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:msb\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_eq_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_eq_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_lt_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_lt_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_zero_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_zero_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_ff_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_ff_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cap_1\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cap_0\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cfb\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \OSDPReaderTimer:TimerUDB:sT16:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \OSDPReaderTimer:Net_102\ : bit;
SIGNAL \OSDPReaderTimer:Net_266\ : bit;
SIGNAL tmpOE__EZI2CPin_net_1 : bit;
SIGNAL tmpOE__EZI2CPin_net_0 : bit;
SIGNAL tmpFB_1__EZI2CPin_net_1 : bit;
SIGNAL tmpFB_1__EZI2CPin_net_0 : bit;
SIGNAL Net_7 : bit;
SIGNAL Net_6 : bit;
TERMINAL tmpSIOVREF__EZI2CPin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__EZI2CPin_net_0 : bit;
SIGNAL \EZI2Cs:Net_128\ : bit;
SIGNAL \EZI2Cs:Net_175\ : bit;
SIGNAL \EZI2Cs:Net_181\ : bit;
SIGNAL \EZI2Cs:Net_174\ : bit;
SIGNAL \EZI2Cs:Net_173\ : bit;
SIGNAL \EZI2Cs:Net_172\ : bit;
SIGNAL \EZI2Cs:tmpOE__cy_bufoe_1_net_0\ : bit;
SIGNAL \EZI2Cs:Net_190\ : bit;
SIGNAL \EZI2Cs:tmpOE__cy_bufoe_2_net_0\ : bit;
SIGNAL \EZI2Cs:Net_145\ : bit;
SIGNAL Net_45 : bit;
SIGNAL \Debtn:op_clk\ : bit;
SIGNAL \Debtn:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_39 : bit;
SIGNAL \Debtn:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_1803 : bit;
SIGNAL Net_77 : bit;
SIGNAL Net_78 : bit;
SIGNAL Net_103 : bit;
SIGNAL \FltrReg:status_0\ : bit;
SIGNAL \FltrReg:status_1\ : bit;
SIGNAL \FltrReg:status_2\ : bit;
SIGNAL \FltrReg:status_3\ : bit;
SIGNAL \FltrReg:status_4\ : bit;
SIGNAL \FltrReg:status_5\ : bit;
SIGNAL \FltrReg:status_6\ : bit;
SIGNAL \FltrReg:status_7\ : bit;
TERMINAL Net_112 : bit;
TERMINAL Net_2218 : bit;
SIGNAL Net_2010 : bit;
SIGNAL Net_2044 : bit;
SIGNAL \Pulse_50us:Net_260\ : bit;
SIGNAL \Pulse_50us:Net_55\ : bit;
SIGNAL Net_2168 : bit;
SIGNAL \Pulse_50us:Net_53\ : bit;
SIGNAL \Pulse_50us:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Pulse_50us:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Pulse_50us:TimerUDB:control_7\ : bit;
SIGNAL \Pulse_50us:TimerUDB:control_6\ : bit;
SIGNAL \Pulse_50us:TimerUDB:control_5\ : bit;
SIGNAL \Pulse_50us:TimerUDB:control_4\ : bit;
SIGNAL \Pulse_50us:TimerUDB:control_3\ : bit;
SIGNAL \Pulse_50us:TimerUDB:control_2\ : bit;
SIGNAL \Pulse_50us:TimerUDB:control_1\ : bit;
SIGNAL \Pulse_50us:TimerUDB:control_0\ : bit;
SIGNAL \Pulse_50us:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Pulse_50us:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Pulse_50us:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Pulse_50us:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Pulse_50us:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Pulse_50us:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Pulse_50us:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Pulse_50us:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Pulse_50us:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Pulse_50us:TimerUDB:capture_last\ : bit;
SIGNAL \Pulse_50us:TimerUDB:capt_fifo_load\ : bit;
SIGNAL \Pulse_50us:TimerUDB:timer_enable\ : bit;
SIGNAL \Pulse_50us:TimerUDB:run_mode\ : bit;
SIGNAL \Pulse_50us:TimerUDB:hwEnable\ : bit;
SIGNAL \Pulse_50us:TimerUDB:status_tc\ : bit;
SIGNAL \Pulse_50us:TimerUDB:trigger_enable\ : bit;
SIGNAL \Pulse_50us:TimerUDB:per_zero\ : bit;
SIGNAL \Pulse_50us:TimerUDB:tc_i\ : bit;
SIGNAL \Pulse_50us:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Pulse_50us:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Pulse_50us:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_2167 : bit;
SIGNAL \Pulse_50us:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Pulse_50us:TimerUDB:runmode_enable\ : bit;
SIGNAL \Pulse_50us:TimerUDB:trig_reg\ : bit;
SIGNAL \Pulse_50us:TimerUDB:status_6\ : bit;
SIGNAL \Pulse_50us:TimerUDB:status_5\ : bit;
SIGNAL \Pulse_50us:TimerUDB:status_4\ : bit;
SIGNAL \Pulse_50us:TimerUDB:status_0\ : bit;
SIGNAL \Pulse_50us:TimerUDB:status_1\ : bit;
SIGNAL \Pulse_50us:TimerUDB:status_2\ : bit;
SIGNAL \Pulse_50us:TimerUDB:fifo_full\ : bit;
SIGNAL \Pulse_50us:TimerUDB:status_3\ : bit;
SIGNAL \Pulse_50us:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Pulse_50us:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Pulse_50us:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Pulse_50us:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ce0\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ce0\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:cl0\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:cl0\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ff0\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ff0\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ce1\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ce1\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:cl1\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:cl1\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:z1\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:z1\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ff1\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ff1\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ov_msb\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:co_msb\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:cmsb\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:so\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:so\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:z0_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:z1_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:so_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:TimerUDB:sT8:timerdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \Pulse_50us:TimerUDB:sT8:timerdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \Pulse_50us:Net_102\ : bit;
SIGNAL \Pulse_50us:Net_266\ : bit;
SIGNAL tmpOE__SF2F_net_0 : bit;
SIGNAL tmpFB_0__SF2F_net_0 : bit;
SIGNAL tmpIO_0__SF2F_net_0 : bit;
TERMINAL tmpSIOVREF__SF2F_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SF2F_net_0 : bit;
SIGNAL tmpOE__POE_RST_net_0 : bit;
SIGNAL tmpFB_0__POE_RST_net_0 : bit;
SIGNAL tmpIO_0__POE_RST_net_0 : bit;
TERMINAL tmpSIOVREF__POE_RST_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POE_RST_net_0 : bit;
SIGNAL tmpOE__POE_OIM_SDn_net_0 : bit;
SIGNAL tmpFB_0__POE_OIM_SDn_net_0 : bit;
SIGNAL tmpIO_0__POE_OIM_SDn_net_0 : bit;
TERMINAL tmpSIOVREF__POE_OIM_SDn_net_0 : bit;
SIGNAL tmpINTERRUPT_0__POE_OIM_SDn_net_0 : bit;
SIGNAL tmpOE__ST_LED_0_net_0 : bit;
SIGNAL tmpFB_0__ST_LED_0_net_0 : bit;
SIGNAL tmpIO_0__ST_LED_0_net_0 : bit;
TERMINAL tmpSIOVREF__ST_LED_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ST_LED_0_net_0 : bit;
SIGNAL \USBUART:Net_1010\ : bit;
SIGNAL \USBUART:tmpOE__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dm_net_0\ : bit;
TERMINAL \USBUART:Net_597\ : bit;
SIGNAL \USBUART:tmpIO_0__Dm_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpINTERRUPT_0__Dm_net_0\ : bit;
SIGNAL \USBUART:tmpOE__Dp_net_0\ : bit;
SIGNAL \USBUART:tmpFB_0__Dp_net_0\ : bit;
TERMINAL \USBUART:Net_1000\ : bit;
SIGNAL \USBUART:tmpIO_0__Dp_net_0\ : bit;
TERMINAL \USBUART:tmpSIOVREF__Dp_net_0\ : bit;
SIGNAL Net_2187 : bit;
SIGNAL \USBUART:Net_1889\ : bit;
SIGNAL \USBUART:Net_1876\ : bit;
SIGNAL \USBUART:ep_int_8\ : bit;
SIGNAL \USBUART:ep_int_7\ : bit;
SIGNAL \USBUART:ep_int_6\ : bit;
SIGNAL \USBUART:ep_int_5\ : bit;
SIGNAL \USBUART:ep_int_4\ : bit;
SIGNAL \USBUART:ep_int_3\ : bit;
SIGNAL \USBUART:ep_int_2\ : bit;
SIGNAL \USBUART:ep_int_1\ : bit;
SIGNAL \USBUART:ep_int_0\ : bit;
SIGNAL \USBUART:Net_95\ : bit;
SIGNAL \USBUART:dma_request_7\ : bit;
SIGNAL \USBUART:dma_request_6\ : bit;
SIGNAL \USBUART:dma_request_5\ : bit;
SIGNAL \USBUART:dma_request_4\ : bit;
SIGNAL \USBUART:dma_request_3\ : bit;
SIGNAL \USBUART:dma_request_2\ : bit;
SIGNAL \USBUART:dma_request_1\ : bit;
SIGNAL \USBUART:dma_request_0\ : bit;
SIGNAL \USBUART:dma_terminate\ : bit;
SIGNAL \USBUART:dma_complete_0\ : bit;
SIGNAL \USBUART:Net_1922\ : bit;
SIGNAL \USBUART:dma_complete_1\ : bit;
SIGNAL \USBUART:Net_1921\ : bit;
SIGNAL \USBUART:dma_complete_2\ : bit;
SIGNAL \USBUART:Net_1920\ : bit;
SIGNAL \USBUART:dma_complete_3\ : bit;
SIGNAL \USBUART:Net_1919\ : bit;
SIGNAL \USBUART:dma_complete_4\ : bit;
SIGNAL \USBUART:Net_1918\ : bit;
SIGNAL \USBUART:dma_complete_5\ : bit;
SIGNAL \USBUART:Net_1917\ : bit;
SIGNAL \USBUART:dma_complete_6\ : bit;
SIGNAL \USBUART:Net_1916\ : bit;
SIGNAL \USBUART:dma_complete_7\ : bit;
SIGNAL \USBUART:Net_1915\ : bit;
SIGNAL Net_2 : bit;
SIGNAL tmpOE__SDA_RTC_net_0 : bit;
SIGNAL tmpFB_0__SDA_RTC_net_0 : bit;
SIGNAL Net_2190 : bit;
TERMINAL tmpSIOVREF__SDA_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_RTC_net_0 : bit;
SIGNAL tmpOE__SCL_RTC_net_0 : bit;
SIGNAL tmpFB_0__SCL_RTC_net_0 : bit;
SIGNAL Net_2191 : bit;
TERMINAL tmpSIOVREF__SCL_RTC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_RTC_net_0 : bit;
SIGNAL Net_2194 : bit;
SIGNAL \I2C_Master:sda_x_wire\ : bit;
SIGNAL \I2C_Master:Net_643_4\ : bit;
SIGNAL \I2C_Master:Net_697\ : bit;
SIGNAL \I2C_Master:Net_643_5\ : bit;
SIGNAL \I2C_Master:Net_970\ : bit;
SIGNAL \I2C_Master:udb_clk\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:op_clk\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:control_7\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:control_6\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:control_5\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:control_4\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:control_3\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:control_2\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:control_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:control_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:status_6\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:status_5\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:status_4\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:status_3\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:status_2\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:status_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:status_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2C_Master:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2C_Master:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:address_match\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2C_Master:Net_1109_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2C_Master:Net_1109_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2C_Master:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2C_Master:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:contention\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:txdata\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:stalled\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \I2C_Master:Net_643_3\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \I2C_Master:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \I2C_Master:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2C_Master:scl_x_wire\ : bit;
SIGNAL \I2C_Master:Net_969\ : bit;
SIGNAL \I2C_Master:Net_968\ : bit;
SIGNAL Net_2195 : bit;
SIGNAL \I2C_Master:Net_973\ : bit;
SIGNAL \I2C_Master:bus_clk\ : bit;
SIGNAL Net_2196 : bit;
SIGNAL \I2C_Master:Net_974\ : bit;
SIGNAL \I2C_Master:scl_yfb\ : bit;
SIGNAL \I2C_Master:sda_yfb\ : bit;
SIGNAL \I2C_Master:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_Master:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_Master:timeout_clk\ : bit;
SIGNAL Net_2201 : bit;
SIGNAL \I2C_Master:Net_975\ : bit;
SIGNAL Net_2199 : bit;
SIGNAL Net_2200 : bit;
SIGNAL tmpOE__ST_LED_1_net_0 : bit;
SIGNAL tmpFB_0__ST_LED_1_net_0 : bit;
SIGNAL tmpIO_0__ST_LED_1_net_0 : bit;
TERMINAL tmpSIOVREF__ST_LED_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ST_LED_1_net_0 : bit;
SIGNAL tmpOE__ST_LED_2_net_0 : bit;
SIGNAL tmpFB_0__ST_LED_2_net_0 : bit;
SIGNAL tmpIO_0__ST_LED_2_net_0 : bit;
TERMINAL tmpSIOVREF__ST_LED_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__ST_LED_2_net_0 : bit;
SIGNAL tmpOE__RESET_SWBTN_net_0 : bit;
SIGNAL tmpFB_0__RESET_SWBTN_net_0 : bit;
TERMINAL Net_2208 : bit;
SIGNAL tmpIO_0__RESET_SWBTN_net_0 : bit;
TERMINAL tmpSIOVREF__RESET_SWBTN_net_0 : bit;
SIGNAL tmpINTERRUPT_0__RESET_SWBTN_net_0 : bit;
SIGNAL tmpOE__SW1_net_0 : bit;
SIGNAL tmpFB_0__SW1_net_0 : bit;
TERMINAL Net_2220 : bit;
SIGNAL tmpIO_0__SW1_net_0 : bit;
TERMINAL tmpSIOVREF__SW1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SW1_net_0 : bit;
SIGNAL Net_2223 : bit;
SIGNAL \Status_Reg_HwPort:status_7\ : bit;
SIGNAL \Status_Reg_HwPort:status_6\ : bit;
SIGNAL \Status_Reg_HwPort:status_5\ : bit;
SIGNAL \Status_Reg_HwPort:status_4\ : bit;
SIGNAL \Status_Reg_HwPort:status_3\ : bit;
SIGNAL \Status_Reg_HwPort:status_2\ : bit;
SIGNAL Net_2234_2 : bit;
SIGNAL \Status_Reg_HwPort:status_1\ : bit;
SIGNAL Net_2234_1 : bit;
SIGNAL \Status_Reg_HwPort:status_0\ : bit;
SIGNAL Net_2234_0 : bit;
SIGNAL \UART_TIMER:TimerUDB:capture_last\\D\ : bit;
SIGNAL \UART_TIMER:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \UART_TIMER:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \UART_TIMER:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \UART_1:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_1:BUART:txn\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_1216D : bit;
SIGNAL \UART_1:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_1:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_1:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_1:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_1:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_1:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_1:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_1:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_1:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_1:BUART:rx_last\\D\ : bit;
SIGNAL \UART_1:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \D0_debounce:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \D0_debounce:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_1512D : bit;
SIGNAL Net_1513D : bit;
SIGNAL Net_1532D : bit;
SIGNAL \UART_ACS:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_ACS:BUART:HalfDuplexSend_last\\D\ : bit;
SIGNAL \UART_ACS:BUART:txn\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_ACS:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_ACS:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL Net_1610D : bit;
SIGNAL \UART_ACS:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_ACS:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_last\\D\ : bit;
SIGNAL \UART_ACS:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \UART_READER:BUART:reset_reg\\D\ : bit;
SIGNAL \UART_READER:BUART:HalfDuplexSend_last\\D\ : bit;
SIGNAL \UART_READER:BUART:txn\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART_READER:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART_READER:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL Net_1615D : bit;
SIGNAL \UART_READER:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART_READER:BUART:tx_mark\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_last\\D\ : bit;
SIGNAL \UART_READER:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \OSDPReaderTimer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Debtn:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debtn:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_77D : bit;
SIGNAL Net_78D : bit;
SIGNAL Net_103D : bit;
SIGNAL \Pulse_50us:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Pulse_50us:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Pulse_50us:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Pulse_50us:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2C_Master:bI2C_UDB:master_rst_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__RELAY_B_net_0 <=  ('1') ;

\UART_TIMER:TimerUDB:status_tc\ <= ((\UART_TIMER:TimerUDB:control_7\ and \UART_TIMER:TimerUDB:per_zero\));

Net_1841 <= ((not Net_1087 and WD0_dbnc));

\UART_1:BUART:counter_load_not\ <= ((not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_0\ <= ((\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_status_2\ <= (not \UART_1:BUART:tx_fifo_notfull\);

\UART_1:BUART:tx_bitclk\\D\ <= ((not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\)
	OR (not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\));

\UART_1:BUART:tx_ctrl_mark_last\\D\ <= ((\UART_1:BUART:control_4\ and \UART_1:BUART:control_3\ and \UART_1:BUART:control_2\)
	OR (not \UART_1:BUART:control_3\ and \UART_1:BUART:tx_ctrl_mark_last\)
	OR (not \UART_1:BUART:control_4\ and \UART_1:BUART:tx_ctrl_mark_last\));

\UART_1:BUART:tx_mark\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_ctrl_mark_last\ and not \UART_1:BUART:tx_mark\ and \UART_1:BUART:control_4\ and \UART_1:BUART:control_3\ and \UART_1:BUART:control_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_mark\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_mark\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_mark\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_mark\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_mark\)
	OR (not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_mark\));

\UART_1:BUART:tx_state_2\\D\ <= ((not \UART_1:BUART:control_4\ and not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:control_3\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:control_4\ and \UART_1:BUART:tx_state_1\));

\UART_1:BUART:tx_state_0\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:control_3\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:control_4\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_fifo_empty\ and not \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk_enable_pre\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_fifo_empty\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:txn\\D\ <= ((not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:txn\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:control_4\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:txn\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:control_3\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_mark\ and \UART_1:BUART:control_4\ and \UART_1:BUART:control_3\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_parity_bit\ and \UART_1:BUART:control_4\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_parity_bit\ and \UART_1:BUART:control_3\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_counter_dp\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_counter_dp\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_shift_out\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_1\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_state_2\));

\UART_1:BUART:tx_parity_bit\\D\ <= ((not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:txn\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:txn\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_parity_bit\ and \UART_1:BUART:control_3\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:txn\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\ and not \UART_1:BUART:tx_parity_bit\ and \UART_1:BUART:control_4\ and \UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_2\ and \UART_1:BUART:control_4\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:control_3\ and \UART_1:BUART:tx_parity_bit\)
	OR (\UART_1:BUART:control_4\ and \UART_1:BUART:control_3\ and \UART_1:BUART:tx_parity_bit\)
	OR (\UART_1:BUART:tx_state_1\ and \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_parity_bit\)
	OR (not \UART_1:BUART:tx_bitclk\ and \UART_1:BUART:tx_parity_bit\)
	OR (\UART_1:BUART:tx_state_2\ and \UART_1:BUART:tx_parity_bit\)
	OR (\UART_1:BUART:reset_reg\ and \UART_1:BUART:tx_parity_bit\));

\UART_1:BUART:rx_counter_load\ <= ((not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

\UART_1:BUART:rx_state_stop1_reg\\D\ <= (not \UART_1:BUART:rx_state_2\
	OR not \UART_1:BUART:rx_state_3\
	OR \UART_1:BUART:rx_state_0\
	OR \UART_1:BUART:rx_state_1\);

\UART_1:BUART:rx_status_4\ <= ((\UART_1:BUART:rx_load_fifo\ and \UART_1:BUART:rx_fifofull\));

\UART_1:BUART:rx_status_5\ <= ((\UART_1:BUART:rx_fifonotempty\ and \UART_1:BUART:rx_state_stop1_reg\));

\UART_1:BUART:rx_stop_bit_error\\D\ <= ((not Net_1841 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_markspace_status\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and \UART_1:BUART:control_4\ and \UART_1:BUART:control_3\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_markspace_pre\));

\UART_1:BUART:rx_parity_error_status\\D\ <= ((not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and \UART_1:BUART:control_4\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_parity_error_pre\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and \UART_1:BUART:control_3\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_parity_error_pre\));

\UART_1:BUART:rx_load_fifo\\D\ <= ((not \UART_1:BUART:control_4\ and not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN1_6 and not MODIN1_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not MODIN1_6 and not MODIN1_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_3\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not MODIN1_6 and not MODIN1_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_2\ and not MODIN1_6 and not MODIN1_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\));

\UART_1:BUART:rx_state_2\\D\ <= ((not Net_1841 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_last\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN1_6 and not MODIN1_4 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not MODIN1_6 and not MODIN1_5 and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_state_1\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\));

\UART_1:BUART:rx_state_0\\D\ <= ((not Net_1841 and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and MODIN1_5 and MODIN1_4)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and MODIN1_6)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_state_0\)
	OR (not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_state_2\));

\UART_1:BUART:rx_last\\D\ <= ((not \UART_1:BUART:reset_reg\ and Net_1841));

\UART_1:BUART:rx_address_detected\\D\ <= ((not \UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_address_detected\));

\UART_1:BUART:rx_parity_bit\\D\ <= ((not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_1841 and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_1841 and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_parity_bit\ and Net_1841 and \UART_1:BUART:control_3\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk_enable\)
	OR (not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_parity_bit\ and Net_1841 and \UART_1:BUART:control_4\ and \UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_bitclk_enable\)
	OR (not Net_1841 and not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_3\ and \UART_1:BUART:control_4\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_2\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:control_3\ and \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:control_4\ and \UART_1:BUART:control_3\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_parity_bit\));

\UART_1:BUART:rx_parity_error_pre\\D\ <= ((not Net_1841 and not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_4\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_1841 and not \UART_1:BUART:control_4\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:control_3\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:control_3\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_parity_bit\ and Net_1841 and \UART_1:BUART:control_4\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and not \UART_1:BUART:rx_parity_bit\ and Net_1841 and \UART_1:BUART:control_3\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (not \UART_1:BUART:control_4\ and not \UART_1:BUART:control_3\ and \UART_1:BUART:rx_parity_error_pre\)
	OR (\UART_1:BUART:control_4\ and \UART_1:BUART:control_3\ and \UART_1:BUART:rx_parity_error_pre\)
	OR (not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_parity_error_pre\)
	OR (\UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_parity_error_pre\)
	OR (\UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_parity_error_pre\)
	OR (\UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_parity_error_pre\)
	OR (Net_1841 and \UART_1:BUART:rx_parity_error_pre\)
	OR (not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_parity_error_pre\)
	OR (\UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_parity_error_pre\));

\UART_1:BUART:rx_markspace_pre\\D\ <= ((not \UART_1:BUART:reset_reg\ and not \UART_1:BUART:rx_state_1\ and not \UART_1:BUART:rx_state_0\ and not \UART_1:BUART:rx_state_2\ and Net_1841 and \UART_1:BUART:control_4\ and \UART_1:BUART:control_3\ and \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_state_3\)
	OR (\UART_1:BUART:rx_state_3\ and \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_markspace_pre\)
	OR (not \UART_1:BUART:rx_state_3\ and not \UART_1:BUART:rx_state_2\ and \UART_1:BUART:rx_markspace_pre\)
	OR (Net_1841 and \UART_1:BUART:rx_markspace_pre\)
	OR (not \UART_1:BUART:rx_bitclk_enable\ and \UART_1:BUART:rx_markspace_pre\)
	OR (\UART_1:BUART:rx_state_0\ and \UART_1:BUART:rx_markspace_pre\)
	OR (\UART_1:BUART:rx_state_1\ and \UART_1:BUART:rx_markspace_pre\)
	OR (\UART_1:BUART:reset_reg\ and \UART_1:BUART:rx_markspace_pre\)
	OR (not \UART_1:BUART:control_3\ and \UART_1:BUART:rx_markspace_pre\)
	OR (not \UART_1:BUART:control_4\ and \UART_1:BUART:rx_markspace_pre\));

Net_2189 <= ((Net_1087 and Net_878)
	OR (not Net_1087 and \UART_1:BUART:txn\));

Net_1512D <= ((not \D0_debounce:DEBOUNCER[0]:d_sync_1\ and WD0_dbnc));

Net_1513D <= ((not WD0_dbnc and \D0_debounce:DEBOUNCER[0]:d_sync_1\));

Net_1532D <= ((not \D0_debounce:DEBOUNCER[0]:d_sync_1\ and WD0_dbnc)
	OR (not WD0_dbnc and \D0_debounce:DEBOUNCER[0]:d_sync_1\));

\UART_ACS:BUART:reset_sr\ <= ((not \UART_ACS:BUART:HalfDuplexSend_last\ and \UART_ACS:BUART:control_0\)
	OR (not \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:HalfDuplexSend_last\)
	OR \UART_ACS:BUART:reset_reg\);

Net_1356 <= (not \UART_ACS:BUART:txn\);

\UART_ACS:BUART:rx_counter_load\ <= ((not \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\));

\UART_ACS:BUART:rx_bitclk_pre\ <= ((not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\));

\UART_ACS:BUART:rx_bitclk_enable\ <= ((not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\ and \UART_ACS:BUART:control_0\)
	OR (not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\ and \UART_ACS:BUART:control_0\)
	OR (not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not \UART_ACS:BUART:rx_count_0\ and \UART_ACS:BUART:control_0\)
	OR (not \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_bitclk\));

\UART_ACS:BUART:rx_state_stop1_reg\\D\ <= (not \UART_ACS:BUART:rx_state_2\
	OR not \UART_ACS:BUART:rx_state_3\
	OR \UART_ACS:BUART:rx_state_0\
	OR \UART_ACS:BUART:rx_state_1\);

\UART_ACS:BUART:pollcount_1\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_1 and Net_1361 and \UART_ACS:BUART:rx_count_0\ and MODIN2_0)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_1 and Net_1361 and MODIN2_0)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_1 and Net_1361 and \UART_ACS:BUART:rx_state_3\ and MODIN2_0)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_1 and Net_1361 and MODIN2_0)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_1 and Net_1361 and MODIN2_0)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_1 and Net_1361 and MODIN2_0)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and \UART_ACS:BUART:rx_count_0\ and MODIN2_1)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and MODIN2_1)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and \UART_ACS:BUART:rx_state_3\ and MODIN2_1)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and MODIN2_1)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and MODIN2_1)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and MODIN2_1)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:rx_count_0\ and MODIN2_1)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and MODIN2_1)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:rx_state_3\ and MODIN2_1)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and MODIN2_1)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and MODIN2_1)
	OR (not Net_1361 and not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and MODIN2_1));

\UART_ACS:BUART:pollcount_0\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and Net_1361 and \UART_ACS:BUART:rx_count_0\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and Net_1361)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and Net_1361 and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and Net_1361)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and Net_1361)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and not MODIN2_0 and Net_1361)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:rx_count_0\ and MODIN2_0)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and MODIN2_0)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and \UART_ACS:BUART:rx_state_3\ and MODIN2_0)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and MODIN2_0)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and MODIN2_0)
	OR (not Net_1361 and not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_count_2\ and not \UART_ACS:BUART:rx_count_1\ and MODIN2_0));

\UART_ACS:BUART:rx_postpoll\ <= ((Net_1361 and MODIN2_0)
	OR MODIN2_1);

\UART_ACS:BUART:rx_status_0\ <= ((not \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:hd_tx_fifo_empty\ and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_bitclk\));

\UART_ACS:BUART:rx_status_1\ <= ((\UART_ACS:BUART:control_0\ and \UART_ACS:BUART:hd_tx_fifo_empty\));

\UART_ACS:BUART:rx_status_4\ <= ((\UART_ACS:BUART:rx_load_fifo\ and \UART_ACS:BUART:rx_fifofull\));

\UART_ACS:BUART:rx_status_5\ <= ((not \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_fifonotempty\ and \UART_ACS:BUART:rx_state_stop1_reg\)
	OR (not \UART_ACS:BUART:hd_tx_fifo_notfull\ and \UART_ACS:BUART:control_0\));

Net_1610D <= ((not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_2\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\));

\UART_ACS:BUART:tx_mark\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:tx_mark\));

\UART_ACS:BUART:rx_stop_bit_error\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_0\ and not MODIN2_1 and not MODIN2_0 and \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not Net_1361 and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_0\ and not MODIN2_1 and \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_bitclk\));

\UART_ACS:BUART:rx_load_fifo\\D\ <= ((not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and not MODIN5_6 and not MODIN5_4 and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and not MODIN5_6 and not MODIN5_5 and \UART_ACS:BUART:rx_state_0\));

\UART_ACS:BUART:rx_state_3\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_2\ and not MODIN5_6 and not MODIN5_4 and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_2\ and not MODIN5_6 and not MODIN5_5 and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_bitclk\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_3\));

\UART_ACS:BUART:rx_state_2\\D\ <= ((not Net_1361 and not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_last\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_2\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:rx_state_2\)
	OR (not \UART_ACS:BUART:control_1\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and not MODIN5_6 and not MODIN5_4 and not MODIN5_3 and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and not MODIN5_6 and not MODIN5_5 and not MODIN5_4 and not MODIN5_3 and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:control_1\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and not MODIN5_6 and not MODIN5_5 and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_3\ and not MODIN5_6 and not MODIN5_4 and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_3\ and not MODIN5_6 and not MODIN5_5 and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_2\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_bitclk\ and \UART_ACS:BUART:rx_state_2\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_2\));

\UART_ACS:BUART:rx_state_1\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:hd_tx_fifo_empty\ and not \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:hd_tx_fifo_empty\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_0\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_bitclk\ and \UART_ACS:BUART:rx_state_1\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:rx_state_1\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_state_1\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:hd_tx_fifo_empty\ and \UART_ACS:BUART:rx_state_1\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_1\));

\UART_ACS:BUART:rx_state_0\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_state_0\ and MODIN5_5 and MODIN5_4)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_state_0\ and MODIN5_6)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_bitclk\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_3\ and not MODIN2_1 and not MODIN2_0 and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not Net_1361 and not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_3\ and not MODIN2_1 and \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_3\ and \UART_ACS:BUART:rx_bitclk\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_2\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_state_3\));

\UART_ACS:BUART:rx_last\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and Net_1361));

\UART_ACS:BUART:rx_address_detected\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:rx_address_detected\));

\UART_ACS:BUART:txn\\D\ <= ((not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_bitclk\ and \UART_ACS:BUART:txn\ and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:hd_shift_out\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_bitclk\ and MODIN5_5 and MODIN5_3)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:hd_shift_out\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_bitclk\ and MODIN5_5 and MODIN5_4)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:hd_shift_out\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_bitclk\ and MODIN5_6)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_1\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_bitclk\ and MODIN5_3)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_1\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_bitclk\ and MODIN5_4)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_1\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_bitclk\ and MODIN5_6)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_1\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_0\ and \UART_ACS:BUART:rx_bitclk\ and MODIN5_5)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and not \UART_ACS:BUART:rx_bitclk\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_0\ and not \UART_ACS:BUART:hd_shift_out\ and not \UART_ACS:BUART:rx_state_3\ and not \UART_ACS:BUART:rx_state_2\ and \UART_ACS:BUART:control_0\ and \UART_ACS:BUART:rx_state_1\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:txn\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_bitclk\ and \UART_ACS:BUART:txn\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:reset_reg\ and not \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:txn\ and \UART_ACS:BUART:rx_state_0\)
	OR (not \UART_ACS:BUART:control_0\ and not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:txn\ and \UART_ACS:BUART:rx_state_1\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:txn\ and \UART_ACS:BUART:rx_state_1\ and \UART_ACS:BUART:rx_state_3\)
	OR (not \UART_ACS:BUART:reset_reg\ and \UART_ACS:BUART:txn\ and \UART_ACS:BUART:rx_state_2\));

\UART_READER:BUART:reset_sr\ <= ((not \UART_READER:BUART:HalfDuplexSend_last\ and \UART_READER:BUART:control_0\)
	OR (not \UART_READER:BUART:control_0\ and \UART_READER:BUART:HalfDuplexSend_last\)
	OR \UART_READER:BUART:reset_reg\);

Net_1613 <= (not \UART_READER:BUART:txn\);

\UART_READER:BUART:rx_counter_load\ <= ((not \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\));

\UART_READER:BUART:rx_bitclk_pre\ <= ((not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\));

\UART_READER:BUART:rx_bitclk_enable\ <= ((not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_count_0\)
	OR (not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:control_0\)
	OR (not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:control_0\)
	OR (not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:control_0\)
	OR (not \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_bitclk\));

\UART_READER:BUART:rx_state_stop1_reg\\D\ <= (not \UART_READER:BUART:rx_state_2\
	OR not \UART_READER:BUART:rx_state_3\
	OR \UART_READER:BUART:rx_state_0\
	OR \UART_READER:BUART:rx_state_1\);

\UART_READER:BUART:pollcount_1\\D\ <= ((not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_1\ and \UART_READER:BUART:rx_count_0\ and Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_1\ and Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_1\ and \UART_READER:BUART:rx_state_3\ and Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_1\ and Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_1\ and Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_1\ and Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:pollcount_1\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:pollcount_1\));

\UART_READER:BUART:pollcount_0\\D\ <= ((not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:rx_count_0\ and Net_1618)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and Net_1618)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:rx_state_3\ and Net_1618)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and Net_1618)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and Net_1618)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not \UART_READER:BUART:pollcount_0\ and Net_1618)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:rx_count_0\ and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_count_2\ and not \UART_READER:BUART:rx_count_1\ and not Net_1618 and \UART_READER:BUART:pollcount_0\));

\UART_READER:BUART:rx_postpoll\ <= ((Net_1618 and \UART_READER:BUART:pollcount_0\)
	OR \UART_READER:BUART:pollcount_1\);

\UART_READER:BUART:rx_status_0\ <= ((not \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:hd_tx_fifo_empty\ and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_bitclk\));

\UART_READER:BUART:rx_status_1\ <= ((\UART_READER:BUART:control_0\ and \UART_READER:BUART:hd_tx_fifo_empty\));

\UART_READER:BUART:rx_status_4\ <= ((\UART_READER:BUART:rx_load_fifo\ and \UART_READER:BUART:rx_fifofull\));

\UART_READER:BUART:rx_status_5\ <= ((not \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_fifonotempty\ and \UART_READER:BUART:rx_state_stop1_reg\)
	OR (not \UART_READER:BUART:hd_tx_fifo_notfull\ and \UART_READER:BUART:control_0\));

Net_1615D <= ((not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_2\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\));

\UART_READER:BUART:tx_mark\\D\ <= ((not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:tx_mark\));

\UART_READER:BUART:rx_stop_bit_error\\D\ <= ((not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:pollcount_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:pollcount_1\ and not Net_1618 and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_bitclk\));

\UART_READER:BUART:rx_load_fifo\\D\ <= ((not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_4\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\ and \UART_READER:BUART:rx_state_0\));

\UART_READER:BUART:rx_state_3\\D\ <= ((not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_4\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_3\));

\UART_READER:BUART:rx_state_2\\D\ <= ((not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and not Net_1618 and \UART_READER:BUART:rx_last\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_2\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:rx_state_2\)
	OR (not \UART_READER:BUART:control_1\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_4\ and not \UART_READER:BUART:rx_count_3\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\ and not \UART_READER:BUART:rx_count_4\ and not \UART_READER:BUART:rx_count_3\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:control_1\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_4\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_count_6\ and not \UART_READER:BUART:rx_count_5\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_2\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_state_2\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_2\));

\UART_READER:BUART:rx_state_1\\D\ <= ((not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:hd_tx_fifo_empty\ and not \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:hd_tx_fifo_empty\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_state_1\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:rx_state_1\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_state_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:hd_tx_fifo_empty\ and \UART_READER:BUART:rx_state_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_1\));

\UART_READER:BUART:rx_state_0\\D\ <= ((not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_count_5\ and \UART_READER:BUART:rx_count_4\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_count_6\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:pollcount_1\ and not \UART_READER:BUART:pollcount_0\ and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:pollcount_1\ and not Net_1618 and \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_3\ and \UART_READER:BUART:rx_bitclk\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_2\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_state_3\));

\UART_READER:BUART:rx_last\\D\ <= ((not \UART_READER:BUART:reset_reg\ and Net_1618));

\UART_READER:BUART:rx_address_detected\\D\ <= ((not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:rx_address_detected\));

\UART_READER:BUART:txn\\D\ <= ((not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:txn\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:hd_shift_out\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_count_5\ and \UART_READER:BUART:rx_count_3\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:hd_shift_out\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_count_5\ and \UART_READER:BUART:rx_count_4\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:hd_shift_out\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_count_6\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_1\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_count_3\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_1\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_count_4\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_1\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_count_6\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_1\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_0\ and \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:rx_count_5\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and not \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_0\ and not \UART_READER:BUART:hd_shift_out\ and not \UART_READER:BUART:rx_state_3\ and not \UART_READER:BUART:rx_state_2\ and \UART_READER:BUART:control_0\ and \UART_READER:BUART:rx_state_1\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:txn\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_bitclk\ and \UART_READER:BUART:txn\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:reset_reg\ and not \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:txn\ and \UART_READER:BUART:rx_state_0\)
	OR (not \UART_READER:BUART:control_0\ and not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:txn\ and \UART_READER:BUART:rx_state_1\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:txn\ and \UART_READER:BUART:rx_state_1\ and \UART_READER:BUART:rx_state_3\)
	OR (not \UART_READER:BUART:reset_reg\ and \UART_READER:BUART:txn\ and \UART_READER:BUART:rx_state_2\));

\OSDPReaderTimer:TimerUDB:status_tc\ <= ((\OSDPReaderTimer:TimerUDB:control_7\ and \OSDPReaderTimer:TimerUDB:per_zero\));

Net_77D <= ((not \Debtn:DEBOUNCER[0]:d_sync_1\ and \Debtn:DEBOUNCER[0]:d_sync_0\));

Net_78D <= ((not \Debtn:DEBOUNCER[0]:d_sync_0\ and \Debtn:DEBOUNCER[0]:d_sync_1\));

Net_103D <= ((not \Debtn:DEBOUNCER[0]:d_sync_1\ and \Debtn:DEBOUNCER[0]:d_sync_0\)
	OR (not \Debtn:DEBOUNCER[0]:d_sync_0\ and \Debtn:DEBOUNCER[0]:d_sync_1\));

Net_39 <= (not Net_1830);

\Pulse_50us:TimerUDB:status_tc\ <= ((\Pulse_50us:TimerUDB:control_7\ and \Pulse_50us:TimerUDB:per_zero\));

\I2C_Master:bI2C_UDB:status_5\ <= ((not \I2C_Master:bI2C_UDB:sda_in_last2_reg\ and \I2C_Master:bI2C_UDB:scl_in_reg\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:bI2C_UDB:scl_in_last2_reg\ and \I2C_Master:bI2C_UDB:sda_in_last_reg\));

\I2C_Master:bI2C_UDB:status_4\ <= (\I2C_Master:bI2C_UDB:m_state_0\
	OR \I2C_Master:bI2C_UDB:m_state_1\
	OR \I2C_Master:bI2C_UDB:m_state_2\
	OR \I2C_Master:bI2C_UDB:m_state_3\
	OR \I2C_Master:bI2C_UDB:m_state_4\);

\I2C_Master:bI2C_UDB:m_state_4\\D\ <= ((not \I2C_Master:bI2C_UDB:control_6\ and not \I2C_Master:bI2C_UDB:control_5\ and not \I2C_Master:bI2C_UDB:control_2\ and not \I2C_Master:bI2C_UDB:tx_reg_empty\ and not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:lost_arb_reg\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:lost_arb_reg\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2C_Master:bI2C_UDB:control_4\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_4\));

\I2C_Master:bI2C_UDB:m_state_3\\D\ <= ((not \I2C_Master:bI2C_UDB:control_6\ and not \I2C_Master:bI2C_UDB:control_5\ and not \I2C_Master:bI2C_UDB:tx_reg_empty\ and not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:lost_arb_reg\ and \I2C_Master:bI2C_UDB:control_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:lost_arb_reg\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_3\));

\I2C_Master:bI2C_UDB:m_state_2\\D\ <= ((not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:lost_arb2_reg\ and \I2C_Master:bI2C_UDB:control_4\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:lost_arb_reg\ and \I2C_Master:bI2C_UDB:control_5\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:lost_arb_reg\ and \I2C_Master:bI2C_UDB:control_6\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_2\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_2\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_2\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_2\));

\I2C_Master:bI2C_UDB:m_state_1\\D\ <= ((not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_1\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_1\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_1\));

\I2C_Master:bI2C_UDB:m_state_0\\D\ <= ((not \I2C_Master:bI2C_UDB:control_5\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:lost_arb2_reg\ and \I2C_Master:bI2C_UDB:control_4\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:control_7\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:lost_arb_reg\ and \I2C_Master:bI2C_UDB:control_6\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_0\));

\I2C_Master:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2C_Master:bI2C_UDB:cnt_reset\
	OR \I2C_Master:bI2C_UDB:m_reset\
	OR \I2C_Master:bI2C_UDB:clkgen_tc\);

\I2C_Master:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2C_Master:bI2C_UDB:clkgen_tc1_reg\
	OR \I2C_Master:bI2C_UDB:m_reset\);

\I2C_Master:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\)
	OR (not \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_0\));

\I2C_Master:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_2\ and \I2C_Master:bI2C_UDB:m_state_2\)
	OR (not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_2\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_2\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_2\ and \I2C_Master:bI2C_UDB:m_state_4\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_2\ and \I2C_Master:bI2C_UDB:m_state_1\));

\I2C_Master:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:Net_1109_1\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:status_1\)
	OR (not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_1\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_1\ and \I2C_Master:bI2C_UDB:m_state_1\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_1\ and \I2C_Master:bI2C_UDB:m_state_2\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_1\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_1\));

\I2C_Master:bI2C_UDB:contention1_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:sda_in_reg\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:sda_in_reg\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:bI2C_UDB:sda_in_reg\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:sda_in_reg\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:bI2C_UDB:sda_in_reg\ and not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:sda_in_reg\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:bI2C_UDB:sda_in_reg\ and not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:sda_x_wire\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:sda_x_wire\ and not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:sda_in_reg\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_3\));

\I2C_Master:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:lost_arb_reg\));

\I2C_Master:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:sda_in_last_reg\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:scl_in_reg\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:bI2C_UDB:scl_in_last2_reg\ and \I2C_Master:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2C_Master:bI2C_UDB:scl_in_last2_reg\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_Master:bI2C_UDB:scl_in_last_reg\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_Master:bI2C_UDB:scl_in_reg\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:sda_in_last2_reg\ and \I2C_Master:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_Master:bI2C_UDB:sda_in_last_reg\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:bus_busy_reg\));

\I2C_Master:bI2C_UDB:m_address_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_3\ and \I2C_Master:bI2C_UDB:m_state_2\)
	OR (not \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_3\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_3\ and \I2C_Master:bI2C_UDB:m_state_4\)
	OR (not \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_3\ and \I2C_Master:bI2C_UDB:m_state_0\)
	OR (not \I2C_Master:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_Master:bI2C_UDB:m_reset\ and \I2C_Master:bI2C_UDB:status_3\ and \I2C_Master:bI2C_UDB:m_state_1\));

\I2C_Master:bI2C_UDB:cnt_reset\ <= ((not \I2C_Master:bI2C_UDB:scl_in_reg\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:Net_643_3\)
	OR (not \I2C_Master:bI2C_UDB:scl_in_reg\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:Net_643_3\)
	OR (not \I2C_Master:bI2C_UDB:scl_in_reg\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:Net_643_3\)
	OR (not \I2C_Master:bI2C_UDB:scl_in_reg\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:Net_643_3\));

\I2C_Master:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2C_Master:bI2C_UDB:cnt_reset\
	OR \I2C_Master:bI2C_UDB:clkgen_tc\);

\I2C_Master:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:clk_eq_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:clk_eq_reg\));

\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not \I2C_Master:Net_1109_0\ and not \I2C_Master:Net_643_3\)
	OR (\I2C_Master:Net_1109_0\ and \I2C_Master:Net_643_3\));

\I2C_Master:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:cnt_reset\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:clkgen_tc1_reg\ and not \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_0\ and not \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:bI2C_UDB:cnt_reset\ and \I2C_Master:bI2C_UDB:clkgen_cl1\ and \I2C_Master:bI2C_UDB:m_state_3\)
	OR (not \I2C_Master:bI2C_UDB:cnt_reset\ and \I2C_Master:bI2C_UDB:clkgen_cl1\ and \I2C_Master:bI2C_UDB:m_state_4\)
	OR (not \I2C_Master:bI2C_UDB:m_state_1\ and not \I2C_Master:bI2C_UDB:cnt_reset\ and \I2C_Master:bI2C_UDB:clkgen_cl1\)
	OR (not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:cnt_reset\ and \I2C_Master:bI2C_UDB:clkgen_cl1\)
	OR \I2C_Master:bI2C_UDB:m_reset\);

\I2C_Master:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:shift_data_out\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_2\ and not \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_Master:bI2C_UDB:clkgen_tc2_reg\ and \I2C_Master:sda_x_wire\)
	OR (\I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:lost_arb_reg\ and \I2C_Master:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_Master:bI2C_UDB:control_4\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and not \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2C_Master:bI2C_UDB:m_reset\);

\I2C_Master:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_0\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_1\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_2\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_Master:bI2C_UDB:tx_reg_empty\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:clkgen_tc1_reg\));

\I2C_Master:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:cnt_reset\)
	OR (not \I2C_Master:bI2C_UDB:m_state_3\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_4\)
	OR (not \I2C_Master:bI2C_UDB:m_state_4\ and \I2C_Master:bI2C_UDB:clkgen_tc\ and \I2C_Master:bI2C_UDB:m_state_3\));

\I2C_Master:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2C_Master:bI2C_UDB:sda_in_last_reg\ and \I2C_Master:bI2C_UDB:scl_in_reg\ and \I2C_Master:bI2C_UDB:scl_in_last_reg\ and \I2C_Master:bI2C_UDB:scl_in_last2_reg\ and \I2C_Master:bI2C_UDB:sda_in_last2_reg\)
	OR not \I2C_Master:bI2C_UDB:control_0\);

\I2C_Master:bI2C_UDB:master_rst_reg\\D\ <= (not \I2C_Master:bI2C_UDB:control_1\);

Net_2223 <= (not WD1_in
	OR not WD0_in);

RELAY_B:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"45ec0c49-6837-48df-b676-304d4cd83939",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RELAY_B_net_0),
		analog=>(open),
		io=>(tmpIO_0__RELAY_B_net_0),
		siovref=>(tmpSIOVREF__RELAY_B_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RELAY_B_net_0);
LED_GRN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e2355a34-d957-4cfa-825e-82b7b1a95262",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_GRN_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_GRN_net_0),
		siovref=>(tmpSIOVREF__LED_GRN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_GRN_net_0);
SOUND_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"72689643-b31e-4f9b-b5d8-f025d8a66bce",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SOUND_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__SOUND_OUT_net_0),
		siovref=>(tmpSIOVREF__SOUND_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SOUND_OUT_net_0);
\UART_TIMER:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK24M,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\UART_TIMER:TimerUDB:ClockOutFromEnBlock\);
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>CLK24M,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\UART_TIMER:TimerUDB:Clk_Ctl_i\);
\UART_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\UART_TIMER:TimerUDB:Clk_Ctl_i\,
		control=>(\UART_TIMER:TimerUDB:control_7\, \UART_TIMER:TimerUDB:control_6\, \UART_TIMER:TimerUDB:control_5\, \UART_TIMER:TimerUDB:control_4\,
			\UART_TIMER:TimerUDB:control_3\, \UART_TIMER:TimerUDB:control_2\, \UART_TIMER:TimerUDB:control_1\, \UART_TIMER:TimerUDB:control_0\));
\UART_TIMER:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\UART_TIMER:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \UART_TIMER:TimerUDB:status_3\,
			\UART_TIMER:TimerUDB:status_2\, zero, \UART_TIMER:TimerUDB:status_tc\),
		interrupt=>Net_1292);
\UART_TIMER:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\UART_TIMER:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \UART_TIMER:TimerUDB:control_7\, \UART_TIMER:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\UART_TIMER:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\UART_TIMER:TimerUDB:status_3\,
		f0_blk_stat=>\UART_TIMER:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
PS_D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"54aa4a27-46d6-4453-996b-f421eededf03",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>Net_2189,
		fb=>(tmpFB_0__PS_D0_net_0),
		analog=>(open),
		io=>(tmpIO_0__PS_D0_net_0),
		siovref=>(tmpSIOVREF__PS_D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PS_D0_net_0);
PS_D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f0e6a3fe-3611-4486-9810-841ad7a5dd49",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__PS_D1_net_0),
		analog=>(open),
		io=>(tmpIO_0__PS_D1_net_0),
		siovref=>(tmpSIOVREF__PS_D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__PS_D1_net_0);
Pin_WD0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44906eef-7414-4079-8114-eb0c25d01ec7",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>WD0_in,
		analog=>(open),
		io=>(tmpIO_0__Pin_WD0_net_0),
		siovref=>(tmpSIOVREF__Pin_WD0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_WD0_net_0);
Pin_WD1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a958cde6-c344-4e4c-ac19-69125223fd6a",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>WD1_in,
		analog=>(open),
		io=>(tmpIO_0__Pin_WD1_net_0),
		siovref=>(tmpSIOVREF__Pin_WD1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_WD1_net_0);
\UART_1:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>OSDP_RDR,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\UART_1:BUART:clock_op\);
\UART_1:BUART:sCR_SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\UART_1:BUART:clock_op\,
		control=>(\UART_1:BUART:control_7\, \UART_1:BUART:control_6\, \UART_1:BUART:control_5\, \UART_1:BUART:control_4\,
			\UART_1:BUART:control_3\, \UART_1:BUART:control_2\, \UART_1:BUART:control_1\, \UART_1:BUART:control_0\));
\UART_1:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:tx_state_1\, \UART_1:BUART:tx_state_0\, \UART_1:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:tx_shift_out\,
		f0_bus_stat=>\UART_1:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART_1:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART_1:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART_1:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART_1:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART_1:BUART:sc_out_7\, \UART_1:BUART:sc_out_6\, \UART_1:BUART:sc_out_5\, \UART_1:BUART:sc_out_4\,
			\UART_1:BUART:sc_out_3\, \UART_1:BUART:sc_out_2\, \UART_1:BUART:sc_out_1\, \UART_1:BUART:sc_out_0\));
\UART_1:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, zero, zero, \UART_1:BUART:tx_fifo_notfull\,
			\UART_1:BUART:tx_status_2\, \UART_1:BUART:tx_fifo_empty\, \UART_1:BUART:tx_status_0\),
		interrupt=>\UART_1:BUART:tx_interrupt_out\);
\UART_1:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clk=>\UART_1:BUART:clock_op\,
		cs_addr=>(\UART_1:BUART:rx_state_1\, \UART_1:BUART:rx_state_0\, \UART_1:BUART:rx_bitclk_enable\),
		route_si=>Net_1841,
		route_ci=>zero,
		f0_load=>\UART_1:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_1:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_1:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_1:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_1:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_1:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_1:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_1:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_1:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110001",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_1:BUART:clock_op\,
		reset=>\UART_1:BUART:reset_reg\,
		load=>\UART_1:BUART:rx_counter_load\,
		enable=>tmpOE__RELAY_B_net_0,
		count=>(MODIN1_6, MODIN1_5, MODIN1_4, MODIN1_3,
			\UART_1:BUART:rx_count_2\, \UART_1:BUART:rx_count_1\, \UART_1:BUART:rx_count_0\),
		tc=>\UART_1:BUART:rx_count7_tc\);
\UART_1:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_1:BUART:reset_reg\,
		clock=>\UART_1:BUART:clock_op\,
		status=>(zero, \UART_1:BUART:rx_status_5\, \UART_1:BUART:rx_status_4\, \UART_1:BUART:rx_status_3\,
			\UART_1:BUART:rx_status_2\, zero, zero),
		interrupt=>\UART_1:BUART:rx_interrupt_out\);
TAMPER_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"41037885-ec53-4de9-a85e-653dec4933c2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__TAMPER_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__TAMPER_OUT_net_0),
		siovref=>(tmpSIOVREF__TAMPER_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TAMPER_OUT_net_0);
LEDG_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1683a0f0-af64-47cd-914a-866e627526f8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LEDG_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__LEDG_OUT_net_0),
		siovref=>(tmpSIOVREF__LEDG_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LEDG_OUT_net_0);
SOUND_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4af1537e-fbfe-49de-966a-b3bdf937a5d1",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SOUND_IN_net_0),
		analog=>(open),
		io=>(tmpIO_0__SOUND_IN_net_0),
		siovref=>(tmpSIOVREF__SOUND_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SOUND_IN_net_0);
LEDG_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"21fae2eb-020e-43c1-8127-bb6927365d42",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LEDG_IN_net_0),
		analog=>(open),
		io=>(tmpIO_0__LEDG_IN_net_0),
		siovref=>(tmpSIOVREF__LEDG_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LEDG_IN_net_0);
TAMPER_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"90deab3f-825d-4856-af37-2ed71ddbdd50",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__TAMPER_IN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TAMPER_IN_net_0),
		siovref=>(tmpSIOVREF__TAMPER_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TAMPER_IN_net_0);
SW_Rst:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7a7451db-5965-4aeb-b9f0-2c39241cd856",
		drive_mode=>"111",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>Net_1830,
		analog=>(open),
		io=>(tmpIO_0__SW_Rst_net_0),
		siovref=>(tmpSIOVREF__SW_Rst_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SW_Rst_net_0);
LED_RED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3dba336a-f6a5-43fb-aed3-de1e0b7bf362",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_RED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_RED_net_0),
		siovref=>(tmpSIOVREF__LED_RED_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_RED_net_0);
LEDR_IN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7a9a047e-dd7d-4cf8-821a-2701c583fb49",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LEDR_IN_net_0),
		analog=>(open),
		io=>(tmpIO_0__LEDR_IN_net_0),
		siovref=>(tmpSIOVREF__LEDR_IN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LEDR_IN_net_0);
LEDR_OUT:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"396f8a6e-1368-4dfa-b577-64dbdd78eb87",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LEDR_OUT_net_0),
		analog=>(open),
		io=>(tmpIO_0__LEDR_OUT_net_0),
		siovref=>(tmpSIOVREF__LEDR_OUT_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LEDR_OUT_net_0);
REED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d3d0b0f1-8e9a-49fa-9dd4-6957a7d5aefd",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__REED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__REED_1_net_0),
		siovref=>(tmpSIOVREF__REED_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__REED_1_net_0);
REED_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f646b6f9-cd69-4968-8bc2-ed785e5735e2",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__REED_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__REED_2_net_0),
		siovref=>(tmpSIOVREF__REED_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__REED_2_net_0);
RELAY_A:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"52f31aa9-2f0a-497d-9a1f-1424095e13e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RELAY_A_net_0),
		analog=>(open),
		io=>(tmpIO_0__RELAY_A_net_0),
		siovref=>(tmpSIOVREF__RELAY_A_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RELAY_A_net_0);
Pin_VRef:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"281949f8-d9a3-4438-89b8-e721c4a44ad4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>tmpOE__RELAY_B_net_0,
		fb=>(tmpFB_0__Pin_VRef_net_0),
		analog=>(open),
		io=>(tmpIO_0__Pin_VRef_net_0),
		siovref=>(tmpSIOVREF__Pin_VRef_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Pin_VRef_net_0);
LED_YEL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"888a191f-5997-495b-975d-6c7271d21c63",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__LED_YEL_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_YEL_net_0),
		siovref=>(tmpSIOVREF__LED_YEL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_YEL_net_0);
\OptSelect:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\OptSelect:control_7\, \OptSelect:control_6\, \OptSelect:control_5\, \OptSelect:control_4\,
			\OptSelect:control_3\, \OptSelect:control_2\, Net_1087, Net_878));
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c0fb34bd-1044-4931-9788-16b01ce89812",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
Mode_Sel_ACS:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Mode_Sel_ACS_net_0),
		analog=>(open),
		io=>(tmpIO_0__Mode_Sel_ACS_net_0),
		siovref=>(tmpSIOVREF__Mode_Sel_ACS_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Mode_Sel_ACS_net_0);
\Tamper_Timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_10,
		kill=>zero,
		enable=>tmpOE__RELAY_B_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Tamper_Timer:Net_51\,
		compare=>\Tamper_Timer:Net_261\,
		interrupt=>Net_1559);
Tamper_Timer_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1559);
UART_TIMER_ISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1292);
Clock_5:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7457b7f9-3197-47a0-b4ee-bbf35811347c",
		source_clock_id=>"",
		divisor=>0,
		period=>"13020833333.3333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2170,
		dig_domain_out=>open);
ACS_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>Net_1356,
		fb=>(tmpFB_0__ACS_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__ACS_Tx_net_0),
		siovref=>(tmpSIOVREF__ACS_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ACS_Tx_net_0);
ACS_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>Net_1361,
		analog=>(open),
		io=>(tmpIO_0__ACS_Rx_net_0),
		siovref=>(tmpSIOVREF__ACS_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ACS_Rx_net_0);
timer_clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"3a40de71-1f5c-442a-bb4a-43edccc94181",
		source_clock_id=>"",
		divisor=>0,
		period=>"2000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_1573,
		dig_domain_out=>open);
\Timeout_Timer:TimerHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_1573,
		kill=>zero,
		enable=>tmpOE__RELAY_B_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\Timeout_Timer:Net_51\,
		compare=>\Timeout_Timer:Net_261\,
		interrupt=>Net_1852);
Timeout_Timer_Isr:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1852);
\D0_debounce:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\D0_debounce:op_clk\);
\FilterReg:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>CLK24M,
		status=>(zero, zero, zero, zero,
			zero, zero, Net_1513, Net_1512));
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ef46d20f-8713-4185-826f-ff24882be1ef",
		source_clock_id=>"",
		divisor=>0,
		period=>"41666666.6666667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>CLK24M,
		dig_domain_out=>open);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"eb0a74fe-53ac-4700-ad70-f1c0d62c2d34",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"26041666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>OSDP_RDR,
		dig_domain_out=>open);
isr_F2F_edge:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1532);
\UART_ACS:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1631);
\UART_ACS:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2170,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\UART_ACS:BUART:clock_op\);
\UART_ACS:BUART:sCR_SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\UART_ACS:BUART:clock_op\,
		control=>(\UART_ACS:BUART:control_7\, \UART_ACS:BUART:control_6\, \UART_ACS:BUART:control_5\, \UART_ACS:BUART:control_4\,
			\UART_ACS:BUART:control_3\, \UART_ACS:BUART:control_2\, \UART_ACS:BUART:control_1\, \UART_ACS:BUART:control_0\));
\UART_ACS:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_ACS:BUART:reset_reg\,
		clk=>\UART_ACS:BUART:clock_op\,
		cs_addr=>(\UART_ACS:BUART:rx_state_1\, \UART_ACS:BUART:rx_state_0\, \UART_ACS:BUART:rx_bitclk_enable\),
		route_si=>\UART_ACS:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_ACS:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_ACS:BUART:rx_addressmatch\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_ACS:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_ACS:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_ACS:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_ACS:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_ACS:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_ACS:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_ACS:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_ACS:BUART:clock_op\,
		reset=>\UART_ACS:BUART:reset_reg\,
		load=>\UART_ACS:BUART:rx_counter_load\,
		enable=>tmpOE__RELAY_B_net_0,
		count=>(MODIN5_6, MODIN5_5, MODIN5_4, MODIN5_3,
			\UART_ACS:BUART:rx_count_2\, \UART_ACS:BUART:rx_count_1\, \UART_ACS:BUART:rx_count_0\),
		tc=>\UART_ACS:BUART:rx_count7_tc\);
\UART_ACS:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_ACS:BUART:reset_sr\,
		clock=>\UART_ACS:BUART:clock_op\,
		status=>(zero, \UART_ACS:BUART:rx_status_5\, \UART_ACS:BUART:rx_status_4\, \UART_ACS:BUART:rx_status_3\,
			\UART_ACS:BUART:rx_status_2\, \UART_ACS:BUART:rx_status_1\, \UART_ACS:BUART:rx_status_0\),
		interrupt=>Net_1631);
TX_EN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"721a6e7a-af82-40e3-8652-73a633995ca4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>Net_1610,
		fb=>(tmpFB_0__TX_EN_net_0),
		analog=>(open),
		io=>(tmpIO_0__TX_EN_net_0),
		siovref=>(tmpSIOVREF__TX_EN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__TX_EN_net_0);
CR_DE:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34965521-f240-425d-a7fe-78cf0f851ff4",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__CR_DE_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR_DE_net_0),
		siovref=>(tmpSIOVREF__CR_DE_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR_DE_net_0);
\UART_READER:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1616,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\UART_READER:BUART:clock_op\);
\UART_READER:BUART:sCR_SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\UART_READER:BUART:clock_op\,
		control=>(\UART_READER:BUART:control_7\, \UART_READER:BUART:control_6\, \UART_READER:BUART:control_5\, \UART_READER:BUART:control_4\,
			\UART_READER:BUART:control_3\, \UART_READER:BUART:control_2\, \UART_READER:BUART:control_1\, \UART_READER:BUART:control_0\));
\UART_READER:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART_READER:BUART:reset_reg\,
		clk=>\UART_READER:BUART:clock_op\,
		cs_addr=>(\UART_READER:BUART:rx_state_1\, \UART_READER:BUART:rx_state_0\, \UART_READER:BUART:rx_bitclk_enable\),
		route_si=>\UART_READER:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART_READER:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART_READER:BUART:rx_addressmatch\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART_READER:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART_READER:BUART:hd_shift_out\,
		f0_bus_stat=>\UART_READER:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART_READER:BUART:rx_fifofull\,
		f1_bus_stat=>\UART_READER:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART_READER:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART_READER:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART_READER:BUART:clock_op\,
		reset=>\UART_READER:BUART:reset_reg\,
		load=>\UART_READER:BUART:rx_counter_load\,
		enable=>tmpOE__RELAY_B_net_0,
		count=>(\UART_READER:BUART:rx_count_6\, \UART_READER:BUART:rx_count_5\, \UART_READER:BUART:rx_count_4\, \UART_READER:BUART:rx_count_3\,
			\UART_READER:BUART:rx_count_2\, \UART_READER:BUART:rx_count_1\, \UART_READER:BUART:rx_count_0\),
		tc=>\UART_READER:BUART:rx_count7_tc\);
\UART_READER:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART_READER:BUART:reset_sr\,
		clock=>\UART_READER:BUART:clock_op\,
		status=>(zero, \UART_READER:BUART:rx_status_5\, \UART_READER:BUART:rx_status_4\, \UART_READER:BUART:rx_status_3\,
			\UART_READER:BUART:rx_status_2\, \UART_READER:BUART:rx_status_1\, \UART_READER:BUART:rx_status_0\),
		interrupt=>Net_1974);
CR_Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8e710393-0d39-458b-99ce-61ae7e0a6f51",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>Net_1618,
		analog=>(open),
		io=>(tmpIO_0__CR_Rx_net_0),
		siovref=>(tmpSIOVREF__CR_Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR_Rx_net_0);
CR_Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b06a25c1-2164-438e-bef7-02bb689c5eda",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>Net_1613,
		fb=>(tmpFB_0__CR_Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__CR_Tx_net_0),
		siovref=>(tmpSIOVREF__CR_Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CR_Tx_net_0);
Clock_6:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"f4db73e5-842c-448d-a744-3632b35be21a",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_1616,
		dig_domain_out=>open);
Mode_Sel_CR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77c49492-a0f7-4849-8f2c-2c8b6a4f67bd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Mode_Sel_CR_net_0),
		analog=>(open),
		io=>(tmpIO_0__Mode_Sel_CR_net_0),
		siovref=>(tmpSIOVREF__Mode_Sel_CR_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Mode_Sel_CR_net_0);
\OSDPReaderTimer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>OSDP_RDR,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\OSDPReaderTimer:TimerUDB:ClockOutFromEnBlock\);
\OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>OSDP_RDR,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\OSDPReaderTimer:TimerUDB:Clk_Ctl_i\);
\OSDPReaderTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\OSDPReaderTimer:TimerUDB:Clk_Ctl_i\,
		control=>(\OSDPReaderTimer:TimerUDB:control_7\, \OSDPReaderTimer:TimerUDB:control_6\, \OSDPReaderTimer:TimerUDB:control_5\, \OSDPReaderTimer:TimerUDB:control_4\,
			\OSDPReaderTimer:TimerUDB:control_3\, \OSDPReaderTimer:TimerUDB:control_2\, \OSDPReaderTimer:TimerUDB:control_1\, \OSDPReaderTimer:TimerUDB:control_0\));
\OSDPReaderTimer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\OSDPReaderTimer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \OSDPReaderTimer:TimerUDB:status_3\,
			\OSDPReaderTimer:TimerUDB:status_2\, zero, \OSDPReaderTimer:TimerUDB:status_tc\),
		interrupt=>Net_1728);
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSDPReaderTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \OSDPReaderTimer:TimerUDB:control_7\, \OSDPReaderTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSDPReaderTimer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSDPReaderTimer:TimerUDB:nc3\,
		f0_blk_stat=>\OSDPReaderTimer:TimerUDB:nc4\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:sh_right\,
		sol=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:sh_left\,
		msbi=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cap_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cap_0\),
		cfbi=>zero,
		cfbo=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\OSDPReaderTimer:TimerUDB:sT16:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\OSDPReaderTimer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \OSDPReaderTimer:TimerUDB:control_7\, \OSDPReaderTimer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\OSDPReaderTimer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\OSDPReaderTimer:TimerUDB:status_3\,
		f0_blk_stat=>\OSDPReaderTimer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:carry\,
		co=>open,
		sir=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:sh_left\,
		sor=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:msb\,
		cei=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_eq_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_lt_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_lt_0\),
		clo=>open,
		zi=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_zero_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_zero_0\),
		zo=>open,
		fi=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_ff_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cmp_ff_0\),
		fo=>open,
		capi=>(\OSDPReaderTimer:TimerUDB:sT16:timerdp:cap_1\, \OSDPReaderTimer:TimerUDB:sT16:timerdp:cap_0\),
		capo=>open,
		cfbi=>\OSDPReaderTimer:TimerUDB:sT16:timerdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_keepalive:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1728);
EZI2CPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"34cfed22-c960-4363-8ecf-2f6fc0d15200",
		drive_mode=>"100100",
		ibuf_enabled=>"11",
		init_dr_st=>"11",
		input_sync=>"11",
		input_clk_en=>'0',
		input_sync_mode=>"00",
		intr_mode=>"0000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00",
		output_sync=>"00",
		output_clk_en=>'0',
		output_mode=>"00",
		output_reset=>'0',
		output_clock_mode=>"00",
		oe_sync=>"00",
		oe_conn=>"00",
		oe_reset=>'0',
		pin_aliases=>"scl,sda",
		pin_mode=>"BB",
		por_state=>4,
		sio_group_cnt=>1,
		sio_hifreq=>"1",
		sio_hyst=>"11",
		sio_ibuf=>"0",
		sio_info=>"1011",
		sio_obuf=>"0",
		sio_refsel=>"0",
		sio_vtrip=>"1",
		sio_vohsel=>"000",
		slew_rate=>"00",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000",
		width=>2,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"00",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"11",
		ovt_slew_control=>"0000",
		ovt_hyst_trim=>"00",
		input_buffer_sel=>"0000")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0, tmpOE__RELAY_B_net_0),
		y=>(zero, zero),
		fb=>(tmpFB_1__EZI2CPin_net_1, tmpFB_1__EZI2CPin_net_0),
		analog=>(open, open),
		io=>(Net_7, Net_6),
		siovref=>(tmpSIOVREF__EZI2CPin_net_0),
		annotation=>(open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__EZI2CPin_net_0);
\EZI2Cs:I2C_Prim\:cy_psoc3_i2c_v1_0
	GENERIC MAP(cy_registers=>"",
		use_wakeup=>'0')
	PORT MAP(clock=>zero,
		scl_in=>\EZI2Cs:Net_175\,
		sda_in=>\EZI2Cs:Net_181\,
		scl_out=>\EZI2Cs:Net_174\,
		sda_out=>\EZI2Cs:Net_173\,
		interrupt=>\EZI2Cs:Net_172\);
\EZI2Cs:cy_bufoe_1\:cy_bufoe
	PORT MAP(x=>\EZI2Cs:Net_173\,
		oe=>tmpOE__RELAY_B_net_0,
		y=>Net_7,
		yfb=>\EZI2Cs:Net_181\);
\EZI2Cs:cy_bufoe_2\:cy_bufoe
	PORT MAP(x=>\EZI2Cs:Net_174\,
		oe=>tmpOE__RELAY_B_net_0,
		y=>Net_6,
		yfb=>\EZI2Cs:Net_175\);
\EZI2Cs:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\EZI2Cs:Net_172\);
\Debtn:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_45,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\Debtn:op_clk\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"bb183aaf-1646-425b-a646-8e43045fcb62",
		source_clock_id=>"",
		divisor=>0,
		period=>"10000000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_45,
		dig_domain_out=>open);
\FltrReg:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>CLK24M,
		status=>(zero, zero, zero, zero,
			zero, zero, Net_78, Net_77));
isr_SW_Rst:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_103);
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_112, Net_2218));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_112);
isr_READER_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1974);
isr_50us:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2044);
\Pulse_50us:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1573,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\Pulse_50us:TimerUDB:ClockOutFromEnBlock\);
\Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_1573,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\Pulse_50us:TimerUDB:Clk_Ctl_i\);
\Pulse_50us:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Pulse_50us:TimerUDB:Clk_Ctl_i\,
		control=>(\Pulse_50us:TimerUDB:control_7\, \Pulse_50us:TimerUDB:control_6\, \Pulse_50us:TimerUDB:control_5\, \Pulse_50us:TimerUDB:control_4\,
			\Pulse_50us:TimerUDB:control_3\, \Pulse_50us:TimerUDB:control_2\, \Pulse_50us:TimerUDB:control_1\, \Pulse_50us:TimerUDB:control_0\));
\Pulse_50us:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Pulse_50us:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Pulse_50us:TimerUDB:status_3\,
			\Pulse_50us:TimerUDB:status_2\, zero, \Pulse_50us:TimerUDB:status_tc\),
		interrupt=>Net_2044);
\Pulse_50us:TimerUDB:sT8:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Pulse_50us:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Pulse_50us:TimerUDB:control_7\, \Pulse_50us:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Pulse_50us:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Pulse_50us:TimerUDB:status_3\,
		f0_blk_stat=>\Pulse_50us:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
SF2F:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"fdd36e91-5c57-4d26-b227-f86ebbac32d2",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SF2F_net_0),
		analog=>(open),
		io=>(tmpIO_0__SF2F_net_0),
		siovref=>(tmpSIOVREF__SF2F_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SF2F_net_0);
POE_RST:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"7eab62ce-002a-4156-9337-92d8f2afc22a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__POE_RST_net_0),
		analog=>(open),
		io=>(tmpIO_0__POE_RST_net_0),
		siovref=>(tmpSIOVREF__POE_RST_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POE_RST_net_0);
POE_OIM_SDn:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d11d7fb8-9ddc-4bba-a70d-f1fac518bf7d",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__POE_OIM_SDn_net_0),
		analog=>(open),
		io=>(tmpIO_0__POE_OIM_SDn_net_0),
		siovref=>(tmpSIOVREF__POE_OIM_SDn_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__POE_OIM_SDn_net_0);
ST_LED_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0d27b68f-4834-432a-b261-f3fbcbf093a6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ST_LED_0_net_0),
		analog=>(open),
		io=>(tmpIO_0__ST_LED_0_net_0),
		siovref=>(tmpSIOVREF__ST_LED_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ST_LED_0_net_0);
\USBUART:dp_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1010\);
\USBUART:Dm\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dm_net_0\),
		analog=>\USBUART:Net_597\,
		io=>(\USBUART:tmpIO_0__Dm_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dm_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:tmpINTERRUPT_0__Dm_net_0\);
\USBUART:Dp\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(\USBUART:tmpFB_0__Dp_net_0\),
		analog=>\USBUART:Net_1000\,
		io=>(\USBUART:tmpIO_0__Dp_net_0\),
		siovref=>(\USBUART:tmpSIOVREF__Dp_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>\USBUART:Net_1010\);
\USBUART:USB\:cy_psoc3_usb_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(dp=>\USBUART:Net_1000\,
		dm=>\USBUART:Net_597\,
		sof_int=>Net_2187,
		arb_int=>\USBUART:Net_1889\,
		usb_int=>\USBUART:Net_1876\,
		ept_int=>(\USBUART:ep_int_8\, \USBUART:ep_int_7\, \USBUART:ep_int_6\, \USBUART:ep_int_5\,
			\USBUART:ep_int_4\, \USBUART:ep_int_3\, \USBUART:ep_int_2\, \USBUART:ep_int_1\,
			\USBUART:ep_int_0\),
		ord_int=>\USBUART:Net_95\,
		dma_req=>(\USBUART:dma_request_7\, \USBUART:dma_request_6\, \USBUART:dma_request_5\, \USBUART:dma_request_4\,
			\USBUART:dma_request_3\, \USBUART:dma_request_2\, \USBUART:dma_request_1\, \USBUART:dma_request_0\),
		dma_termin=>\USBUART:dma_terminate\);
\USBUART:ep_3\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_3\);
\USBUART:ep_2\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_2\);
\USBUART:ep_1\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_1\);
\USBUART:ep_0\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:ep_int_0\);
\USBUART:bus_reset\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1876\);
\USBUART:arb_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>\USBUART:Net_1889\);
\USBUART:sof_int\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2187);
isr_Sleep:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2);
\SleepTimer:gsRef_1\:cy_gsref_v1_0
	GENERIC MAP(guid=>"0335EFD7-9943-4db5-B556-454A5AD8A118")
	PORT MAP(sig_out=>Net_2);
SDA_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_RTC_net_0),
		analog=>(open),
		io=>Net_2190,
		siovref=>(tmpSIOVREF__SDA_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_RTC_net_0);
SCL_RTC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_RTC_net_0),
		analog=>(open),
		io=>Net_2191,
		siovref=>(tmpSIOVREF__SCL_RTC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_RTC_net_0);
\I2C_Master:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_Master:Net_697\);
\I2C_Master:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"72463f96-822d-40d2-aad2-bc2cd379f7ff/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"156250000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_Master:Net_970\,
		dig_domain_out=>open);
\I2C_Master:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\I2C_Master:Net_970\,
		enable=>tmpOE__RELAY_B_net_0,
		clock_out=>\I2C_Master:bI2C_UDB:op_clk\);
\I2C_Master:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2C_Master:bI2C_UDB:op_clk\,
		control=>(\I2C_Master:bI2C_UDB:control_7\, \I2C_Master:bI2C_UDB:control_6\, \I2C_Master:bI2C_UDB:control_5\, \I2C_Master:bI2C_UDB:control_4\,
			\I2C_Master:bI2C_UDB:control_3\, \I2C_Master:bI2C_UDB:control_2\, \I2C_Master:bI2C_UDB:control_1\, \I2C_Master:bI2C_UDB:control_0\));
\I2C_Master:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2C_Master:bI2C_UDB:op_clk\,
		status=>(zero, \I2C_Master:bI2C_UDB:status_5\, \I2C_Master:bI2C_UDB:status_4\, \I2C_Master:bI2C_UDB:status_3\,
			\I2C_Master:bI2C_UDB:status_2\, \I2C_Master:bI2C_UDB:status_1\, \I2C_Master:bI2C_UDB:status_0\),
		interrupt=>\I2C_Master:Net_697\);
\I2C_Master:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_Master:bI2C_UDB:cs_addr_shifter_1\, \I2C_Master:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2C_Master:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2C_Master:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2C_Master:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2C_Master:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_Master:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_Master:bI2C_UDB:cs_addr_clkgen_1\, \I2C_Master:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2C_Master:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2C_Master:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2C_Master:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_Master:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_Master:Net_643_3\,
		oe=>tmpOE__RELAY_B_net_0,
		y=>Net_2191,
		yfb=>\I2C_Master:Net_1109_0\);
\I2C_Master:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_Master:sda_x_wire\,
		oe=>tmpOE__RELAY_B_net_0,
		y=>Net_2190,
		yfb=>\I2C_Master:Net_1109_1\);
ST_LED_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6feb91d6-b8b2-4599-811d-4fe50ed85ce0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ST_LED_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__ST_LED_1_net_0),
		siovref=>(tmpSIOVREF__ST_LED_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ST_LED_1_net_0);
ST_LED_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4c662043-81af-404a-9b15-6e03ec45ab6c",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__ST_LED_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__ST_LED_2_net_0),
		siovref=>(tmpSIOVREF__ST_LED_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__ST_LED_2_net_0);
RESET_SWBTN:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6dcd3681-2a2b-4ef2-90c2-c04908f237cc",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>(zero),
		fb=>(tmpFB_0__RESET_SWBTN_net_0),
		analog=>Net_2208,
		io=>(tmpIO_0__RESET_SWBTN_net_0),
		siovref=>(tmpSIOVREF__RESET_SWBTN_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__RESET_SWBTN_net_0);
SW1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"da11615d-8d75-472b-b9aa-b09b691ea32e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__RELAY_B_net_0),
		y=>Net_1361,
		fb=>(tmpFB_0__SW1_net_0),
		analog=>Net_2220,
		io=>(tmpIO_0__SW1_net_0),
		siovref=>(tmpSIOVREF__SW1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__RELAY_B_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__RELAY_B_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SW1_net_0);
isr_WD_SYNC:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2223);
\Status_Reg_HwPort:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000111")
	PORT MAP(reset=>zero,
		clock=>OSDP_RDR,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, zero));
\UART_TIMER:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\UART_TIMER:TimerUDB:capture_last\);
\UART_TIMER:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\UART_TIMER:TimerUDB:status_tc\,
		clk=>\UART_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\UART_TIMER:TimerUDB:tc_reg_i\);
\UART_TIMER:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\UART_TIMER:TimerUDB:control_7\,
		clk=>\UART_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\UART_TIMER:TimerUDB:hwEnable_reg\);
\UART_TIMER:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_TIMER:TimerUDB:ClockOutFromEnBlock\,
		q=>\UART_TIMER:TimerUDB:capture_out_reg_i\);
\UART_1:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:reset_reg\);
\UART_1:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_1:BUART:txn\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:txn\);
\UART_1:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_1\);
\UART_1:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_0\);
\UART_1:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_state_2\);
Net_1216:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>Net_1216);
\UART_1:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_bitclk\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_bitclk\);
\UART_1:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_ctrl_mark_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_ctrl_mark_last\);
\UART_1:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_mark\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_mark\);
\UART_1:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:tx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:tx_parity_bit\);
\UART_1:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_1\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_1\);
\UART_1:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_0\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_0\);
\UART_1:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_load_fifo\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_load_fifo\);
\UART_1:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_3\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_3\);
\UART_1:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_2\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_2\);
\UART_1:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_bitclk_pre\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_bitclk_enable\);
\UART_1:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_state_stop1_reg\);
\UART_1:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_status\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_status\);
\UART_1:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_status\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_2\);
\UART_1:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_status_3\);
\UART_1:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_addr_match_status\);
\UART_1:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_markspace_pre\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_markspace_pre\);
\UART_1:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_error_pre\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_error_pre\);
\UART_1:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_break_status\);
\UART_1:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_address_detected\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_address_detected\);
\UART_1:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_last\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_last\);
\UART_1:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_1:BUART:rx_parity_bit\\D\,
		clk=>\UART_1:BUART:clock_op\,
		q=>\UART_1:BUART:rx_parity_bit\);
\D0_debounce:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>WD0_in,
		clk=>\D0_debounce:op_clk\,
		q=>WD0_dbnc);
\D0_debounce:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>WD0_dbnc,
		clk=>\D0_debounce:op_clk\,
		q=>\D0_debounce:DEBOUNCER[0]:d_sync_1\);
Net_1512:cy_dff
	PORT MAP(d=>Net_1512D,
		clk=>\D0_debounce:op_clk\,
		q=>Net_1512);
Net_1513:cy_dff
	PORT MAP(d=>Net_1513D,
		clk=>\D0_debounce:op_clk\,
		q=>Net_1513);
Net_1532:cy_dff
	PORT MAP(d=>Net_1532D,
		clk=>\D0_debounce:op_clk\,
		q=>Net_1532);
\UART_ACS:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:reset_reg\);
\UART_ACS:BUART:HalfDuplexSend_last\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:control_0\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:HalfDuplexSend_last\);
\UART_ACS:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:txn\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:txn\);
\UART_ACS:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_state_1\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_state_1\);
\UART_ACS:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_state_0\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_state_0\);
\UART_ACS:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_load_fifo\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_load_fifo\);
\UART_ACS:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_state_3\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_state_3\);
\UART_ACS:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_state_2\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_state_2\);
\UART_ACS:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_bitclk_pre\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_bitclk\);
\UART_ACS:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_state_stop1_reg\);
\UART_ACS:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:pollcount_1\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>MODIN2_1);
\UART_ACS:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:pollcount_0\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>MODIN2_0);
\UART_ACS:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_markspace_status\);
\UART_ACS:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_status_2\);
\UART_ACS:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_status_3\);
\UART_ACS:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_addr_match_status\);
Net_1610:cy_dff
	PORT MAP(d=>Net_1610D,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>Net_1610);
\UART_ACS:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:tx_ctrl_mark_last\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:tx_ctrl_mark_last\);
\UART_ACS:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:tx_mark\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:tx_mark\);
\UART_ACS:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_markspace_pre\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_markspace_pre\);
\UART_ACS:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_parity_error_pre\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_parity_error_pre\);
\UART_ACS:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_break_status\);
\UART_ACS:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_address_detected\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_address_detected\);
\UART_ACS:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_last\\D\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_last\);
\UART_ACS:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_ACS:BUART:rx_parity_bit\,
		clk=>\UART_ACS:BUART:clock_op\,
		q=>\UART_ACS:BUART:rx_parity_bit\);
\UART_READER:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:reset_reg\);
\UART_READER:BUART:HalfDuplexSend_last\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:control_0\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:HalfDuplexSend_last\);
\UART_READER:BUART:txn\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:txn\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:txn\);
\UART_READER:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_state_1\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_state_1\);
\UART_READER:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_state_0\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_state_0\);
\UART_READER:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_load_fifo\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_load_fifo\);
\UART_READER:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_state_3\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_state_3\);
\UART_READER:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_state_2\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_state_2\);
\UART_READER:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_bitclk_pre\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_bitclk\);
\UART_READER:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_state_stop1_reg\);
\UART_READER:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:pollcount_1\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:pollcount_1\);
\UART_READER:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:pollcount_0\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:pollcount_0\);
\UART_READER:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_markspace_status\);
\UART_READER:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_status_2\);
\UART_READER:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_stop_bit_error\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_status_3\);
\UART_READER:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_addr_match_status\);
Net_1615:cy_dff
	PORT MAP(d=>Net_1615D,
		clk=>\UART_READER:BUART:clock_op\,
		q=>Net_1615);
\UART_READER:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:tx_ctrl_mark_last\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:tx_ctrl_mark_last\);
\UART_READER:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:tx_mark\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:tx_mark\);
\UART_READER:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_markspace_pre\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_markspace_pre\);
\UART_READER:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_parity_error_pre\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_parity_error_pre\);
\UART_READER:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_break_status\);
\UART_READER:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_address_detected\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_address_detected\);
\UART_READER:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_last\\D\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_last\);
\UART_READER:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART_READER:BUART:rx_parity_bit\,
		clk=>\UART_READER:BUART:clock_op\,
		q=>\UART_READER:BUART:rx_parity_bit\);
\OSDPReaderTimer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\OSDPReaderTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSDPReaderTimer:TimerUDB:capture_last\);
\OSDPReaderTimer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\OSDPReaderTimer:TimerUDB:status_tc\,
		clk=>\OSDPReaderTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSDPReaderTimer:TimerUDB:tc_reg_i\);
\OSDPReaderTimer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\OSDPReaderTimer:TimerUDB:control_7\,
		clk=>\OSDPReaderTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSDPReaderTimer:TimerUDB:hwEnable_reg\);
\OSDPReaderTimer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\OSDPReaderTimer:TimerUDB:ClockOutFromEnBlock\,
		q=>\OSDPReaderTimer:TimerUDB:capture_out_reg_i\);
\Debtn:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_39,
		clk=>\Debtn:op_clk\,
		q=>\Debtn:DEBOUNCER[0]:d_sync_0\);
\Debtn:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>\Debtn:DEBOUNCER[0]:d_sync_0\,
		clk=>\Debtn:op_clk\,
		q=>\Debtn:DEBOUNCER[0]:d_sync_1\);
Net_77:cy_dff
	PORT MAP(d=>Net_77D,
		clk=>\Debtn:op_clk\,
		q=>Net_77);
Net_78:cy_dff
	PORT MAP(d=>Net_78D,
		clk=>\Debtn:op_clk\,
		q=>Net_78);
Net_103:cy_dff
	PORT MAP(d=>Net_103D,
		clk=>\Debtn:op_clk\,
		q=>Net_103);
\Pulse_50us:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Pulse_50us:TimerUDB:ClockOutFromEnBlock\,
		q=>\Pulse_50us:TimerUDB:capture_last\);
\Pulse_50us:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Pulse_50us:TimerUDB:status_tc\,
		clk=>\Pulse_50us:TimerUDB:ClockOutFromEnBlock\,
		q=>\Pulse_50us:TimerUDB:tc_reg_i\);
\Pulse_50us:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Pulse_50us:TimerUDB:control_7\,
		clk=>\Pulse_50us:TimerUDB:ClockOutFromEnBlock\,
		q=>\Pulse_50us:TimerUDB:hwEnable_reg\);
\Pulse_50us:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Pulse_50us:TimerUDB:ClockOutFromEnBlock\,
		q=>\Pulse_50us:TimerUDB:capture_out_reg_i\);
\I2C_Master:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:Net_1109_1\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:sda_in_reg\);
\I2C_Master:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_state_4\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:m_state_4\);
\I2C_Master:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_state_3\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:m_state_3\);
\I2C_Master:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_state_2\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:m_state_2\);
\I2C_Master:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_state_1\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:m_state_1\);
\I2C_Master:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_state_0\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:m_state_0\);
\I2C_Master:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:status_3\);
\I2C_Master:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:status_2\);
\I2C_Master:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:status_1\);
\I2C_Master:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:status_0\);
\I2C_Master:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:Net_1109_0\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:scl_in_reg\);
\I2C_Master:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:scl_in_reg\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:scl_in_last_reg\);
\I2C_Master:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:scl_in_last2_reg\);
\I2C_Master:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:sda_in_reg\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:sda_in_last_reg\);
\I2C_Master:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:sda_in_last2_reg\);
\I2C_Master:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:clkgen_tc1_reg\);
\I2C_Master:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:lost_arb_reg\);
\I2C_Master:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:lost_arb2_reg\);
\I2C_Master:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:clkgen_tc2_reg\);
\I2C_Master:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:contention1_reg\);
\I2C_Master:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:bus_busy_reg\);
\I2C_Master:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:clk_eq_reg\);
\I2C_Master:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:Net_643_3\);
\I2C_Master:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:sda_x_wire\);
\I2C_Master:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:slave_rst_reg\);
\I2C_Master:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_Master:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2C_Master:bI2C_UDB:op_clk\,
		q=>\I2C_Master:bI2C_UDB:m_reset\);

END R_T_L;
