Protel Design System Design Rule Check
PCB File : C:\Users\rajan\OneDrive\Desktop\Capstone\Hardware\Chess Board PCB\Chess Board PCB.PcbDoc
Date     : 2024-11-06
Time     : 3:05:26 PM

WARNING: Design contains shelved or modified (but not repoured) polygons. The result of DRC is not correct. Recommended to restore/repour all polygons and proceed with DRC again
   Polygon named: NONET_L02_P000 In net GND On Bottom Layer
   Polygon named: NONET_L01_P001 In net GND On Top Layer

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (Not InAnyNet),(Not InAnyNet)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net +5V Between Track (27.987mm,146.811mm)(28.287mm,146.811mm) on Top Layer And Pad C38-2(31.617mm,172.085mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (190.114mm,147.184mm)(190.487mm,146.811mm) on Top Layer And Pad C47-2(219.837mm,146.93mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (157.987mm,146.811mm)(158.287mm,146.811mm) on Top Layer And Pad C48-2(186.944mm,147.184mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (92.987mm,146.811mm)(93.287mm,146.811mm) on Top Layer And Pad C50-2(122.555mm,147.184mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (57.662mm,146.807mm)(60.783mm,146.807mm) on Top Layer And Pad C51-2(90.17mm,147.692mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D66-1(28.287mm,81.279mm) on Top Layer And Pad C54-2(31.617mm,107.823mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (187.961mm,81.279mm)(190.786mm,81.279mm) on Top Layer And Pad C63-2(220.345mm,81.017mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C73-2(153.67mm,230.369mm) on Bottom Layer And Track (155.706mm,211.831mm)(158.283mm,211.831mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad C75-2(153.67mm,165.853mm) on Bottom Layer And Track (157.987mm,146.811mm)(158.287mm,146.811mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U11-9(153.67mm,104.249mm) on Multi-Layer And Pad C76-2(153.67mm,133.341mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D44-1(223.287mm,146.811mm) on Top Layer And Track (226.617mm,172.339mm)(226.617mm,172.499mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D44-1(223.287mm,146.811mm) on Top Layer And Track (251.841mm,146.794mm)(251.849mm,146.803mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D57-1(228.187mm,110.999mm) on Top Layer And Pad D58-1(260.687mm,110.999mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad D66-1(28.287mm,81.279mm) on Top Layer And Track (57.84mm,81.334mm)(60.732mm,81.334mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U10-16(135.89mm,71.882mm) on Multi-Layer And Pad U10-9(153.67mm,71.882mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (123.067mm,81.275mm)(125.783mm,81.275mm) on Top Layer And Pad U10-16(135.89mm,71.882mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U10-9(153.67mm,71.882mm) on Multi-Layer And Track (155.634mm,81.339mm)(158.227mm,81.339mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U11-16(135.89mm,104.249mm) on Multi-Layer And Pad U11-9(153.67mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (129.023mm,108.458mm)(129.023mm,108.618mm) on Top Layer And Pad U11-16(135.89mm,104.249mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U11-9(153.67mm,104.249mm) on Multi-Layer And Track (161.617mm,108.077mm)(161.617mm,108.237mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U4-16(135.89mm,266.083mm) on Multi-Layer And Track (153.543mm,262.881mm)(153.543mm,265.956mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Via (152.654mm,277.368mm) from Top Layer to Bottom Layer And Pad U4-9(153.67mm,266.083mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U6-16(135.89mm,201.349mm) on Multi-Layer And Pad U6-9(153.67mm,201.349mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (123.321mm,211.831mm)(125.783mm,211.831mm) on Top Layer And Pad U6-16(135.89mm,201.349mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U6-9(153.67mm,201.349mm) on Multi-Layer And Track (155.706mm,211.831mm)(158.283mm,211.831mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U7-16(135.89mm,233.716mm) on Multi-Layer And Pad U7-9(153.67mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (129.117mm,237.363mm)(129.117mm,237.523mm) on Top Layer And Pad U7-16(135.89mm,233.716mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U7-9(153.67mm,233.716mm) on Multi-Layer And Track (161.617mm,237.363mm)(161.617mm,237.523mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U8-16(135.89mm,136.616mm) on Multi-Layer And Pad U8-9(153.67mm,136.616mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (125.487mm,146.811mm)(125.787mm,146.811mm) on Top Layer And Pad U8-16(135.89mm,136.616mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U8-9(153.67mm,136.616mm) on Multi-Layer And Track (157.987mm,146.811mm)(158.287mm,146.811mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U9-16(135.89mm,168.983mm) on Multi-Layer And Pad U9-9(153.67mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (129.277mm,172.974mm)(129.277mm,173.134mm) on Top Layer And Pad U9-16(135.89mm,168.983mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U9-9(153.67mm,168.983mm) on Multi-Layer And Track (153.67mm,198.492mm)(153.67mm,198.873mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Pad U9-9(153.67mm,168.983mm) on Multi-Layer And Track (161.617mm,172.339mm)(161.617mm,172.499mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (90.682mm,81.275mm)(93.283mm,81.275mm) on Top Layer And Track (123.063mm,81.271mm)(123.067mm,81.275mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (153.67mm,101.337mm)(153.67mm,104.249mm) on Bottom Layer And Track (155.634mm,81.339mm)(158.227mm,81.339mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (155.706mm,211.831mm)(158.283mm,211.831mm) on Top Layer And Track (187.837mm,211.831mm)(190.783mm,211.831mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (158.227mm,81.339mm)(158.287mm,81.279mm) on Top Layer And Track (187.961mm,81.279mm)(190.786mm,81.279mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (187.837mm,211.831mm)(190.783mm,211.831mm) on Top Layer And Track (194.117mm,238.252mm)(194.117mm,238.393mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (187.837mm,211.831mm)(190.783mm,211.831mm) on Top Layer And Track (220.349mm,211.831mm)(223.283mm,211.831mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (187.961mm,81.279mm)(190.786mm,81.279mm) on Top Layer And Track (194.117mm,107.95mm)(194.117mm,108.11mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (190.114mm,147.184mm)(190.487mm,146.811mm) on Top Layer And Track (194.117mm,172.212mm)(194.117mm,172.372mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (220.349mm,211.831mm)(223.283mm,211.831mm) on Top Layer And Track (226.617mm,237.744mm)(226.617mm,237.904mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (220.349mm,211.831mm)(223.283mm,211.831mm) on Top Layer And Track (252.857mm,211.827mm)(252.861mm,211.831mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (222.725mm,81.017mm)(222.987mm,81.279mm) on Top Layer And Track (226.617mm,107.983mm)(228.187mm,109.553mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (222.725mm,81.017mm)(222.987mm,81.279mm) on Top Layer And Track (253.051mm,81.712mm)(253.457mm,81.712mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (24.959mm,211.767mm)(28.219mm,211.767mm) on Top Layer And Track (31.614mm,237.744mm)(31.614mm,237.904mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (252.861mm,211.831mm)(255.783mm,211.831mm) on Top Layer And Track (259.117mm,237.744mm)(259.117mm,237.904mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (255.779mm,146.803mm)(255.787mm,146.811mm) on Top Layer And Track (259.117mm,172.466mm)(259.117mm,172.626mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +3V3 Between Track (265.938mm,279.908mm)(267.716mm,278.13mm) on Bottom Layer And Via (268.224mm,277.622mm) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (27.987mm,146.811mm)(28.287mm,146.811mm) on Top Layer And Track (57.658mm,146.803mm)(57.662mm,146.807mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (57.662mm,146.807mm)(60.783mm,146.807mm) on Top Layer And Track (64.117mm,171.831mm)(64.117mm,171.991mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (57.789mm,211.831mm)(60.783mm,211.831mm) on Top Layer And Track (64.117mm,237.236mm)(64.117mm,237.396mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (57.84mm,81.334mm)(60.732mm,81.334mm) on Top Layer And Track (64.126mm,108.226mm)(64.126mm,108.364mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (57.84mm,81.334mm)(60.732mm,81.334mm) on Top Layer And Track (90.682mm,81.275mm)(93.283mm,81.275mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Via (87.122mm,237.998mm) from Top Layer to Bottom Layer And Track (90.297mm,211.945mm)(90.352mm,211.89mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (90.682mm,81.275mm)(93.283mm,81.275mm) on Top Layer And Track (96.638mm,108.237mm)(98.187mm,109.786mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +5V Between Track (92.987mm,146.811mm)(93.287mm,146.811mm) on Top Layer And Track (96.617mm,172.085mm)(96.617mm,172.245mm) on Top Layer 
Rule Violations :59

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
   Violation between Modified Polygon: Polygon Shelved  (NONET_L01_P001) on Top Layer 
   Violation between Modified Polygon: Polygon Shelved  (NONET_L02_P000) on Bottom Layer 
Rule Violations :2

Processing Rule : Width Constraint (Min=0.127mm) (Max=1.27mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.1mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=5.08mm) (IsPad)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.5mm) (Not IsVia),(Not IsVia)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.051mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.051mm) Between Pad J1-1(7.605mm,343.872mm) on Top Layer And Pad J1-MH4(7.645mm,345.44mm) on Multi-Layer [Top Solder] Mask Sliver [0.016mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.016mm < 0.051mm) Between Pad J1-6(7.605mm,338.372mm) on Top Layer And Pad J1-MH3(7.645mm,336.804mm) on Multi-Layer [Top Solder] Mask Sliver [0.016mm]
Rule Violations :2

Processing Rule : Silk To Solder Mask (Clearance=0.15mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D10-1(260.768mm,304.039mm) on Top Layer And Track (260.985mm,303.149mm)(260.985mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D10-1(260.768mm,304.039mm) on Top Layer And Track (260.985mm,304.673mm)(260.985mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D10-2(255.868mm,304.039mm) on Top Layer And Track (255.651mm,303.149mm)(255.651mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D10-2(255.868mm,304.039mm) on Top Layer And Track (255.651mm,304.673mm)(255.651mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D10-3(260.768mm,307.339mm) on Top Layer And Track (260.985mm,304.673mm)(260.985mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D10-3(260.768mm,307.339mm) on Top Layer And Track (260.985mm,307.975mm)(260.985mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D10-4(255.868mm,307.339mm) on Top Layer And Track (255.651mm,304.673mm)(255.651mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D10-4(255.868mm,307.339mm) on Top Layer And Track (255.651mm,307.975mm)(255.651mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D11-1(255.787mm,276.859mm) on Top Layer And Track (255.57mm,274.193mm)(255.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D11-1(255.787mm,276.859mm) on Top Layer And Track (255.57mm,277.495mm)(255.57mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D11-2(260.687mm,276.859mm) on Top Layer And Track (260.904mm,274.193mm)(260.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D11-2(260.687mm,276.859mm) on Top Layer And Track (260.904mm,277.495mm)(260.904mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D11-3(255.787mm,273.559mm) on Top Layer And Track (255.57mm,272.669mm)(255.57mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D11-3(255.787mm,273.559mm) on Top Layer And Track (255.57mm,274.193mm)(255.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D11-4(260.687mm,273.559mm) on Top Layer And Track (260.904mm,272.669mm)(260.904mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D11-4(260.687mm,273.559mm) on Top Layer And Track (260.904mm,274.193mm)(260.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D12-1(223.287mm,276.859mm) on Top Layer And Track (223.07mm,274.193mm)(223.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D12-1(223.287mm,276.859mm) on Top Layer And Track (223.07mm,277.495mm)(223.07mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D12-2(228.187mm,276.859mm) on Top Layer And Track (228.404mm,274.193mm)(228.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D12-2(228.187mm,276.859mm) on Top Layer And Track (228.404mm,277.495mm)(228.404mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D12-3(223.287mm,273.559mm) on Top Layer And Track (223.07mm,272.669mm)(223.07mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D12-3(223.287mm,273.559mm) on Top Layer And Track (223.07mm,274.193mm)(223.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D12-4(228.187mm,273.559mm) on Top Layer And Track (228.404mm,272.669mm)(228.404mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D12-4(228.187mm,273.559mm) on Top Layer And Track (228.404mm,274.193mm)(228.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D13-1(190.787mm,276.859mm) on Top Layer And Track (190.57mm,274.193mm)(190.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D13-1(190.787mm,276.859mm) on Top Layer And Track (190.57mm,277.495mm)(190.57mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D13-2(195.687mm,276.859mm) on Top Layer And Track (195.904mm,274.193mm)(195.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D13-2(195.687mm,276.859mm) on Top Layer And Track (195.904mm,277.495mm)(195.904mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D13-3(190.787mm,273.559mm) on Top Layer And Track (190.57mm,272.669mm)(190.57mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D13-3(190.787mm,273.559mm) on Top Layer And Track (190.57mm,274.193mm)(190.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D13-4(195.687mm,273.559mm) on Top Layer And Track (195.904mm,272.669mm)(195.904mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D13-4(195.687mm,273.559mm) on Top Layer And Track (195.904mm,274.193mm)(195.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D14-1(158.287mm,276.859mm) on Top Layer And Track (158.07mm,274.193mm)(158.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D14-1(158.287mm,276.859mm) on Top Layer And Track (158.07mm,277.495mm)(158.07mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D14-2(163.187mm,276.859mm) on Top Layer And Track (163.404mm,274.193mm)(163.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D14-2(163.187mm,276.859mm) on Top Layer And Track (163.404mm,277.495mm)(163.404mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D14-3(158.287mm,273.559mm) on Top Layer And Track (158.07mm,272.669mm)(158.07mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D14-3(158.287mm,273.559mm) on Top Layer And Track (158.07mm,274.193mm)(158.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D14-4(163.187mm,273.559mm) on Top Layer And Track (163.404mm,272.669mm)(163.404mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D14-4(163.187mm,273.559mm) on Top Layer And Track (163.404mm,274.193mm)(163.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D15-1(125.787mm,276.859mm) on Top Layer And Track (125.57mm,274.193mm)(125.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D15-1(125.787mm,276.859mm) on Top Layer And Track (125.57mm,277.495mm)(125.57mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D15-2(130.687mm,276.859mm) on Top Layer And Track (130.904mm,274.193mm)(130.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D15-2(130.687mm,276.859mm) on Top Layer And Track (130.904mm,277.495mm)(130.904mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D15-3(125.787mm,273.559mm) on Top Layer And Track (125.57mm,272.669mm)(125.57mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D15-3(125.787mm,273.559mm) on Top Layer And Track (125.57mm,274.193mm)(125.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D15-4(130.687mm,273.559mm) on Top Layer And Track (130.904mm,272.669mm)(130.904mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D15-4(130.687mm,273.559mm) on Top Layer And Track (130.904mm,274.193mm)(130.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D16-1(93.287mm,276.859mm) on Top Layer And Track (93.07mm,274.193mm)(93.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D16-1(93.287mm,276.859mm) on Top Layer And Track (93.07mm,277.495mm)(93.07mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D16-2(98.187mm,276.859mm) on Top Layer And Track (98.404mm,274.193mm)(98.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D16-2(98.187mm,276.859mm) on Top Layer And Track (98.404mm,277.495mm)(98.404mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D16-3(93.287mm,273.559mm) on Top Layer And Track (93.07mm,272.669mm)(93.07mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D16-3(93.287mm,273.559mm) on Top Layer And Track (93.07mm,274.193mm)(93.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D16-4(98.187mm,273.559mm) on Top Layer And Track (98.404mm,272.669mm)(98.404mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D16-4(98.187mm,273.559mm) on Top Layer And Track (98.404mm,274.193mm)(98.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D17-1(60.787mm,276.859mm) on Top Layer And Track (60.57mm,274.193mm)(60.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D17-1(60.787mm,276.859mm) on Top Layer And Track (60.57mm,277.495mm)(60.57mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D17-2(65.687mm,276.859mm) on Top Layer And Track (65.904mm,274.193mm)(65.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D17-2(65.687mm,276.859mm) on Top Layer And Track (65.904mm,277.495mm)(65.904mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D17-3(60.787mm,273.559mm) on Top Layer And Track (60.57mm,272.669mm)(60.57mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D17-3(60.787mm,273.559mm) on Top Layer And Track (60.57mm,274.193mm)(60.57mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D17-4(65.687mm,273.559mm) on Top Layer And Track (65.904mm,272.669mm)(65.904mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D17-4(65.687mm,273.559mm) on Top Layer And Track (65.904mm,274.193mm)(65.904mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D18-1(28.287mm,276.859mm) on Top Layer And Track (28.07mm,274.193mm)(28.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D18-1(28.287mm,276.859mm) on Top Layer And Track (28.07mm,277.495mm)(28.07mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D18-2(33.187mm,276.859mm) on Top Layer And Track (33.404mm,274.193mm)(33.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D18-2(33.187mm,276.859mm) on Top Layer And Track (33.404mm,277.495mm)(33.404mm,277.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D18-3(28.287mm,273.559mm) on Top Layer And Track (28.07mm,272.669mm)(28.07mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D18-3(28.287mm,273.559mm) on Top Layer And Track (28.07mm,274.193mm)(28.07mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D18-4(33.187mm,273.559mm) on Top Layer And Track (33.404mm,272.669mm)(33.404mm,272.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D18-4(33.187mm,273.559mm) on Top Layer And Track (33.404mm,274.193mm)(33.404mm,276.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D19-1(33.187mm,241.047mm) on Top Layer And Track (33.404mm,240.157mm)(33.404mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D19-1(33.187mm,241.047mm) on Top Layer And Track (33.404mm,241.681mm)(33.404mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D19-2(28.287mm,241.047mm) on Top Layer And Track (28.07mm,240.157mm)(28.07mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D19-2(28.287mm,241.047mm) on Top Layer And Track (28.07mm,241.681mm)(28.07mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D19-3(33.187mm,244.347mm) on Top Layer And Track (33.404mm,241.681mm)(33.404mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D19-3(33.187mm,244.347mm) on Top Layer And Track (33.404mm,244.983mm)(33.404mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D19-4(28.287mm,244.347mm) on Top Layer And Track (28.07mm,241.681mm)(28.07mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D19-4(28.287mm,244.347mm) on Top Layer And Track (28.07mm,244.983mm)(28.07mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D20-1(65.687mm,240.793mm) on Top Layer And Track (65.904mm,239.903mm)(65.904mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D20-1(65.687mm,240.793mm) on Top Layer And Track (65.904mm,241.427mm)(65.904mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D20-2(60.787mm,240.793mm) on Top Layer And Track (60.57mm,239.903mm)(60.57mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D20-2(60.787mm,240.793mm) on Top Layer And Track (60.57mm,241.427mm)(60.57mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D20-3(65.687mm,244.093mm) on Top Layer And Track (65.904mm,241.427mm)(65.904mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D20-3(65.687mm,244.093mm) on Top Layer And Track (65.904mm,244.729mm)(65.904mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D20-4(60.787mm,244.093mm) on Top Layer And Track (60.57mm,241.427mm)(60.57mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D20-4(60.787mm,244.093mm) on Top Layer And Track (60.57mm,244.729mm)(60.57mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D21-1(98.187mm,240.793mm) on Top Layer And Track (98.404mm,239.903mm)(98.404mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D21-1(98.187mm,240.793mm) on Top Layer And Track (98.404mm,241.427mm)(98.404mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D21-2(93.287mm,240.793mm) on Top Layer And Track (93.07mm,239.903mm)(93.07mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D21-2(93.287mm,240.793mm) on Top Layer And Track (93.07mm,241.427mm)(93.07mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D21-3(98.187mm,244.093mm) on Top Layer And Track (98.404mm,241.427mm)(98.404mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D21-3(98.187mm,244.093mm) on Top Layer And Track (98.404mm,244.729mm)(98.404mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D21-4(93.287mm,244.093mm) on Top Layer And Track (93.07mm,241.427mm)(93.07mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D21-4(93.287mm,244.093mm) on Top Layer And Track (93.07mm,244.729mm)(93.07mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D22-1(130.687mm,240.92mm) on Top Layer And Track (130.904mm,240.03mm)(130.904mm,240.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D22-1(130.687mm,240.92mm) on Top Layer And Track (130.904mm,241.554mm)(130.904mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D22-2(125.787mm,240.92mm) on Top Layer And Track (125.57mm,240.03mm)(125.57mm,240.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D22-2(125.787mm,240.92mm) on Top Layer And Track (125.57mm,241.554mm)(125.57mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D22-3(130.687mm,244.22mm) on Top Layer And Track (130.904mm,241.554mm)(130.904mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D22-3(130.687mm,244.22mm) on Top Layer And Track (130.904mm,244.856mm)(130.904mm,245.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D22-4(125.787mm,244.22mm) on Top Layer And Track (125.57mm,241.554mm)(125.57mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D22-4(125.787mm,244.22mm) on Top Layer And Track (125.57mm,244.856mm)(125.57mm,245.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D23-1(163.187mm,240.92mm) on Top Layer And Track (163.404mm,240.03mm)(163.404mm,240.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D23-1(163.187mm,240.92mm) on Top Layer And Track (163.404mm,241.554mm)(163.404mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D23-2(158.287mm,240.92mm) on Top Layer And Track (158.07mm,240.03mm)(158.07mm,240.284mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D23-2(158.287mm,240.92mm) on Top Layer And Track (158.07mm,241.554mm)(158.07mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D23-3(163.187mm,244.22mm) on Top Layer And Track (163.404mm,241.554mm)(163.404mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D23-3(163.187mm,244.22mm) on Top Layer And Track (163.404mm,244.856mm)(163.404mm,245.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D23-4(158.287mm,244.22mm) on Top Layer And Track (158.07mm,241.554mm)(158.07mm,243.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D23-4(158.287mm,244.22mm) on Top Layer And Track (158.07mm,244.856mm)(158.07mm,245.11mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D24-1(195.687mm,241.047mm) on Top Layer And Track (195.904mm,240.157mm)(195.904mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D24-1(195.687mm,241.047mm) on Top Layer And Track (195.904mm,241.681mm)(195.904mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D24-2(190.787mm,241.047mm) on Top Layer And Track (190.57mm,240.157mm)(190.57mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D24-2(190.787mm,241.047mm) on Top Layer And Track (190.57mm,241.681mm)(190.57mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D24-3(195.687mm,244.347mm) on Top Layer And Track (195.904mm,241.681mm)(195.904mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D24-3(195.687mm,244.347mm) on Top Layer And Track (195.904mm,244.983mm)(195.904mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D24-4(190.787mm,244.347mm) on Top Layer And Track (190.57mm,241.681mm)(190.57mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D24-4(190.787mm,244.347mm) on Top Layer And Track (190.57mm,244.983mm)(190.57mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D25-1(228.187mm,241.047mm) on Top Layer And Track (228.404mm,240.157mm)(228.404mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D25-1(228.187mm,241.047mm) on Top Layer And Track (228.404mm,241.681mm)(228.404mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D25-2(223.287mm,241.047mm) on Top Layer And Track (223.07mm,240.157mm)(223.07mm,240.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D25-2(223.287mm,241.047mm) on Top Layer And Track (223.07mm,241.681mm)(223.07mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D25-3(228.187mm,244.347mm) on Top Layer And Track (228.404mm,241.681mm)(228.404mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D25-3(228.187mm,244.347mm) on Top Layer And Track (228.404mm,244.983mm)(228.404mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D25-4(223.287mm,244.347mm) on Top Layer And Track (223.07mm,241.681mm)(223.07mm,243.713mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D25-4(223.287mm,244.347mm) on Top Layer And Track (223.07mm,244.983mm)(223.07mm,245.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D26-1(260.687mm,240.793mm) on Top Layer And Track (260.904mm,239.903mm)(260.904mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D26-1(260.687mm,240.793mm) on Top Layer And Track (260.904mm,241.427mm)(260.904mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D26-2(255.787mm,240.793mm) on Top Layer And Track (255.57mm,239.903mm)(255.57mm,240.157mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D26-2(255.787mm,240.793mm) on Top Layer And Track (255.57mm,241.427mm)(255.57mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D26-3(260.687mm,244.093mm) on Top Layer And Track (260.904mm,241.427mm)(260.904mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D26-3(260.687mm,244.093mm) on Top Layer And Track (260.904mm,244.729mm)(260.904mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D26-4(255.787mm,244.093mm) on Top Layer And Track (255.57mm,241.427mm)(255.57mm,243.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D26-4(255.787mm,244.093mm) on Top Layer And Track (255.57mm,244.729mm)(255.57mm,244.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D27-1(255.787mm,211.835mm) on Top Layer And Track (255.57mm,209.169mm)(255.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D27-1(255.787mm,211.835mm) on Top Layer And Track (255.57mm,212.471mm)(255.57mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D27-2(260.687mm,211.835mm) on Top Layer And Track (260.904mm,209.169mm)(260.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D27-2(260.687mm,211.835mm) on Top Layer And Track (260.904mm,212.471mm)(260.904mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D27-3(255.787mm,208.535mm) on Top Layer And Track (255.57mm,207.645mm)(255.57mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D27-3(255.787mm,208.535mm) on Top Layer And Track (255.57mm,209.169mm)(255.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D27-4(260.687mm,208.535mm) on Top Layer And Track (260.904mm,207.645mm)(260.904mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D27-4(260.687mm,208.535mm) on Top Layer And Track (260.904mm,209.169mm)(260.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D28-1(223.287mm,211.835mm) on Top Layer And Track (223.07mm,209.169mm)(223.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D28-1(223.287mm,211.835mm) on Top Layer And Track (223.07mm,212.471mm)(223.07mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D28-2(228.187mm,211.835mm) on Top Layer And Track (228.404mm,209.169mm)(228.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D28-2(228.187mm,211.835mm) on Top Layer And Track (228.404mm,212.471mm)(228.404mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D28-3(223.287mm,208.535mm) on Top Layer And Track (223.07mm,207.645mm)(223.07mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D28-3(223.287mm,208.535mm) on Top Layer And Track (223.07mm,209.169mm)(223.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D28-4(228.187mm,208.535mm) on Top Layer And Track (228.404mm,207.645mm)(228.404mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D28-4(228.187mm,208.535mm) on Top Layer And Track (228.404mm,209.169mm)(228.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D29-1(190.787mm,211.835mm) on Top Layer And Track (190.57mm,209.169mm)(190.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D29-1(190.787mm,211.835mm) on Top Layer And Track (190.57mm,212.471mm)(190.57mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D29-2(195.687mm,211.835mm) on Top Layer And Track (195.904mm,209.169mm)(195.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D29-2(195.687mm,211.835mm) on Top Layer And Track (195.904mm,212.471mm)(195.904mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D29-3(190.787mm,208.535mm) on Top Layer And Track (190.57mm,207.645mm)(190.57mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D29-3(190.787mm,208.535mm) on Top Layer And Track (190.57mm,209.169mm)(190.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D29-4(195.687mm,208.535mm) on Top Layer And Track (195.904mm,207.645mm)(195.904mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D29-4(195.687mm,208.535mm) on Top Layer And Track (195.904mm,209.169mm)(195.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D30-1(158.287mm,211.835mm) on Top Layer And Track (158.07mm,209.169mm)(158.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D30-1(158.287mm,211.835mm) on Top Layer And Track (158.07mm,212.471mm)(158.07mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D30-2(163.187mm,211.835mm) on Top Layer And Track (163.404mm,209.169mm)(163.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D30-2(163.187mm,211.835mm) on Top Layer And Track (163.404mm,212.471mm)(163.404mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D30-3(158.287mm,208.535mm) on Top Layer And Track (158.07mm,207.645mm)(158.07mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D30-3(158.287mm,208.535mm) on Top Layer And Track (158.07mm,209.169mm)(158.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D30-4(163.187mm,208.535mm) on Top Layer And Track (163.404mm,207.645mm)(163.404mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D30-4(163.187mm,208.535mm) on Top Layer And Track (163.404mm,209.169mm)(163.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D3-1(33.184mm,304.039mm) on Top Layer And Track (33.401mm,303.149mm)(33.401mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D3-1(33.184mm,304.039mm) on Top Layer And Track (33.401mm,304.673mm)(33.401mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D31-1(125.787mm,211.835mm) on Top Layer And Track (125.57mm,209.169mm)(125.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D31-1(125.787mm,211.835mm) on Top Layer And Track (125.57mm,212.471mm)(125.57mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D31-2(130.687mm,211.835mm) on Top Layer And Track (130.904mm,209.169mm)(130.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D31-2(130.687mm,211.835mm) on Top Layer And Track (130.904mm,212.471mm)(130.904mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D31-3(125.787mm,208.535mm) on Top Layer And Track (125.57mm,207.645mm)(125.57mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D31-3(125.787mm,208.535mm) on Top Layer And Track (125.57mm,209.169mm)(125.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D31-4(130.687mm,208.535mm) on Top Layer And Track (130.904mm,207.645mm)(130.904mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D31-4(130.687mm,208.535mm) on Top Layer And Track (130.904mm,209.169mm)(130.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D3-2(28.284mm,304.039mm) on Top Layer And Track (28.067mm,303.149mm)(28.067mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D3-2(28.284mm,304.039mm) on Top Layer And Track (28.067mm,304.673mm)(28.067mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D32-1(93.287mm,211.835mm) on Top Layer And Track (93.07mm,209.169mm)(93.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D32-1(93.287mm,211.835mm) on Top Layer And Track (93.07mm,212.471mm)(93.07mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D32-2(98.187mm,211.835mm) on Top Layer And Track (98.404mm,209.169mm)(98.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D32-2(98.187mm,211.835mm) on Top Layer And Track (98.404mm,212.471mm)(98.404mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D32-3(93.287mm,208.535mm) on Top Layer And Track (93.07mm,207.645mm)(93.07mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D32-3(93.287mm,208.535mm) on Top Layer And Track (93.07mm,209.169mm)(93.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D32-4(98.187mm,208.535mm) on Top Layer And Track (98.404mm,207.645mm)(98.404mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D32-4(98.187mm,208.535mm) on Top Layer And Track (98.404mm,209.169mm)(98.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D3-3(33.184mm,307.339mm) on Top Layer And Track (33.401mm,304.673mm)(33.401mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D3-3(33.184mm,307.339mm) on Top Layer And Track (33.401mm,307.975mm)(33.401mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D33-1(60.787mm,211.835mm) on Top Layer And Track (60.57mm,209.169mm)(60.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D33-1(60.787mm,211.835mm) on Top Layer And Track (60.57mm,212.471mm)(60.57mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D33-2(65.687mm,211.835mm) on Top Layer And Track (65.904mm,209.169mm)(65.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D33-2(65.687mm,211.835mm) on Top Layer And Track (65.904mm,212.471mm)(65.904mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D33-3(60.787mm,208.535mm) on Top Layer And Track (60.57mm,207.645mm)(60.57mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D33-3(60.787mm,208.535mm) on Top Layer And Track (60.57mm,209.169mm)(60.57mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D33-4(65.687mm,208.535mm) on Top Layer And Track (65.904mm,207.645mm)(65.904mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D33-4(65.687mm,208.535mm) on Top Layer And Track (65.904mm,209.169mm)(65.904mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D3-4(28.284mm,307.339mm) on Top Layer And Track (28.067mm,304.673mm)(28.067mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D3-4(28.284mm,307.339mm) on Top Layer And Track (28.067mm,307.975mm)(28.067mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D34-1(28.287mm,211.835mm) on Top Layer And Track (28.07mm,209.169mm)(28.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D34-1(28.287mm,211.835mm) on Top Layer And Track (28.07mm,212.471mm)(28.07mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D34-2(33.187mm,211.835mm) on Top Layer And Track (33.404mm,209.169mm)(33.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D34-2(33.187mm,211.835mm) on Top Layer And Track (33.404mm,212.471mm)(33.404mm,212.725mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D34-3(28.287mm,208.535mm) on Top Layer And Track (28.07mm,207.645mm)(28.07mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D34-3(28.287mm,208.535mm) on Top Layer And Track (28.07mm,209.169mm)(28.07mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D34-4(33.187mm,208.535mm) on Top Layer And Track (33.404mm,207.645mm)(33.404mm,207.899mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D34-4(33.187mm,208.535mm) on Top Layer And Track (33.404mm,209.169mm)(33.404mm,211.201mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D35-1(33.187mm,175.642mm) on Top Layer And Track (33.404mm,174.752mm)(33.404mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D35-1(33.187mm,175.642mm) on Top Layer And Track (33.404mm,176.276mm)(33.404mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D35-2(28.287mm,175.642mm) on Top Layer And Track (28.07mm,174.752mm)(28.07mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D35-2(28.287mm,175.642mm) on Top Layer And Track (28.07mm,176.276mm)(28.07mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D35-3(33.187mm,178.942mm) on Top Layer And Track (33.404mm,176.276mm)(33.404mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D35-3(33.187mm,178.942mm) on Top Layer And Track (33.404mm,179.578mm)(33.404mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D35-4(28.287mm,178.942mm) on Top Layer And Track (28.07mm,176.276mm)(28.07mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D35-4(28.287mm,178.942mm) on Top Layer And Track (28.07mm,179.578mm)(28.07mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D36-1(65.687mm,175.642mm) on Top Layer And Track (65.904mm,174.752mm)(65.904mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D36-1(65.687mm,175.642mm) on Top Layer And Track (65.904mm,176.276mm)(65.904mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D36-2(60.787mm,175.642mm) on Top Layer And Track (60.57mm,174.752mm)(60.57mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D36-2(60.787mm,175.642mm) on Top Layer And Track (60.57mm,176.276mm)(60.57mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D36-3(65.687mm,178.942mm) on Top Layer And Track (65.904mm,176.276mm)(65.904mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D36-3(65.687mm,178.942mm) on Top Layer And Track (65.904mm,179.578mm)(65.904mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D36-4(60.787mm,178.942mm) on Top Layer And Track (60.57mm,176.276mm)(60.57mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D36-4(60.787mm,178.942mm) on Top Layer And Track (60.57mm,179.578mm)(60.57mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D37-1(98.187mm,175.642mm) on Top Layer And Track (98.404mm,174.752mm)(98.404mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D37-1(98.187mm,175.642mm) on Top Layer And Track (98.404mm,176.276mm)(98.404mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D37-2(93.287mm,175.642mm) on Top Layer And Track (93.07mm,174.752mm)(93.07mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D37-2(93.287mm,175.642mm) on Top Layer And Track (93.07mm,176.276mm)(93.07mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D37-3(98.187mm,178.942mm) on Top Layer And Track (98.404mm,176.276mm)(98.404mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D37-3(98.187mm,178.942mm) on Top Layer And Track (98.404mm,179.578mm)(98.404mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D37-4(93.287mm,178.942mm) on Top Layer And Track (93.07mm,176.276mm)(93.07mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D37-4(93.287mm,178.942mm) on Top Layer And Track (93.07mm,179.578mm)(93.07mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D38-1(130.687mm,175.642mm) on Top Layer And Track (130.904mm,174.752mm)(130.904mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D38-1(130.687mm,175.642mm) on Top Layer And Track (130.904mm,176.276mm)(130.904mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D38-2(125.787mm,175.642mm) on Top Layer And Track (125.57mm,174.752mm)(125.57mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D38-2(125.787mm,175.642mm) on Top Layer And Track (125.57mm,176.276mm)(125.57mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D38-3(130.687mm,178.942mm) on Top Layer And Track (130.904mm,176.276mm)(130.904mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D38-3(130.687mm,178.942mm) on Top Layer And Track (130.904mm,179.578mm)(130.904mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D38-4(125.787mm,178.942mm) on Top Layer And Track (125.57mm,176.276mm)(125.57mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D38-4(125.787mm,178.942mm) on Top Layer And Track (125.57mm,179.578mm)(125.57mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D39-1(163.187mm,175.642mm) on Top Layer And Track (163.404mm,174.752mm)(163.404mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D39-1(163.187mm,175.642mm) on Top Layer And Track (163.404mm,176.276mm)(163.404mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D39-2(158.287mm,175.642mm) on Top Layer And Track (158.07mm,174.752mm)(158.07mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D39-2(158.287mm,175.642mm) on Top Layer And Track (158.07mm,176.276mm)(158.07mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D39-3(163.187mm,178.942mm) on Top Layer And Track (163.404mm,176.276mm)(163.404mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D39-3(163.187mm,178.942mm) on Top Layer And Track (163.404mm,179.578mm)(163.404mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D39-4(158.287mm,178.942mm) on Top Layer And Track (158.07mm,176.276mm)(158.07mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D39-4(158.287mm,178.942mm) on Top Layer And Track (158.07mm,179.578mm)(158.07mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D40-1(195.687mm,175.642mm) on Top Layer And Track (195.904mm,174.752mm)(195.904mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D40-1(195.687mm,175.642mm) on Top Layer And Track (195.904mm,176.276mm)(195.904mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D40-2(190.787mm,175.642mm) on Top Layer And Track (190.57mm,174.752mm)(190.57mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D40-2(190.787mm,175.642mm) on Top Layer And Track (190.57mm,176.276mm)(190.57mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D40-3(195.687mm,178.942mm) on Top Layer And Track (195.904mm,176.276mm)(195.904mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D40-3(195.687mm,178.942mm) on Top Layer And Track (195.904mm,179.578mm)(195.904mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D40-4(190.787mm,178.942mm) on Top Layer And Track (190.57mm,176.276mm)(190.57mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D40-4(190.787mm,178.942mm) on Top Layer And Track (190.57mm,179.578mm)(190.57mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D4-1(65.678mm,304.039mm) on Top Layer And Track (65.895mm,303.149mm)(65.895mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D4-1(65.678mm,304.039mm) on Top Layer And Track (65.895mm,304.673mm)(65.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D41-1(228.187mm,175.642mm) on Top Layer And Track (228.404mm,174.752mm)(228.404mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D41-1(228.187mm,175.642mm) on Top Layer And Track (228.404mm,176.276mm)(228.404mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D41-2(223.287mm,175.642mm) on Top Layer And Track (223.07mm,174.752mm)(223.07mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D41-2(223.287mm,175.642mm) on Top Layer And Track (223.07mm,176.276mm)(223.07mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D41-3(228.187mm,178.942mm) on Top Layer And Track (228.404mm,176.276mm)(228.404mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D41-3(228.187mm,178.942mm) on Top Layer And Track (228.404mm,179.578mm)(228.404mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D41-4(223.287mm,178.942mm) on Top Layer And Track (223.07mm,176.276mm)(223.07mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D41-4(223.287mm,178.942mm) on Top Layer And Track (223.07mm,179.578mm)(223.07mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D4-2(60.778mm,304.039mm) on Top Layer And Track (60.561mm,303.149mm)(60.561mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D4-2(60.778mm,304.039mm) on Top Layer And Track (60.561mm,304.673mm)(60.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D42-1(260.687mm,175.642mm) on Top Layer And Track (260.904mm,174.752mm)(260.904mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D42-1(260.687mm,175.642mm) on Top Layer And Track (260.904mm,176.276mm)(260.904mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D42-2(255.787mm,175.642mm) on Top Layer And Track (255.57mm,174.752mm)(255.57mm,175.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D42-2(255.787mm,175.642mm) on Top Layer And Track (255.57mm,176.276mm)(255.57mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D42-3(260.687mm,178.942mm) on Top Layer And Track (260.904mm,176.276mm)(260.904mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D42-3(260.687mm,178.942mm) on Top Layer And Track (260.904mm,179.578mm)(260.904mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D42-4(255.787mm,178.942mm) on Top Layer And Track (255.57mm,176.276mm)(255.57mm,178.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D42-4(255.787mm,178.942mm) on Top Layer And Track (255.57mm,179.578mm)(255.57mm,179.832mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D4-3(65.678mm,307.339mm) on Top Layer And Track (65.895mm,304.673mm)(65.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D4-3(65.678mm,307.339mm) on Top Layer And Track (65.895mm,307.975mm)(65.895mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D43-1(255.787mm,146.811mm) on Top Layer And Track (255.57mm,144.145mm)(255.57mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D43-1(255.787mm,146.811mm) on Top Layer And Track (255.57mm,147.447mm)(255.57mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D43-2(260.687mm,146.811mm) on Top Layer And Track (260.904mm,144.145mm)(260.904mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D43-2(260.687mm,146.811mm) on Top Layer And Track (260.904mm,147.447mm)(260.904mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D43-3(255.787mm,143.511mm) on Top Layer And Track (255.57mm,142.621mm)(255.57mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D43-3(255.787mm,143.511mm) on Top Layer And Track (255.57mm,144.145mm)(255.57mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D43-4(260.687mm,143.511mm) on Top Layer And Track (260.904mm,142.621mm)(260.904mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D43-4(260.687mm,143.511mm) on Top Layer And Track (260.904mm,144.145mm)(260.904mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D4-4(60.778mm,307.339mm) on Top Layer And Track (60.561mm,304.673mm)(60.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D4-4(60.778mm,307.339mm) on Top Layer And Track (60.561mm,307.975mm)(60.561mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D44-1(223.287mm,146.811mm) on Top Layer And Track (223.07mm,144.145mm)(223.07mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D44-1(223.287mm,146.811mm) on Top Layer And Track (223.07mm,147.447mm)(223.07mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D44-2(228.187mm,146.811mm) on Top Layer And Track (228.404mm,144.145mm)(228.404mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D44-2(228.187mm,146.811mm) on Top Layer And Track (228.404mm,147.447mm)(228.404mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D44-3(223.287mm,143.511mm) on Top Layer And Track (223.07mm,142.621mm)(223.07mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D44-3(223.287mm,143.511mm) on Top Layer And Track (223.07mm,144.145mm)(223.07mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D44-4(228.187mm,143.511mm) on Top Layer And Track (228.404mm,142.621mm)(228.404mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D44-4(228.187mm,143.511mm) on Top Layer And Track (228.404mm,144.145mm)(228.404mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D45-1(190.787mm,146.811mm) on Top Layer And Track (190.57mm,144.145mm)(190.57mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D45-1(190.787mm,146.811mm) on Top Layer And Track (190.57mm,147.447mm)(190.57mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D45-2(195.687mm,146.811mm) on Top Layer And Track (195.904mm,144.145mm)(195.904mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D45-2(195.687mm,146.811mm) on Top Layer And Track (195.904mm,147.447mm)(195.904mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D45-3(190.787mm,143.511mm) on Top Layer And Track (190.57mm,142.621mm)(190.57mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D45-3(190.787mm,143.511mm) on Top Layer And Track (190.57mm,144.145mm)(190.57mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D45-4(195.687mm,143.511mm) on Top Layer And Track (195.904mm,142.621mm)(195.904mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D45-4(195.687mm,143.511mm) on Top Layer And Track (195.904mm,144.145mm)(195.904mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D46-1(158.287mm,146.811mm) on Top Layer And Track (158.07mm,144.145mm)(158.07mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D46-1(158.287mm,146.811mm) on Top Layer And Track (158.07mm,147.447mm)(158.07mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D46-2(163.187mm,146.811mm) on Top Layer And Track (163.404mm,144.145mm)(163.404mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D46-2(163.187mm,146.811mm) on Top Layer And Track (163.404mm,147.447mm)(163.404mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D46-3(158.287mm,143.511mm) on Top Layer And Track (158.07mm,142.621mm)(158.07mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D46-3(158.287mm,143.511mm) on Top Layer And Track (158.07mm,144.145mm)(158.07mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D46-4(163.187mm,143.511mm) on Top Layer And Track (163.404mm,142.621mm)(163.404mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D46-4(163.187mm,143.511mm) on Top Layer And Track (163.404mm,144.145mm)(163.404mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D47-1(125.787mm,146.811mm) on Top Layer And Track (125.57mm,144.145mm)(125.57mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D47-1(125.787mm,146.811mm) on Top Layer And Track (125.57mm,147.447mm)(125.57mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D47-2(130.687mm,146.811mm) on Top Layer And Track (130.904mm,144.145mm)(130.904mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D47-2(130.687mm,146.811mm) on Top Layer And Track (130.904mm,147.447mm)(130.904mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D47-3(125.787mm,143.511mm) on Top Layer And Track (125.57mm,142.621mm)(125.57mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D47-3(125.787mm,143.511mm) on Top Layer And Track (125.57mm,144.145mm)(125.57mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D47-4(130.687mm,143.511mm) on Top Layer And Track (130.904mm,142.621mm)(130.904mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D47-4(130.687mm,143.511mm) on Top Layer And Track (130.904mm,144.145mm)(130.904mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D48-1(93.287mm,146.811mm) on Top Layer And Track (93.07mm,144.145mm)(93.07mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D48-1(93.287mm,146.811mm) on Top Layer And Track (93.07mm,147.447mm)(93.07mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D48-2(98.187mm,146.811mm) on Top Layer And Track (98.404mm,144.145mm)(98.404mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D48-2(98.187mm,146.811mm) on Top Layer And Track (98.404mm,147.447mm)(98.404mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D48-3(93.287mm,143.511mm) on Top Layer And Track (93.07mm,142.621mm)(93.07mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D48-3(93.287mm,143.511mm) on Top Layer And Track (93.07mm,144.145mm)(93.07mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D48-4(98.187mm,143.511mm) on Top Layer And Track (98.404mm,142.621mm)(98.404mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D48-4(98.187mm,143.511mm) on Top Layer And Track (98.404mm,144.145mm)(98.404mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D49-1(60.787mm,146.811mm) on Top Layer And Track (60.57mm,144.145mm)(60.57mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D49-1(60.787mm,146.811mm) on Top Layer And Track (60.57mm,147.447mm)(60.57mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D49-2(65.687mm,146.811mm) on Top Layer And Track (65.904mm,144.145mm)(65.904mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D49-2(65.687mm,146.811mm) on Top Layer And Track (65.904mm,147.447mm)(65.904mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D49-3(60.787mm,143.511mm) on Top Layer And Track (60.57mm,142.621mm)(60.57mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D49-3(60.787mm,143.511mm) on Top Layer And Track (60.57mm,144.145mm)(60.57mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D49-4(65.687mm,143.511mm) on Top Layer And Track (65.904mm,142.621mm)(65.904mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D49-4(65.687mm,143.511mm) on Top Layer And Track (65.904mm,144.145mm)(65.904mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D50-1(28.287mm,146.811mm) on Top Layer And Track (28.07mm,144.145mm)(28.07mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D50-1(28.287mm,146.811mm) on Top Layer And Track (28.07mm,147.447mm)(28.07mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D50-2(33.187mm,146.811mm) on Top Layer And Track (33.404mm,144.145mm)(33.404mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D50-2(33.187mm,146.811mm) on Top Layer And Track (33.404mm,147.447mm)(33.404mm,147.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D50-3(28.287mm,143.511mm) on Top Layer And Track (28.07mm,142.621mm)(28.07mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D50-3(28.287mm,143.511mm) on Top Layer And Track (28.07mm,144.145mm)(28.07mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D50-4(33.187mm,143.511mm) on Top Layer And Track (33.404mm,142.621mm)(33.404mm,142.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D50-4(33.187mm,143.511mm) on Top Layer And Track (33.404mm,144.145mm)(33.404mm,146.177mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D5-1(98.178mm,304.039mm) on Top Layer And Track (98.395mm,303.149mm)(98.395mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D5-1(98.178mm,304.039mm) on Top Layer And Track (98.395mm,304.673mm)(98.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D51-1(33.187mm,110.999mm) on Top Layer And Track (33.404mm,110.109mm)(33.404mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D51-1(33.187mm,110.999mm) on Top Layer And Track (33.404mm,111.633mm)(33.404mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D51-2(28.287mm,110.999mm) on Top Layer And Track (28.07mm,110.109mm)(28.07mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D51-2(28.287mm,110.999mm) on Top Layer And Track (28.07mm,111.633mm)(28.07mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D51-3(33.187mm,114.299mm) on Top Layer And Track (33.404mm,111.633mm)(33.404mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D51-3(33.187mm,114.299mm) on Top Layer And Track (33.404mm,114.935mm)(33.404mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D51-4(28.287mm,114.299mm) on Top Layer And Track (28.07mm,111.633mm)(28.07mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D51-4(28.287mm,114.299mm) on Top Layer And Track (28.07mm,114.935mm)(28.07mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D5-2(93.278mm,304.039mm) on Top Layer And Track (93.061mm,303.149mm)(93.061mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D5-2(93.278mm,304.039mm) on Top Layer And Track (93.061mm,304.673mm)(93.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D52-1(65.687mm,110.999mm) on Top Layer And Track (65.904mm,110.109mm)(65.904mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D52-1(65.687mm,110.999mm) on Top Layer And Track (65.904mm,111.633mm)(65.904mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D52-2(60.787mm,110.999mm) on Top Layer And Track (60.57mm,110.109mm)(60.57mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D52-2(60.787mm,110.999mm) on Top Layer And Track (60.57mm,111.633mm)(60.57mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D52-3(65.687mm,114.299mm) on Top Layer And Track (65.904mm,111.633mm)(65.904mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D52-3(65.687mm,114.299mm) on Top Layer And Track (65.904mm,114.935mm)(65.904mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D52-4(60.787mm,114.299mm) on Top Layer And Track (60.57mm,111.633mm)(60.57mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D52-4(60.787mm,114.299mm) on Top Layer And Track (60.57mm,114.935mm)(60.57mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D5-3(98.178mm,307.339mm) on Top Layer And Track (98.395mm,304.673mm)(98.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D5-3(98.178mm,307.339mm) on Top Layer And Track (98.395mm,307.975mm)(98.395mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D53-1(98.187mm,110.999mm) on Top Layer And Track (98.404mm,110.109mm)(98.404mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D53-1(98.187mm,110.999mm) on Top Layer And Track (98.404mm,111.633mm)(98.404mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D53-2(93.287mm,110.999mm) on Top Layer And Track (93.07mm,110.109mm)(93.07mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D53-2(93.287mm,110.999mm) on Top Layer And Track (93.07mm,111.633mm)(93.07mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D53-3(98.187mm,114.299mm) on Top Layer And Track (98.404mm,111.633mm)(98.404mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D53-3(98.187mm,114.299mm) on Top Layer And Track (98.404mm,114.935mm)(98.404mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D53-4(93.287mm,114.299mm) on Top Layer And Track (93.07mm,111.633mm)(93.07mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D53-4(93.287mm,114.299mm) on Top Layer And Track (93.07mm,114.935mm)(93.07mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D5-4(93.278mm,307.339mm) on Top Layer And Track (93.061mm,304.673mm)(93.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D5-4(93.278mm,307.339mm) on Top Layer And Track (93.061mm,307.975mm)(93.061mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D54-1(130.687mm,110.999mm) on Top Layer And Track (130.904mm,110.109mm)(130.904mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D54-1(130.687mm,110.999mm) on Top Layer And Track (130.904mm,111.633mm)(130.904mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D54-2(125.787mm,110.999mm) on Top Layer And Track (125.57mm,110.109mm)(125.57mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D54-2(125.787mm,110.999mm) on Top Layer And Track (125.57mm,111.633mm)(125.57mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D54-3(130.687mm,114.299mm) on Top Layer And Track (130.904mm,111.633mm)(130.904mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D54-3(130.687mm,114.299mm) on Top Layer And Track (130.904mm,114.935mm)(130.904mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D54-4(125.787mm,114.299mm) on Top Layer And Track (125.57mm,111.633mm)(125.57mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D54-4(125.787mm,114.299mm) on Top Layer And Track (125.57mm,114.935mm)(125.57mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D55-1(163.187mm,110.999mm) on Top Layer And Track (163.404mm,110.109mm)(163.404mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D55-1(163.187mm,110.999mm) on Top Layer And Track (163.404mm,111.633mm)(163.404mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D55-2(158.287mm,110.999mm) on Top Layer And Track (158.07mm,110.109mm)(158.07mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D55-2(158.287mm,110.999mm) on Top Layer And Track (158.07mm,111.633mm)(158.07mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D55-3(163.187mm,114.299mm) on Top Layer And Track (163.404mm,111.633mm)(163.404mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D55-3(163.187mm,114.299mm) on Top Layer And Track (163.404mm,114.935mm)(163.404mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D55-4(158.287mm,114.299mm) on Top Layer And Track (158.07mm,111.633mm)(158.07mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D55-4(158.287mm,114.299mm) on Top Layer And Track (158.07mm,114.935mm)(158.07mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D56-1(195.687mm,110.999mm) on Top Layer And Track (195.904mm,110.109mm)(195.904mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D56-1(195.687mm,110.999mm) on Top Layer And Track (195.904mm,111.633mm)(195.904mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D56-2(190.787mm,110.999mm) on Top Layer And Track (190.57mm,110.109mm)(190.57mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D56-2(190.787mm,110.999mm) on Top Layer And Track (190.57mm,111.633mm)(190.57mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D56-3(195.687mm,114.299mm) on Top Layer And Track (195.904mm,111.633mm)(195.904mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D56-3(195.687mm,114.299mm) on Top Layer And Track (195.904mm,114.935mm)(195.904mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D56-4(190.787mm,114.299mm) on Top Layer And Track (190.57mm,111.633mm)(190.57mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D56-4(190.787mm,114.299mm) on Top Layer And Track (190.57mm,114.935mm)(190.57mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D57-1(228.187mm,110.999mm) on Top Layer And Track (228.404mm,110.109mm)(228.404mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D57-1(228.187mm,110.999mm) on Top Layer And Track (228.404mm,111.633mm)(228.404mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D57-2(223.287mm,110.999mm) on Top Layer And Track (223.07mm,110.109mm)(223.07mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D57-2(223.287mm,110.999mm) on Top Layer And Track (223.07mm,111.633mm)(223.07mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D57-3(228.187mm,114.299mm) on Top Layer And Track (228.404mm,111.633mm)(228.404mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D57-3(228.187mm,114.299mm) on Top Layer And Track (228.404mm,114.935mm)(228.404mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D57-4(223.287mm,114.299mm) on Top Layer And Track (223.07mm,111.633mm)(223.07mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D57-4(223.287mm,114.299mm) on Top Layer And Track (223.07mm,114.935mm)(223.07mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D58-1(260.687mm,110.999mm) on Top Layer And Track (260.904mm,110.109mm)(260.904mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D58-1(260.687mm,110.999mm) on Top Layer And Track (260.904mm,111.633mm)(260.904mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D58-2(255.787mm,110.999mm) on Top Layer And Track (255.57mm,110.109mm)(255.57mm,110.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D58-2(255.787mm,110.999mm) on Top Layer And Track (255.57mm,111.633mm)(255.57mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D58-3(260.687mm,114.299mm) on Top Layer And Track (260.904mm,111.633mm)(260.904mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D58-3(260.687mm,114.299mm) on Top Layer And Track (260.904mm,114.935mm)(260.904mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D58-4(255.787mm,114.299mm) on Top Layer And Track (255.57mm,111.633mm)(255.57mm,113.665mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D58-4(255.787mm,114.299mm) on Top Layer And Track (255.57mm,114.935mm)(255.57mm,115.189mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D59-1(255.787mm,81.66mm) on Top Layer And Track (255.57mm,78.994mm)(255.57mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D59-1(255.787mm,81.66mm) on Top Layer And Track (255.57mm,82.296mm)(255.57mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D59-2(260.687mm,81.66mm) on Top Layer And Track (260.904mm,78.994mm)(260.904mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D59-2(260.687mm,81.66mm) on Top Layer And Track (260.904mm,82.296mm)(260.904mm,82.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D59-3(255.787mm,78.36mm) on Top Layer And Track (255.57mm,77.47mm)(255.57mm,77.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D59-3(255.787mm,78.36mm) on Top Layer And Track (255.57mm,78.994mm)(255.57mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D59-4(260.687mm,78.36mm) on Top Layer And Track (260.904mm,77.47mm)(260.904mm,77.724mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D59-4(260.687mm,78.36mm) on Top Layer And Track (260.904mm,78.994mm)(260.904mm,81.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D60-1(223.287mm,81.279mm) on Top Layer And Track (223.07mm,78.613mm)(223.07mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D60-1(223.287mm,81.279mm) on Top Layer And Track (223.07mm,81.915mm)(223.07mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D60-2(228.187mm,81.279mm) on Top Layer And Track (228.404mm,78.613mm)(228.404mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D60-2(228.187mm,81.279mm) on Top Layer And Track (228.404mm,81.915mm)(228.404mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D60-3(223.287mm,77.979mm) on Top Layer And Track (223.07mm,77.089mm)(223.07mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D60-3(223.287mm,77.979mm) on Top Layer And Track (223.07mm,78.613mm)(223.07mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D60-4(228.187mm,77.979mm) on Top Layer And Track (228.404mm,77.089mm)(228.404mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D60-4(228.187mm,77.979mm) on Top Layer And Track (228.404mm,78.613mm)(228.404mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D6-1(130.678mm,304.039mm) on Top Layer And Track (130.895mm,303.149mm)(130.895mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D6-1(130.678mm,304.039mm) on Top Layer And Track (130.895mm,304.673mm)(130.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D61-1(190.787mm,81.279mm) on Top Layer And Track (190.57mm,78.613mm)(190.57mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D61-1(190.787mm,81.279mm) on Top Layer And Track (190.57mm,81.915mm)(190.57mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D61-2(195.687mm,81.279mm) on Top Layer And Track (195.904mm,78.613mm)(195.904mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D61-2(195.687mm,81.279mm) on Top Layer And Track (195.904mm,81.915mm)(195.904mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D61-3(190.787mm,77.979mm) on Top Layer And Track (190.57mm,77.089mm)(190.57mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D61-3(190.787mm,77.979mm) on Top Layer And Track (190.57mm,78.613mm)(190.57mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D61-4(195.687mm,77.979mm) on Top Layer And Track (195.904mm,77.089mm)(195.904mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D61-4(195.687mm,77.979mm) on Top Layer And Track (195.904mm,78.613mm)(195.904mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D6-2(125.778mm,304.039mm) on Top Layer And Track (125.561mm,303.149mm)(125.561mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D6-2(125.778mm,304.039mm) on Top Layer And Track (125.561mm,304.673mm)(125.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D62-1(158.287mm,81.279mm) on Top Layer And Track (158.07mm,78.613mm)(158.07mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D62-1(158.287mm,81.279mm) on Top Layer And Track (158.07mm,81.915mm)(158.07mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D62-2(163.187mm,81.279mm) on Top Layer And Track (163.404mm,78.613mm)(163.404mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D62-2(163.187mm,81.279mm) on Top Layer And Track (163.404mm,81.915mm)(163.404mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D62-3(158.287mm,77.979mm) on Top Layer And Track (158.07mm,77.089mm)(158.07mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D62-3(158.287mm,77.979mm) on Top Layer And Track (158.07mm,78.613mm)(158.07mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D62-4(163.187mm,77.979mm) on Top Layer And Track (163.404mm,77.089mm)(163.404mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D62-4(163.187mm,77.979mm) on Top Layer And Track (163.404mm,78.613mm)(163.404mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D6-3(130.678mm,307.339mm) on Top Layer And Track (130.895mm,304.673mm)(130.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D6-3(130.678mm,307.339mm) on Top Layer And Track (130.895mm,307.975mm)(130.895mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D63-1(125.787mm,81.279mm) on Top Layer And Track (125.57mm,78.613mm)(125.57mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D63-1(125.787mm,81.279mm) on Top Layer And Track (125.57mm,81.915mm)(125.57mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D63-2(130.687mm,81.279mm) on Top Layer And Track (130.904mm,78.613mm)(130.904mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D63-2(130.687mm,81.279mm) on Top Layer And Track (130.904mm,81.915mm)(130.904mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D63-3(125.787mm,77.979mm) on Top Layer And Track (125.57mm,77.089mm)(125.57mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D63-3(125.787mm,77.979mm) on Top Layer And Track (125.57mm,78.613mm)(125.57mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D63-4(130.687mm,77.979mm) on Top Layer And Track (130.904mm,77.089mm)(130.904mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D63-4(130.687mm,77.979mm) on Top Layer And Track (130.904mm,78.613mm)(130.904mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D6-4(125.778mm,307.339mm) on Top Layer And Track (125.561mm,304.673mm)(125.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D6-4(125.778mm,307.339mm) on Top Layer And Track (125.561mm,307.975mm)(125.561mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D64-1(93.287mm,81.279mm) on Top Layer And Track (93.07mm,78.613mm)(93.07mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D64-1(93.287mm,81.279mm) on Top Layer And Track (93.07mm,81.915mm)(93.07mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D64-2(98.187mm,81.279mm) on Top Layer And Track (98.404mm,78.613mm)(98.404mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D64-2(98.187mm,81.279mm) on Top Layer And Track (98.404mm,81.915mm)(98.404mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D64-3(93.287mm,77.979mm) on Top Layer And Track (93.07mm,77.089mm)(93.07mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D64-3(93.287mm,77.979mm) on Top Layer And Track (93.07mm,78.613mm)(93.07mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D64-4(98.187mm,77.979mm) on Top Layer And Track (98.404mm,77.089mm)(98.404mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D64-4(98.187mm,77.979mm) on Top Layer And Track (98.404mm,78.613mm)(98.404mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D65-1(60.787mm,81.279mm) on Top Layer And Track (60.57mm,78.613mm)(60.57mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D65-1(60.787mm,81.279mm) on Top Layer And Track (60.57mm,81.915mm)(60.57mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D65-2(65.687mm,81.279mm) on Top Layer And Track (65.904mm,78.613mm)(65.904mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D65-2(65.687mm,81.279mm) on Top Layer And Track (65.904mm,81.915mm)(65.904mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D65-3(60.787mm,77.979mm) on Top Layer And Track (60.57mm,77.089mm)(60.57mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D65-3(60.787mm,77.979mm) on Top Layer And Track (60.57mm,78.613mm)(60.57mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D65-4(65.687mm,77.979mm) on Top Layer And Track (65.904mm,77.089mm)(65.904mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D65-4(65.687mm,77.979mm) on Top Layer And Track (65.904mm,78.613mm)(65.904mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D66-1(28.287mm,81.279mm) on Top Layer And Track (28.07mm,78.613mm)(28.07mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D66-1(28.287mm,81.279mm) on Top Layer And Track (28.07mm,81.915mm)(28.07mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D66-2(33.187mm,81.279mm) on Top Layer And Track (33.404mm,78.613mm)(33.404mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D66-2(33.187mm,81.279mm) on Top Layer And Track (33.404mm,81.915mm)(33.404mm,82.169mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D66-3(28.287mm,77.979mm) on Top Layer And Track (28.07mm,77.089mm)(28.07mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D66-3(28.287mm,77.979mm) on Top Layer And Track (28.07mm,78.613mm)(28.07mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D66-4(33.187mm,77.979mm) on Top Layer And Track (33.404mm,77.089mm)(33.404mm,77.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D66-4(33.187mm,77.979mm) on Top Layer And Track (33.404mm,78.613mm)(33.404mm,80.645mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D7-1(163.178mm,304.039mm) on Top Layer And Track (163.395mm,303.149mm)(163.395mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D7-1(163.178mm,304.039mm) on Top Layer And Track (163.395mm,304.673mm)(163.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D7-2(158.278mm,304.039mm) on Top Layer And Track (158.061mm,303.149mm)(158.061mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D7-2(158.278mm,304.039mm) on Top Layer And Track (158.061mm,304.673mm)(158.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D7-3(163.178mm,307.339mm) on Top Layer And Track (163.395mm,304.673mm)(163.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D7-3(163.178mm,307.339mm) on Top Layer And Track (163.395mm,307.975mm)(163.395mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D7-4(158.278mm,307.339mm) on Top Layer And Track (158.061mm,304.673mm)(158.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D7-4(158.278mm,307.339mm) on Top Layer And Track (158.061mm,307.975mm)(158.061mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D8-1(195.678mm,304.039mm) on Top Layer And Track (195.895mm,303.149mm)(195.895mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D8-1(195.678mm,304.039mm) on Top Layer And Track (195.895mm,304.673mm)(195.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D8-2(190.778mm,304.039mm) on Top Layer And Track (190.561mm,303.149mm)(190.561mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D8-2(190.778mm,304.039mm) on Top Layer And Track (190.561mm,304.673mm)(190.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D8-3(195.678mm,307.339mm) on Top Layer And Track (195.895mm,304.673mm)(195.895mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D8-3(195.678mm,307.339mm) on Top Layer And Track (195.895mm,307.975mm)(195.895mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D8-4(190.778mm,307.339mm) on Top Layer And Track (190.561mm,304.673mm)(190.561mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D8-4(190.778mm,307.339mm) on Top Layer And Track (190.561mm,307.975mm)(190.561mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D9-1(228.178mm,304.039mm) on Top Layer And Track (228.395mm,303.149mm)(228.395mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D9-1(228.178mm,304.039mm) on Top Layer And Track (228.395mm,304.673mm)(228.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D9-2(223.278mm,304.039mm) on Top Layer And Track (223.061mm,303.149mm)(223.061mm,303.403mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D9-2(223.278mm,304.039mm) on Top Layer And Track (223.061mm,304.673mm)(223.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D9-3(228.178mm,307.339mm) on Top Layer And Track (228.395mm,304.673mm)(228.395mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D9-3(228.178mm,307.339mm) on Top Layer And Track (228.395mm,307.975mm)(228.395mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.15mm) Between Pad D9-4(223.278mm,307.339mm) on Top Layer And Track (223.061mm,304.673mm)(223.061mm,306.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.15mm) Between Pad D9-4(223.278mm,307.339mm) on Top Layer And Track (223.061mm,307.975mm)(223.061mm,308.229mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R10-1(122.809mm,299.131mm) on Top Layer And Track (121.919mm,297.196mm)(121.919mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R10-1(122.809mm,299.131mm) on Top Layer And Track (123.699mm,297.196mm)(123.699mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R10-2(122.809mm,297.261mm) on Top Layer And Track (121.919mm,297.196mm)(121.919mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R10-2(122.809mm,297.261mm) on Top Layer And Track (123.699mm,297.196mm)(123.699mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-1(33.147mm,345.313mm) on Top Layer And Track (32.257mm,343.378mm)(32.257mm,345.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-1(33.147mm,345.313mm) on Top Layer And Track (34.037mm,343.378mm)(34.037mm,345.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-1(188.595mm,287.193mm) on Top Layer And Track (187.705mm,285.258mm)(187.705mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-1(188.595mm,287.193mm) on Top Layer And Track (189.485mm,285.258mm)(189.485mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-2(188.595mm,285.323mm) on Top Layer And Track (187.705mm,285.258mm)(187.705mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R11-2(188.595mm,285.323mm) on Top Layer And Track (189.485mm,285.258mm)(189.485mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-2(33.147mm,343.443mm) on Top Layer And Track (32.257mm,343.378mm)(32.257mm,345.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R1-2(33.147mm,343.443mm) on Top Layer And Track (34.037mm,343.378mm)(34.037mm,345.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R12-1(220.599mm,287.066mm) on Top Layer And Track (219.709mm,285.131mm)(219.709mm,287.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R12-1(220.599mm,287.066mm) on Top Layer And Track (221.489mm,285.131mm)(221.489mm,287.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R12-2(220.599mm,285.196mm) on Top Layer And Track (219.709mm,285.131mm)(219.709mm,287.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R12-2(220.599mm,285.196mm) on Top Layer And Track (221.489mm,285.131mm)(221.489mm,287.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R13-1(252.857mm,287.193mm) on Top Layer And Track (251.967mm,285.258mm)(251.967mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R13-1(252.857mm,287.193mm) on Top Layer And Track (253.747mm,285.258mm)(253.747mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R13-2(252.857mm,285.323mm) on Top Layer And Track (251.967mm,285.258mm)(251.967mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R13-2(252.857mm,285.323mm) on Top Layer And Track (253.747mm,285.258mm)(253.747mm,287.258mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R14-1(26.035mm,254.635mm) on Top Layer And Track (25.145mm,252.7mm)(25.145mm,254.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R14-1(26.035mm,254.635mm) on Top Layer And Track (26.925mm,252.7mm)(26.925mm,254.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R14-2(26.035mm,252.765mm) on Top Layer And Track (25.145mm,252.7mm)(25.145mm,254.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R14-2(26.035mm,252.765mm) on Top Layer And Track (26.925mm,252.7mm)(26.925mm,254.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R15-1(58.801mm,254.554mm) on Top Layer And Track (57.911mm,252.619mm)(57.911mm,254.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R15-1(58.801mm,254.554mm) on Top Layer And Track (59.691mm,252.619mm)(59.691mm,254.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R15-2(58.801mm,252.684mm) on Top Layer And Track (57.911mm,252.619mm)(57.911mm,254.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R15-2(58.801mm,252.684mm) on Top Layer And Track (59.691mm,252.619mm)(59.691mm,254.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R16-1(91.313mm,254.681mm) on Top Layer And Track (90.423mm,252.746mm)(90.423mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R16-1(91.313mm,254.681mm) on Top Layer And Track (92.203mm,252.746mm)(92.203mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R16-2(91.313mm,252.811mm) on Top Layer And Track (90.423mm,252.746mm)(90.423mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R16-2(91.313mm,252.811mm) on Top Layer And Track (92.203mm,252.746mm)(92.203mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R17-1(165.989mm,266.619mm) on Top Layer And Track (165.099mm,264.684mm)(165.099mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R17-1(165.989mm,266.619mm) on Top Layer And Track (166.879mm,264.684mm)(166.879mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R17-2(165.989mm,264.749mm) on Top Layer And Track (165.099mm,264.684mm)(165.099mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R17-2(165.989mm,264.749mm) on Top Layer And Track (166.879mm,264.684mm)(166.879mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R18-1(123.825mm,254.681mm) on Top Layer And Track (122.935mm,252.746mm)(122.935mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R18-1(123.825mm,254.681mm) on Top Layer And Track (124.715mm,252.746mm)(124.715mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R18-2(123.825mm,252.811mm) on Top Layer And Track (122.935mm,252.746mm)(122.935mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R18-2(123.825mm,252.811mm) on Top Layer And Track (124.715mm,252.746mm)(124.715mm,254.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R19-1(199.263mm,266.619mm) on Top Layer And Track (198.373mm,264.684mm)(198.373mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R19-1(199.263mm,266.619mm) on Top Layer And Track (200.153mm,264.684mm)(200.153mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R19-2(199.263mm,264.749mm) on Top Layer And Track (198.373mm,264.684mm)(198.373mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R19-2(199.263mm,264.749mm) on Top Layer And Track (200.153mm,264.684mm)(200.153mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R20-1(231.775mm,266.619mm) on Top Layer And Track (230.885mm,264.684mm)(230.885mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R20-1(231.775mm,266.619mm) on Top Layer And Track (232.665mm,264.684mm)(232.665mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R20-2(231.775mm,264.749mm) on Top Layer And Track (230.885mm,264.684mm)(230.885mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R20-2(231.775mm,264.749mm) on Top Layer And Track (232.665mm,264.684mm)(232.665mm,266.684mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R2-1(53.467mm,345.359mm) on Top Layer And Track (52.577mm,343.424mm)(52.577mm,345.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R2-1(53.467mm,345.359mm) on Top Layer And Track (54.357mm,343.424mm)(54.357mm,345.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R21-1(263.525mm,266.492mm) on Top Layer And Track (262.635mm,264.557mm)(262.635mm,266.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R21-1(263.525mm,266.492mm) on Top Layer And Track (264.415mm,264.557mm)(264.415mm,266.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R21-2(263.525mm,264.622mm) on Top Layer And Track (262.635mm,264.557mm)(262.635mm,266.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R21-2(263.525mm,264.622mm) on Top Layer And Track (264.415mm,264.557mm)(264.415mm,266.557mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R2-2(53.467mm,343.489mm) on Top Layer And Track (52.577mm,343.424mm)(52.577mm,345.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R2-2(53.467mm,343.489mm) on Top Layer And Track (54.357mm,343.424mm)(54.357mm,345.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R22-1(24.511mm,234.107mm) on Top Layer And Track (23.621mm,232.172mm)(23.621mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R22-1(24.511mm,234.107mm) on Top Layer And Track (25.401mm,232.172mm)(25.401mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R22-2(24.511mm,232.237mm) on Top Layer And Track (23.621mm,232.172mm)(23.621mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R22-2(24.511mm,232.237mm) on Top Layer And Track (25.401mm,232.172mm)(25.401mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R23-1(56.261mm,234.234mm) on Top Layer And Track (55.371mm,232.299mm)(55.371mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R23-1(56.261mm,234.234mm) on Top Layer And Track (57.151mm,232.299mm)(57.151mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R23-2(56.261mm,232.364mm) on Top Layer And Track (55.371mm,232.299mm)(55.371mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R23-2(56.261mm,232.364mm) on Top Layer And Track (57.151mm,232.299mm)(57.151mm,234.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R24-1(90.043mm,234.315mm) on Top Layer And Track (89.153mm,232.38mm)(89.153mm,234.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R24-1(90.043mm,234.315mm) on Top Layer And Track (90.933mm,232.38mm)(90.933mm,234.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R24-2(90.043mm,232.445mm) on Top Layer And Track (89.153mm,232.38mm)(89.153mm,234.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R24-2(90.043mm,232.445mm) on Top Layer And Track (90.933mm,232.38mm)(90.933mm,234.38mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R25-1(165.862mm,222.042mm) on Top Layer And Track (164.972mm,220.107mm)(164.972mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R25-1(165.862mm,222.042mm) on Top Layer And Track (166.752mm,220.107mm)(166.752mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R25-2(165.862mm,220.172mm) on Top Layer And Track (164.972mm,220.107mm)(164.972mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R25-2(165.862mm,220.172mm) on Top Layer And Track (166.752mm,220.107mm)(166.752mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R26-1(122.682mm,234.107mm) on Top Layer And Track (121.792mm,232.172mm)(121.792mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R26-1(122.682mm,234.107mm) on Top Layer And Track (123.572mm,232.172mm)(123.572mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R26-2(122.682mm,232.237mm) on Top Layer And Track (121.792mm,232.172mm)(121.792mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R26-2(122.682mm,232.237mm) on Top Layer And Track (123.572mm,232.172mm)(123.572mm,234.172mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R27-1(199.898mm,222.042mm) on Top Layer And Track (199.008mm,220.107mm)(199.008mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R27-1(199.898mm,222.042mm) on Top Layer And Track (200.788mm,220.107mm)(200.788mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R27-2(199.898mm,220.172mm) on Top Layer And Track (199.008mm,220.107mm)(199.008mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R27-2(199.898mm,220.172mm) on Top Layer And Track (200.788mm,220.107mm)(200.788mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R28-1(231.267mm,222.042mm) on Top Layer And Track (230.377mm,220.107mm)(230.377mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R28-1(231.267mm,222.042mm) on Top Layer And Track (232.157mm,220.107mm)(232.157mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R28-2(231.267mm,220.172mm) on Top Layer And Track (230.377mm,220.107mm)(230.377mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R28-2(231.267mm,220.172mm) on Top Layer And Track (232.157mm,220.107mm)(232.157mm,222.107mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R29-1(262.763mm,222.123mm) on Top Layer And Track (261.873mm,220.188mm)(261.873mm,222.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R29-1(262.763mm,222.123mm) on Top Layer And Track (263.653mm,220.188mm)(263.653mm,222.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R29-2(262.763mm,220.253mm) on Top Layer And Track (261.873mm,220.188mm)(261.873mm,222.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R29-2(262.763mm,220.253mm) on Top Layer And Track (263.653mm,220.188mm)(263.653mm,222.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R30-1(25.527mm,189.784mm) on Top Layer And Track (24.637mm,187.849mm)(24.637mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R30-1(25.527mm,189.784mm) on Top Layer And Track (26.417mm,187.849mm)(26.417mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R30-2(25.527mm,187.914mm) on Top Layer And Track (24.637mm,187.849mm)(24.637mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R30-2(25.527mm,187.914mm) on Top Layer And Track (26.417mm,187.849mm)(26.417mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R3-1(17.699mm,346.456mm) on Top Layer And Track (15.764mm,345.566mm)(17.764mm,345.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R3-1(17.699mm,346.456mm) on Top Layer And Track (15.764mm,347.346mm)(17.764mm,347.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R31-1(58.039mm,189.784mm) on Top Layer And Track (57.149mm,187.849mm)(57.149mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R31-1(58.039mm,189.784mm) on Top Layer And Track (58.929mm,187.849mm)(58.929mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R31-2(58.039mm,187.914mm) on Top Layer And Track (57.149mm,187.849mm)(57.149mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R31-2(58.039mm,187.914mm) on Top Layer And Track (58.929mm,187.849mm)(58.929mm,189.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R3-2(15.829mm,346.456mm) on Top Layer And Track (15.764mm,345.566mm)(17.764mm,345.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R3-2(15.829mm,346.456mm) on Top Layer And Track (15.764mm,347.346mm)(17.764mm,347.346mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R32-1(90.805mm,189.738mm) on Top Layer And Track (89.915mm,187.803mm)(89.915mm,189.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R32-1(90.805mm,189.738mm) on Top Layer And Track (91.695mm,187.803mm)(91.695mm,189.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R32-2(90.805mm,187.868mm) on Top Layer And Track (89.915mm,187.803mm)(89.915mm,189.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R32-2(90.805mm,187.868mm) on Top Layer And Track (91.695mm,187.803mm)(91.695mm,189.803mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R33-1(166.37mm,201.641mm) on Top Layer And Track (165.48mm,199.706mm)(165.48mm,201.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R33-1(166.37mm,201.641mm) on Top Layer And Track (167.26mm,199.706mm)(167.26mm,201.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R33-2(166.37mm,199.771mm) on Top Layer And Track (165.48mm,199.706mm)(165.48mm,201.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R33-2(166.37mm,199.771mm) on Top Layer And Track (167.26mm,199.706mm)(167.26mm,201.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R34-1(124.333mm,189.83mm) on Top Layer And Track (123.443mm,187.895mm)(123.443mm,189.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R34-1(124.333mm,189.83mm) on Top Layer And Track (125.223mm,187.895mm)(125.223mm,189.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R34-2(124.333mm,187.96mm) on Top Layer And Track (123.443mm,187.895mm)(123.443mm,189.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R34-2(124.333mm,187.96mm) on Top Layer And Track (125.223mm,187.895mm)(125.223mm,189.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R35-1(199.009mm,201.595mm) on Top Layer And Track (198.119mm,199.66mm)(198.119mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R35-1(199.009mm,201.595mm) on Top Layer And Track (199.899mm,199.66mm)(199.899mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R35-2(199.009mm,199.725mm) on Top Layer And Track (198.119mm,199.66mm)(198.119mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R35-2(199.009mm,199.725mm) on Top Layer And Track (199.899mm,199.66mm)(199.899mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R36-1(231.902mm,201.595mm) on Top Layer And Track (231.012mm,199.66mm)(231.012mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R36-1(231.902mm,201.595mm) on Top Layer And Track (232.792mm,199.66mm)(232.792mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R36-2(231.902mm,199.725mm) on Top Layer And Track (231.012mm,199.66mm)(231.012mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R36-2(231.902mm,199.725mm) on Top Layer And Track (232.792mm,199.66mm)(232.792mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R37-1(263.525mm,201.595mm) on Top Layer And Track (262.635mm,199.66mm)(262.635mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R37-1(263.525mm,201.595mm) on Top Layer And Track (264.415mm,199.66mm)(264.415mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R37-2(263.525mm,199.725mm) on Top Layer And Track (262.635mm,199.66mm)(262.635mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R37-2(263.525mm,199.725mm) on Top Layer And Track (264.415mm,199.66mm)(264.415mm,201.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R38-1(25.146mm,169.083mm) on Top Layer And Track (24.256mm,167.148mm)(24.256mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R38-1(25.146mm,169.083mm) on Top Layer And Track (26.036mm,167.148mm)(26.036mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R38-2(25.146mm,167.213mm) on Top Layer And Track (24.256mm,167.148mm)(24.256mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R38-2(25.146mm,167.213mm) on Top Layer And Track (26.036mm,167.148mm)(26.036mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R39-1(57.785mm,169.129mm) on Top Layer And Track (56.895mm,167.194mm)(56.895mm,169.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R39-1(57.785mm,169.129mm) on Top Layer And Track (58.675mm,167.194mm)(58.675mm,169.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R39-2(57.785mm,167.259mm) on Top Layer And Track (56.895mm,167.194mm)(56.895mm,169.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R39-2(57.785mm,167.259mm) on Top Layer And Track (58.675mm,167.194mm)(58.675mm,169.194mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R40-1(89.916mm,169.083mm) on Top Layer And Track (89.026mm,167.148mm)(89.026mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R40-1(89.916mm,169.083mm) on Top Layer And Track (90.806mm,167.148mm)(90.806mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R40-2(89.916mm,167.213mm) on Top Layer And Track (89.026mm,167.148mm)(89.026mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R40-2(89.916mm,167.213mm) on Top Layer And Track (90.806mm,167.148mm)(90.806mm,169.148mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R4-1(17.699mm,343.662mm) on Top Layer And Track (15.764mm,342.772mm)(17.764mm,342.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R4-1(17.699mm,343.662mm) on Top Layer And Track (15.764mm,344.552mm)(17.764mm,344.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R41-1(163.83mm,157.145mm) on Top Layer And Track (162.94mm,155.21mm)(162.94mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R41-1(163.83mm,157.145mm) on Top Layer And Track (164.72mm,155.21mm)(164.72mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R41-2(163.83mm,155.275mm) on Top Layer And Track (162.94mm,155.21mm)(162.94mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R41-2(163.83mm,155.275mm) on Top Layer And Track (164.72mm,155.21mm)(164.72mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R4-2(15.829mm,343.662mm) on Top Layer And Track (15.764mm,342.772mm)(17.764mm,342.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R4-2(15.829mm,343.662mm) on Top Layer And Track (15.764mm,344.552mm)(17.764mm,344.552mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R42-1(122.428mm,169.21mm) on Top Layer And Track (121.538mm,167.275mm)(121.538mm,169.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R42-1(122.428mm,169.21mm) on Top Layer And Track (123.318mm,167.275mm)(123.318mm,169.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R42-2(122.428mm,167.34mm) on Top Layer And Track (121.538mm,167.275mm)(121.538mm,169.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R42-2(122.428mm,167.34mm) on Top Layer And Track (123.318mm,167.275mm)(123.318mm,169.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R43-1(199.263mm,157.018mm) on Top Layer And Track (198.373mm,155.083mm)(198.373mm,157.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R43-1(199.263mm,157.018mm) on Top Layer And Track (200.153mm,155.083mm)(200.153mm,157.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R43-2(199.263mm,155.148mm) on Top Layer And Track (198.373mm,155.083mm)(198.373mm,157.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R43-2(199.263mm,155.148mm) on Top Layer And Track (200.153mm,155.083mm)(200.153mm,157.083mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R44-1(232.029mm,157.145mm) on Top Layer And Track (231.139mm,155.21mm)(231.139mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R44-1(232.029mm,157.145mm) on Top Layer And Track (232.919mm,155.21mm)(232.919mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R44-2(232.029mm,155.275mm) on Top Layer And Track (231.139mm,155.21mm)(231.139mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R44-2(232.029mm,155.275mm) on Top Layer And Track (232.919mm,155.21mm)(232.919mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R45-1(264.414mm,157.145mm) on Top Layer And Track (263.524mm,155.21mm)(263.524mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R45-1(264.414mm,157.145mm) on Top Layer And Track (265.304mm,155.21mm)(265.304mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R45-2(264.414mm,155.275mm) on Top Layer And Track (263.524mm,155.21mm)(263.524mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R45-2(264.414mm,155.275mm) on Top Layer And Track (265.304mm,155.21mm)(265.304mm,157.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R46-1(24.384mm,124.76mm) on Top Layer And Track (23.494mm,122.825mm)(23.494mm,124.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R46-1(24.384mm,124.76mm) on Top Layer And Track (25.274mm,122.825mm)(25.274mm,124.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R46-2(24.384mm,122.89mm) on Top Layer And Track (23.494mm,122.825mm)(23.494mm,124.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R46-2(24.384mm,122.89mm) on Top Layer And Track (25.274mm,122.825mm)(25.274mm,124.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R47-1(57.912mm,124.76mm) on Top Layer And Track (57.022mm,122.825mm)(57.022mm,124.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R47-1(57.912mm,124.76mm) on Top Layer And Track (58.802mm,122.825mm)(58.802mm,124.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R47-2(57.912mm,122.89mm) on Top Layer And Track (57.022mm,122.825mm)(57.022mm,124.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R47-2(57.912mm,122.89mm) on Top Layer And Track (58.802mm,122.825mm)(58.802mm,124.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R48-1(88.646mm,124.806mm) on Top Layer And Track (87.756mm,122.871mm)(87.756mm,124.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R48-1(88.646mm,124.806mm) on Top Layer And Track (89.536mm,122.871mm)(89.536mm,124.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R48-2(88.646mm,122.936mm) on Top Layer And Track (87.756mm,122.871mm)(87.756mm,124.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R48-2(88.646mm,122.936mm) on Top Layer And Track (89.536mm,122.871mm)(89.536mm,124.871mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R49-1(167.894mm,136.571mm) on Top Layer And Track (167.004mm,134.636mm)(167.004mm,136.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R49-1(167.894mm,136.571mm) on Top Layer And Track (168.784mm,134.636mm)(168.784mm,136.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R49-2(167.894mm,134.701mm) on Top Layer And Track (167.004mm,134.636mm)(167.004mm,136.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R49-2(167.894mm,134.701mm) on Top Layer And Track (168.784mm,134.636mm)(168.784mm,136.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R50-1(121.539mm,124.633mm) on Top Layer And Track (120.649mm,122.698mm)(120.649mm,124.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R50-1(121.539mm,124.633mm) on Top Layer And Track (122.429mm,122.698mm)(122.429mm,124.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R50-2(121.539mm,122.763mm) on Top Layer And Track (120.649mm,122.698mm)(120.649mm,124.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R50-2(121.539mm,122.763mm) on Top Layer And Track (122.429mm,122.698mm)(122.429mm,124.698mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R5-1(44.831mm,324.658mm) on Top Layer And Track (43.941mm,322.723mm)(43.941mm,324.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R5-1(44.831mm,324.658mm) on Top Layer And Track (45.721mm,322.723mm)(45.721mm,324.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R51-1(202.311mm,136.571mm) on Top Layer And Track (201.421mm,134.636mm)(201.421mm,136.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R51-1(202.311mm,136.571mm) on Top Layer And Track (203.201mm,134.636mm)(203.201mm,136.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R51-2(202.311mm,134.701mm) on Top Layer And Track (201.421mm,134.636mm)(201.421mm,136.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R51-2(202.311mm,134.701mm) on Top Layer And Track (203.201mm,134.636mm)(203.201mm,136.636mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R5-2(44.831mm,322.788mm) on Top Layer And Track (43.941mm,322.723mm)(43.941mm,324.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R5-2(44.831mm,322.788mm) on Top Layer And Track (45.721mm,322.723mm)(45.721mm,324.723mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R52-1(233.426mm,136.525mm) on Top Layer And Track (232.536mm,134.59mm)(232.536mm,136.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R52-1(233.426mm,136.525mm) on Top Layer And Track (234.316mm,134.59mm)(234.316mm,136.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R52-2(233.426mm,134.655mm) on Top Layer And Track (232.536mm,134.59mm)(232.536mm,136.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R52-2(233.426mm,134.655mm) on Top Layer And Track (234.316mm,134.59mm)(234.316mm,136.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R53-1(265.938mm,136.525mm) on Top Layer And Track (265.048mm,134.59mm)(265.048mm,136.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R53-1(265.938mm,136.525mm) on Top Layer And Track (266.828mm,134.59mm)(266.828mm,136.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R53-2(265.938mm,134.655mm) on Top Layer And Track (265.048mm,134.59mm)(265.048mm,136.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R53-2(265.938mm,134.655mm) on Top Layer And Track (266.828mm,134.59mm)(266.828mm,136.59mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R54-1(23.114mm,104.394mm) on Top Layer And Track (22.224mm,102.459mm)(22.224mm,104.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R54-1(23.114mm,104.394mm) on Top Layer And Track (24.004mm,102.459mm)(24.004mm,104.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R54-2(23.114mm,102.524mm) on Top Layer And Track (22.224mm,102.459mm)(22.224mm,104.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R54-2(23.114mm,102.524mm) on Top Layer And Track (24.004mm,102.459mm)(24.004mm,104.459mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R55-1(57.023mm,104.186mm) on Top Layer And Track (56.133mm,102.251mm)(56.133mm,104.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R55-1(57.023mm,104.186mm) on Top Layer And Track (57.913mm,102.251mm)(57.913mm,104.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R55-2(57.023mm,102.316mm) on Top Layer And Track (56.133mm,102.251mm)(56.133mm,104.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R55-2(57.023mm,102.316mm) on Top Layer And Track (57.913mm,102.251mm)(57.913mm,104.251mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R56-1(88.519mm,104.313mm) on Top Layer And Track (87.629mm,102.378mm)(87.629mm,104.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R56-1(88.519mm,104.313mm) on Top Layer And Track (89.409mm,102.378mm)(89.409mm,104.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R56-2(88.519mm,102.443mm) on Top Layer And Track (87.629mm,102.378mm)(87.629mm,104.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R56-2(88.519mm,102.443mm) on Top Layer And Track (89.409mm,102.378mm)(89.409mm,104.378mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R57-1(168.529mm,92.248mm) on Top Layer And Track (167.639mm,90.313mm)(167.639mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R57-1(168.529mm,92.248mm) on Top Layer And Track (169.419mm,90.313mm)(169.419mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R57-2(168.529mm,90.378mm) on Top Layer And Track (167.639mm,90.313mm)(167.639mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R57-2(168.529mm,90.378mm) on Top Layer And Track (169.419mm,90.313mm)(169.419mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R58-1(120.015mm,103.043mm) on Top Layer And Track (119.125mm,101.108mm)(119.125mm,103.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R58-1(120.015mm,103.043mm) on Top Layer And Track (120.905mm,101.108mm)(120.905mm,103.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R58-2(120.015mm,101.173mm) on Top Layer And Track (119.125mm,101.108mm)(119.125mm,103.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R58-2(120.015mm,101.173mm) on Top Layer And Track (120.905mm,101.108mm)(120.905mm,103.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R59-1(200.787mm,92.202mm) on Top Layer And Track (199.897mm,90.267mm)(199.897mm,92.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R59-1(200.787mm,92.202mm) on Top Layer And Track (201.677mm,90.267mm)(201.677mm,92.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R59-2(200.787mm,90.332mm) on Top Layer And Track (199.897mm,90.267mm)(199.897mm,92.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R59-2(200.787mm,90.332mm) on Top Layer And Track (201.677mm,90.267mm)(201.677mm,92.267mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R60-1(232.41mm,91.994mm) on Top Layer And Track (231.52mm,90.059mm)(231.52mm,92.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R60-1(232.41mm,91.994mm) on Top Layer And Track (233.3mm,90.059mm)(233.3mm,92.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R60-2(232.41mm,90.124mm) on Top Layer And Track (231.52mm,90.059mm)(231.52mm,92.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R60-2(232.41mm,90.124mm) on Top Layer And Track (233.3mm,90.059mm)(233.3mm,92.059mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R6-1(37.846mm,299.05mm) on Top Layer And Track (36.956mm,297.115mm)(36.956mm,299.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R6-1(37.846mm,299.05mm) on Top Layer And Track (38.736mm,297.115mm)(38.736mm,299.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R61-1(265.557mm,92.248mm) on Top Layer And Track (264.667mm,90.313mm)(264.667mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R61-1(265.557mm,92.248mm) on Top Layer And Track (266.447mm,90.313mm)(266.447mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R61-2(265.557mm,90.378mm) on Top Layer And Track (264.667mm,90.313mm)(264.667mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R61-2(265.557mm,90.378mm) on Top Layer And Track (266.447mm,90.313mm)(266.447mm,92.313mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R6-2(37.846mm,297.18mm) on Top Layer And Track (36.956mm,297.115mm)(36.956mm,299.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R6-2(37.846mm,297.18mm) on Top Layer And Track (38.736mm,297.115mm)(38.736mm,299.115mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R62-1(23.368mm,57.531mm) on Top Layer And Track (22.478mm,55.596mm)(22.478mm,57.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R62-1(23.368mm,57.531mm) on Top Layer And Track (24.258mm,55.596mm)(24.258mm,57.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R62-2(23.368mm,55.661mm) on Top Layer And Track (22.478mm,55.596mm)(22.478mm,57.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R62-2(23.368mm,55.661mm) on Top Layer And Track (24.258mm,55.596mm)(24.258mm,57.596mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R63-1(57.15mm,57.45mm) on Top Layer And Track (56.26mm,55.515mm)(56.26mm,57.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R63-1(57.15mm,57.45mm) on Top Layer And Track (58.04mm,55.515mm)(58.04mm,57.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R63-2(57.15mm,55.58mm) on Top Layer And Track (56.26mm,55.515mm)(56.26mm,57.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R63-2(57.15mm,55.58mm) on Top Layer And Track (58.04mm,55.515mm)(58.04mm,57.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R64-1(88.9mm,57.45mm) on Top Layer And Track (88.01mm,55.515mm)(88.01mm,57.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R64-1(88.9mm,57.45mm) on Top Layer And Track (89.79mm,55.515mm)(89.79mm,57.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R64-2(88.9mm,55.58mm) on Top Layer And Track (88.01mm,55.515mm)(88.01mm,57.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R64-2(88.9mm,55.58mm) on Top Layer And Track (89.79mm,55.515mm)(89.79mm,57.515mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R65-1(169.926mm,69.261mm) on Top Layer And Track (169.036mm,67.326mm)(169.036mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R65-1(169.926mm,69.261mm) on Top Layer And Track (170.816mm,67.326mm)(170.816mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R65-2(169.926mm,67.391mm) on Top Layer And Track (169.036mm,67.326mm)(169.036mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R65-2(169.926mm,67.391mm) on Top Layer And Track (170.816mm,67.326mm)(170.816mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R66-1(122.301mm,57.069mm) on Top Layer And Track (121.411mm,55.134mm)(121.411mm,57.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R66-1(122.301mm,57.069mm) on Top Layer And Track (123.191mm,55.134mm)(123.191mm,57.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R66-2(122.301mm,55.199mm) on Top Layer And Track (121.411mm,55.134mm)(121.411mm,57.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R66-2(122.301mm,55.199mm) on Top Layer And Track (123.191mm,55.134mm)(123.191mm,57.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R67-1(200.66mm,69.388mm) on Top Layer And Track (199.77mm,67.453mm)(199.77mm,69.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R67-1(200.66mm,69.388mm) on Top Layer And Track (201.55mm,67.453mm)(201.55mm,69.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R67-2(200.66mm,67.518mm) on Top Layer And Track (199.77mm,67.453mm)(199.77mm,69.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R67-2(200.66mm,67.518mm) on Top Layer And Track (201.55mm,67.453mm)(201.55mm,69.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R68-1(234.061mm,69.261mm) on Top Layer And Track (233.171mm,67.326mm)(233.171mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R68-1(234.061mm,69.261mm) on Top Layer And Track (234.951mm,67.326mm)(234.951mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R68-2(234.061mm,67.391mm) on Top Layer And Track (233.171mm,67.326mm)(233.171mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R68-2(234.061mm,67.391mm) on Top Layer And Track (234.951mm,67.326mm)(234.951mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R69-1(267.081mm,69.261mm) on Top Layer And Track (266.191mm,67.326mm)(266.191mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R69-1(267.081mm,69.261mm) on Top Layer And Track (267.971mm,67.326mm)(267.971mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R69-2(267.081mm,67.391mm) on Top Layer And Track (266.191mm,67.326mm)(266.191mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R69-2(267.081mm,67.391mm) on Top Layer And Track (267.971mm,67.326mm)(267.971mm,69.326mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-1(56.769mm,299.131mm) on Top Layer And Track (55.879mm,297.196mm)(55.879mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-1(56.769mm,299.131mm) on Top Layer And Track (57.659mm,297.196mm)(57.659mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-2(56.769mm,297.261mm) on Top Layer And Track (55.879mm,297.196mm)(55.879mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R7-2(56.769mm,297.261mm) on Top Layer And Track (57.659mm,297.196mm)(57.659mm,299.196mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R8-1(91.059mm,299.258mm) on Top Layer And Track (90.169mm,297.323mm)(90.169mm,299.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R8-1(91.059mm,299.258mm) on Top Layer And Track (91.949mm,297.323mm)(91.949mm,299.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R8-2(91.059mm,297.388mm) on Top Layer And Track (90.169mm,297.323mm)(90.169mm,299.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R8-2(91.059mm,297.388mm) on Top Layer And Track (91.949mm,297.323mm)(91.949mm,299.323mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R9-1(157.226mm,287.32mm) on Top Layer And Track (156.336mm,285.385mm)(156.336mm,287.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R9-1(157.226mm,287.32mm) on Top Layer And Track (158.116mm,285.385mm)(158.116mm,287.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R9-2(157.226mm,285.45mm) on Top Layer And Track (156.336mm,285.385mm)(156.336mm,287.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.116mm < 0.15mm) Between Pad R9-2(157.226mm,285.45mm) on Top Layer And Track (158.116mm,285.385mm)(158.116mm,287.385mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.116mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW10-1(30.737mm,252.765mm) on Multi-Layer And Track (30.737mm,253.812mm)(30.737mm,255.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW10-2(30.737mm,264.765mm) on Multi-Layer And Track (30.737mm,262.372mm)(30.737mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW11-1(63.237mm,252.765mm) on Multi-Layer And Track (63.237mm,253.812mm)(63.237mm,255.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW11-2(63.237mm,264.765mm) on Multi-Layer And Track (63.237mm,262.372mm)(63.237mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW12-1(95.737mm,252.765mm) on Multi-Layer And Track (95.737mm,253.812mm)(95.737mm,255.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW12-2(95.737mm,264.765mm) on Multi-Layer And Track (95.737mm,262.372mm)(95.737mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW13-1(160.737mm,264.765mm) on Multi-Layer And Track (160.737mm,262.27mm)(160.737mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW13-2(160.737mm,252.765mm) on Multi-Layer And Track (160.737mm,253.812mm)(160.737mm,255.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW14-1(128.237mm,252.765mm) on Multi-Layer And Track (128.237mm,253.812mm)(128.237mm,255.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW14-2(128.237mm,264.765mm) on Multi-Layer And Track (128.237mm,262.372mm)(128.237mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW15-1(193.237mm,264.765mm) on Multi-Layer And Track (193.237mm,262.27mm)(193.237mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW15-2(193.237mm,252.765mm) on Multi-Layer And Track (193.237mm,253.812mm)(193.237mm,255.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW16-1(225.737mm,264.765mm) on Multi-Layer And Track (225.737mm,262.27mm)(225.737mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW16-2(225.737mm,252.765mm) on Multi-Layer And Track (225.737mm,253.812mm)(225.737mm,255.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW17-1(258.237mm,264.765mm) on Multi-Layer And Track (258.237mm,262.27mm)(258.237mm,263.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW17-2(258.237mm,252.765mm) on Multi-Layer And Track (258.237mm,253.812mm)(258.237mm,255.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW18-1(30.737mm,232.265mm) on Multi-Layer And Track (30.737mm,229.77mm)(30.737mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW18-2(30.737mm,220.265mm) on Multi-Layer And Track (30.737mm,221.312mm)(30.737mm,222.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW19-1(63.237mm,232.265mm) on Multi-Layer And Track (63.237mm,229.77mm)(63.237mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW19-2(63.237mm,220.265mm) on Multi-Layer And Track (63.237mm,221.312mm)(63.237mm,222.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW20-1(95.737mm,232.265mm) on Multi-Layer And Track (95.737mm,229.77mm)(95.737mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW20-2(95.737mm,220.265mm) on Multi-Layer And Track (95.737mm,221.312mm)(95.737mm,222.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW2-1(30.737mm,297.211mm) on Multi-Layer And Track (30.737mm,294.716mm)(30.737mm,296.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW21-1(160.737mm,220.265mm) on Multi-Layer And Track (160.737mm,221.312mm)(160.737mm,222.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW21-2(160.737mm,232.265mm) on Multi-Layer And Track (160.737mm,229.872mm)(160.737mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW2-2(30.737mm,285.211mm) on Multi-Layer And Track (30.737mm,286.258mm)(30.737mm,287.604mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW22-1(128.237mm,232.265mm) on Multi-Layer And Track (128.237mm,229.77mm)(128.237mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW22-2(128.237mm,220.265mm) on Multi-Layer And Track (128.237mm,221.312mm)(128.237mm,222.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW23-1(193.237mm,220.265mm) on Multi-Layer And Track (193.237mm,221.312mm)(193.237mm,222.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW23-2(193.237mm,232.265mm) on Multi-Layer And Track (193.237mm,229.872mm)(193.237mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW24-1(225.737mm,220.265mm) on Multi-Layer And Track (225.737mm,221.312mm)(225.737mm,222.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW24-2(225.737mm,232.265mm) on Multi-Layer And Track (225.737mm,229.872mm)(225.737mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW25-1(258.237mm,220.265mm) on Multi-Layer And Track (258.237mm,221.312mm)(258.237mm,222.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW25-2(258.237mm,232.265mm) on Multi-Layer And Track (258.237mm,229.872mm)(258.237mm,231.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW26-1(30.737mm,187.765mm) on Multi-Layer And Track (30.737mm,188.812mm)(30.737mm,190.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW26-2(30.737mm,199.765mm) on Multi-Layer And Track (30.737mm,197.372mm)(30.737mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW27-1(63.237mm,187.765mm) on Multi-Layer And Track (63.237mm,188.812mm)(63.237mm,190.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW27-2(63.237mm,199.765mm) on Multi-Layer And Track (63.237mm,197.372mm)(63.237mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW28-1(95.737mm,187.765mm) on Multi-Layer And Track (95.737mm,188.812mm)(95.737mm,190.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW28-2(95.737mm,199.765mm) on Multi-Layer And Track (95.737mm,197.372mm)(95.737mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW29-1(160.737mm,199.765mm) on Multi-Layer And Track (160.737mm,197.27mm)(160.737mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW29-2(160.737mm,187.765mm) on Multi-Layer And Track (160.737mm,188.812mm)(160.737mm,190.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW30-1(128.237mm,187.765mm) on Multi-Layer And Track (128.237mm,188.812mm)(128.237mm,190.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW30-2(128.237mm,199.765mm) on Multi-Layer And Track (128.237mm,197.372mm)(128.237mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW3-1(63.237mm,297.265mm) on Multi-Layer And Track (63.237mm,294.77mm)(63.237mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW31-1(193.237mm,199.765mm) on Multi-Layer And Track (193.237mm,197.27mm)(193.237mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW31-2(193.237mm,187.765mm) on Multi-Layer And Track (193.237mm,188.812mm)(193.237mm,190.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW3-2(63.237mm,285.265mm) on Multi-Layer And Track (63.237mm,286.312mm)(63.237mm,287.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW32-1(225.737mm,199.765mm) on Multi-Layer And Track (225.737mm,197.27mm)(225.737mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW32-2(225.737mm,187.765mm) on Multi-Layer And Track (225.737mm,188.812mm)(225.737mm,190.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW33-1(258.237mm,199.765mm) on Multi-Layer And Track (258.237mm,197.27mm)(258.237mm,198.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW33-2(258.237mm,187.765mm) on Multi-Layer And Track (258.237mm,188.812mm)(258.237mm,190.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW34-1(30.737mm,167.265mm) on Multi-Layer And Track (30.737mm,164.77mm)(30.737mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW34-2(30.737mm,155.265mm) on Multi-Layer And Track (30.737mm,156.312mm)(30.737mm,157.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW35-1(63.237mm,167.265mm) on Multi-Layer And Track (63.237mm,164.77mm)(63.237mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW35-2(63.237mm,155.265mm) on Multi-Layer And Track (63.237mm,156.312mm)(63.237mm,157.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW36-1(95.737mm,167.265mm) on Multi-Layer And Track (95.737mm,164.77mm)(95.737mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW36-2(95.737mm,155.265mm) on Multi-Layer And Track (95.737mm,156.312mm)(95.737mm,157.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW37-1(160.737mm,155.265mm) on Multi-Layer And Track (160.737mm,156.312mm)(160.737mm,157.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW37-2(160.737mm,167.265mm) on Multi-Layer And Track (160.737mm,164.872mm)(160.737mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW38-1(128.237mm,167.265mm) on Multi-Layer And Track (128.237mm,164.77mm)(128.237mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW38-2(128.237mm,155.265mm) on Multi-Layer And Track (128.237mm,156.312mm)(128.237mm,157.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW39-1(193.237mm,155.265mm) on Multi-Layer And Track (193.237mm,156.312mm)(193.237mm,157.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW39-2(193.237mm,167.265mm) on Multi-Layer And Track (193.237mm,164.872mm)(193.237mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW40-1(225.737mm,155.265mm) on Multi-Layer And Track (225.737mm,156.312mm)(225.737mm,157.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW40-2(225.737mm,167.265mm) on Multi-Layer And Track (225.737mm,164.872mm)(225.737mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW4-1(95.737mm,297.265mm) on Multi-Layer And Track (95.737mm,294.77mm)(95.737mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW41-1(258.237mm,155.265mm) on Multi-Layer And Track (258.237mm,156.312mm)(258.237mm,157.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW41-2(258.237mm,167.265mm) on Multi-Layer And Track (258.237mm,164.872mm)(258.237mm,166.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW4-2(95.737mm,285.265mm) on Multi-Layer And Track (95.737mm,286.312mm)(95.737mm,287.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW42-1(30.737mm,122.765mm) on Multi-Layer And Track (30.737mm,123.812mm)(30.737mm,125.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW42-2(30.737mm,134.765mm) on Multi-Layer And Track (30.737mm,132.372mm)(30.737mm,133.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW43-1(63.237mm,122.765mm) on Multi-Layer And Track (63.237mm,123.812mm)(63.237mm,125.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW43-2(63.237mm,134.765mm) on Multi-Layer And Track (63.237mm,132.372mm)(63.237mm,133.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW44-1(95.737mm,122.765mm) on Multi-Layer And Track (95.737mm,123.812mm)(95.737mm,125.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW44-2(95.737mm,134.765mm) on Multi-Layer And Track (95.737mm,132.372mm)(95.737mm,133.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW45-1(160.737mm,134.765mm) on Multi-Layer And Track (160.737mm,132.27mm)(160.737mm,133.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW45-2(160.737mm,122.765mm) on Multi-Layer And Track (160.737mm,123.812mm)(160.737mm,125.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW46-1(128.237mm,122.765mm) on Multi-Layer And Track (128.237mm,123.812mm)(128.237mm,125.26mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW46-2(128.237mm,134.765mm) on Multi-Layer And Track (128.237mm,132.372mm)(128.237mm,133.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW47-1(193.237mm,134.765mm) on Multi-Layer And Track (193.237mm,132.27mm)(193.237mm,133.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW47-2(193.237mm,122.765mm) on Multi-Layer And Track (193.237mm,123.812mm)(193.237mm,125.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW48-1(225.737mm,134.765mm) on Multi-Layer And Track (225.737mm,132.27mm)(225.737mm,133.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW48-2(225.737mm,122.765mm) on Multi-Layer And Track (225.737mm,123.812mm)(225.737mm,125.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW49-1(258.237mm,134.765mm) on Multi-Layer And Track (258.237mm,132.27mm)(258.237mm,133.718mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW49-2(258.237mm,122.765mm) on Multi-Layer And Track (258.237mm,123.812mm)(258.237mm,125.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW50-1(30.737mm,102.265mm) on Multi-Layer And Track (30.737mm,99.77mm)(30.737mm,101.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW50-2(30.737mm,90.265mm) on Multi-Layer And Track (30.737mm,91.312mm)(30.737mm,92.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW5-1(160.737mm,285.265mm) on Multi-Layer And Track (160.737mm,286.312mm)(160.737mm,287.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW51-1(63.237mm,102.265mm) on Multi-Layer And Track (63.237mm,99.77mm)(63.237mm,101.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW51-2(63.237mm,90.265mm) on Multi-Layer And Track (63.237mm,91.312mm)(63.237mm,92.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW5-2(160.737mm,297.265mm) on Multi-Layer And Track (160.737mm,294.872mm)(160.737mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW52-1(95.737mm,102.265mm) on Multi-Layer And Track (95.737mm,99.77mm)(95.737mm,101.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW52-2(95.737mm,90.265mm) on Multi-Layer And Track (95.737mm,91.312mm)(95.737mm,92.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW53-1(160.737mm,90.265mm) on Multi-Layer And Track (160.737mm,91.312mm)(160.737mm,92.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW53-2(160.737mm,102.265mm) on Multi-Layer And Track (160.737mm,99.872mm)(160.737mm,101.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW54-1(128.237mm,102.265mm) on Multi-Layer And Track (128.237mm,99.77mm)(128.237mm,101.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW54-2(128.237mm,90.265mm) on Multi-Layer And Track (128.237mm,91.312mm)(128.237mm,92.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW55-1(193.237mm,90.265mm) on Multi-Layer And Track (193.237mm,91.312mm)(193.237mm,92.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW55-2(193.237mm,102.265mm) on Multi-Layer And Track (193.237mm,99.872mm)(193.237mm,101.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW56-1(225.737mm,90.265mm) on Multi-Layer And Track (225.737mm,91.312mm)(225.737mm,92.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW56-2(225.737mm,102.265mm) on Multi-Layer And Track (225.737mm,99.872mm)(225.737mm,101.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW57-1(258.237mm,90.265mm) on Multi-Layer And Track (258.237mm,91.312mm)(258.237mm,92.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW57-2(258.237mm,102.265mm) on Multi-Layer And Track (258.237mm,99.872mm)(258.237mm,101.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW58-1(30.737mm,55.515mm) on Multi-Layer And Track (30.737mm,56.562mm)(30.737mm,58.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW58-2(30.737mm,67.515mm) on Multi-Layer And Track (30.737mm,65.122mm)(30.737mm,66.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW59-1(63.237mm,55.515mm) on Multi-Layer And Track (63.237mm,56.562mm)(63.237mm,58.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW59-2(63.237mm,67.515mm) on Multi-Layer And Track (63.237mm,65.122mm)(63.237mm,66.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW60-1(95.737mm,55.515mm) on Multi-Layer And Track (95.737mm,56.562mm)(95.737mm,58.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW60-2(95.737mm,67.515mm) on Multi-Layer And Track (95.737mm,65.122mm)(95.737mm,66.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW6-1(128.237mm,297.265mm) on Multi-Layer And Track (128.237mm,294.77mm)(128.237mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW61-1(160.737mm,67.515mm) on Multi-Layer And Track (160.737mm,65.02mm)(160.737mm,66.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW61-2(160.737mm,55.515mm) on Multi-Layer And Track (160.737mm,56.562mm)(160.737mm,57.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW6-2(128.237mm,285.265mm) on Multi-Layer And Track (128.237mm,286.312mm)(128.237mm,287.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW62-1(128.237mm,55.515mm) on Multi-Layer And Track (128.237mm,56.562mm)(128.237mm,58.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW62-2(128.237mm,67.515mm) on Multi-Layer And Track (128.237mm,65.122mm)(128.237mm,66.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW63-1(193.237mm,67.515mm) on Multi-Layer And Track (193.237mm,65.02mm)(193.237mm,66.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW63-2(193.237mm,55.515mm) on Multi-Layer And Track (193.237mm,56.562mm)(193.237mm,57.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW64-1(225.737mm,67.515mm) on Multi-Layer And Track (225.737mm,65.02mm)(225.737mm,66.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW64-2(225.737mm,55.515mm) on Multi-Layer And Track (225.737mm,56.562mm)(225.737mm,57.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW65-1(258.237mm,67.515mm) on Multi-Layer And Track (258.237mm,65.02mm)(258.237mm,66.468mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW65-2(258.237mm,55.515mm) on Multi-Layer And Track (258.237mm,56.562mm)(258.237mm,57.908mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW7-1(193.237mm,285.265mm) on Multi-Layer And Track (193.237mm,286.312mm)(193.237mm,287.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW7-2(193.237mm,297.265mm) on Multi-Layer And Track (193.237mm,294.872mm)(193.237mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW8-1(225.737mm,285.265mm) on Multi-Layer And Track (225.737mm,286.312mm)(225.737mm,287.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW8-2(225.737mm,297.265mm) on Multi-Layer And Track (225.737mm,294.872mm)(225.737mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW9-1(258.237mm,285.265mm) on Multi-Layer And Track (258.237mm,286.312mm)(258.237mm,287.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.15mm) Between Pad SW9-2(258.237mm,297.265mm) on Multi-Layer And Track (258.237mm,294.872mm)(258.237mm,296.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U10-10(151.13mm,71.882mm) on Multi-Layer And Text "C78" (154.559mm,70.307mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U10-13(143.51mm,71.882mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U10-4(143.51mm,64.262mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U10-9(153.67mm,71.882mm) on Multi-Layer And Text "C78" (154.559mm,70.307mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U11-10(151.13mm,104.249mm) on Multi-Layer And Text "C77" (154.559mm,102.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U11-13(143.51mm,104.249mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U11-4(143.51mm,96.629mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U11-9(153.67mm,104.249mm) on Multi-Layer And Text "C77" (154.559mm,102.819mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-10(151.13mm,266.083mm) on Multi-Layer And Text "C72" (154.305mm,264.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U4-13(143.51mm,266.083mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U4-4(143.51mm,258.463mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U4-9(153.67mm,266.083mm) on Multi-Layer And Text "C72" (154.305mm,264.49mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U5-13(143.637mm,297.434mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U5-4(143.637mm,289.814mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-10(151.13mm,201.349mm) on Multi-Layer And Text "C74" (154.432mm,200.482mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U6-13(143.51mm,201.349mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U6-4(143.51mm,193.729mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U6-9(153.67mm,201.349mm) on Multi-Layer And Text "C74" (154.432mm,200.482mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U7-10(151.13mm,233.716mm) on Multi-Layer And Text "C73" (154.432mm,231.978mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U7-13(143.51mm,233.716mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U7-4(143.51mm,226.096mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U7-9(153.67mm,233.716mm) on Multi-Layer And Text "C73" (154.432mm,231.978mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U8-10(151.13mm,136.616mm) on Multi-Layer And Text "C76" (154.432mm,134.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U8-13(143.51mm,136.616mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U8-4(143.51mm,128.996mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U8-9(153.67mm,136.616mm) on Multi-Layer And Text "C76" (154.432mm,134.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U9-10(151.13mm,168.983mm) on Multi-Layer And Text "C75" (154.432mm,167.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U9-13(143.51mm,168.983mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.15mm) Between Pad U9-4(143.51mm,161.363mm) on Multi-Layer And Track (144.478mm,50.419mm)(144.478mm,310.419mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.15mm) Between Pad U9-9(153.67mm,168.983mm) on Multi-Layer And Text "C75" (154.432mm,167.462mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
Rule Violations :946

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (60.824mm,213.106mm) on Top Overlay And Text "D33" (61.003mm,213.233mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "D11" (256.756mm,278.765mm) on Top Overlay And Track (14.605mm,280.265mm)(274.605mm,280.265mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "D12" (224.086mm,278.765mm) on Top Overlay And Track (14.605mm,280.265mm)(274.605mm,280.265mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "D13" (191.713mm,279.019mm) on Top Overlay And Track (14.605mm,280.265mm)(274.605mm,280.265mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "D6" (127.424mm,308.991mm) on Top Overlay And Track (14.605mm,310.515mm)(274.605mm,310.515mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "D7" (160.19mm,308.991mm) on Top Overlay And Track (14.605mm,310.515mm)(274.605mm,310.515mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "D8" (192.448mm,308.991mm) on Top Overlay And Track (14.605mm,310.515mm)(274.605mm,310.515mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.231mm < 0.254mm) Between Text "D9" (224.96mm,308.991mm) on Top Overlay And Track (14.605mm,310.515mm)(274.605mm,310.515mm) on Top Overlay Silk Text to Silk Clearance [0.231mm]
   Violation between Silk To Silk Clearance Constraint: (0.104mm < 0.254mm) Between Text "PWR Supply" (0.508mm,332.19mm) on Top Overlay And Track (0.15mm,331.47mm)(10.437mm,331.47mm) on Top Overlay Silk Text to Silk Clearance [0.104mm]
Rule Violations :9

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mm) (All)
   Violation between Board Outline Clearance(Outline Edge): (0.254mm < 0.4mm) Between Board Edge And Text "PWR Supply" (0.508mm,332.19mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (0.381mm < 0.4mm) Between Board Edge And Text "USB-C PWR" (0.635mm,348.107mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Track (0.15mm,322.961mm)(10.437mm,322.961mm) on Top Overlay 
   Violation between Board Outline Clearance(Outline Edge): (Collision < 0.4mm) Between Board Edge And Track (0.15mm,331.47mm)(10.437mm,331.47mm) on Top Overlay 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 1022
Waived Violations : 0
Time Elapsed        : 00:00:02