Warning (10268): Verilog HDL information at shiftReg.sv(10): always construct contains both blocking and non-blocking assignments File: C:/Users/nicws/OneDrive/Desktop/2nd year Beng/Term 6/ELEX 7660/Labs/x7660/Assignments/Ass1/P2/shiftReg.sv Line: 10
