Information: Changed minimum wire load model for 'i2c_master_top' from '8000' to '16000'. (OPT-171)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : i2c_master_top
Version: V-2023.12
Date   : Thu May  9 20:35:01 2024
****************************************

Operating Conditions: WORST   Library: saed90nm_max_lth
Wire Load Model Mode: enclosed

  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_12_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U104/Q (AO222X1)         0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_12_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_13_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U105/Q (AO222X1)         0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_13_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_13_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U106/Q (AO222X1)         0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_14_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_14_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U92/Q (AO222X1)          0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_0_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U93/Q (AO222X1)          0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_1_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_1_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_2_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U94/Q (AO222X1)          0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_2_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_2_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_3_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U95/Q (AO222X1)          0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_3_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_3_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_4_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U96/Q (AO222X1)          0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_4_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_4_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_5_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U97/Q (AO222X1)          0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_5_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_5_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_rst_i (input port clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_6_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_byte_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  input external delay                                    0.50       0.75 r
  wb_rst_i (in)                                           0.00       0.75 r
  U253/ZN (INVX0)                                         0.04       0.80 f
  U252/ZN (INVX0)                                         0.12       0.92 r
  byte_controller/rst (i2c_master_byte_ctrl)              0.00       0.92 r
  byte_controller/U4/ZN (INVX0)                           0.05       0.97 f
  byte_controller/U3/ZN (INVX0)                           0.11       1.08 r
  byte_controller/bit_controller/rst (i2c_master_bit_ctrl)
                                                          0.00       1.08 r
  byte_controller/bit_controller/U3/ZN (INVX0)            0.09       1.17 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.14       1.31 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       1.48 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       1.61 r
  byte_controller/bit_controller/U98/Q (AO222X1)          0.11       1.72 r
  byte_controller/bit_controller/cnt_reg_6_/D (DFFARX1)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_6_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                        3.18


  Startpoint: wb_ack_o_reg
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_ack_o (output port clocked by V_Clk)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_ack_o_reg/CLK (DFFX1)                 0.00       0.25 r
  wb_ack_o_reg/Q (DFFX1)                   0.19       0.44 f
  wb_ack_o (out)                           0.00       0.44 f
  data arrival time                                   0.44

  clock V_Clk (rise edge)                  5.00       5.00
  clock network delay (ideal)              0.00       5.00
  output external delay                   -1.14       3.86
  data required time                                  3.86
  -----------------------------------------------------------
  data required time                                  3.86
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         3.42


  Startpoint: byte_controller/bit_controller/scl_oen_reg
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: scl_padoen_o
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/scl_oen_reg/CLK (DFFASX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/scl_oen_reg/Q (DFFASX1)
                                                          0.21       0.46 f
  byte_controller/bit_controller/scl_oen (i2c_master_bit_ctrl)
                                                          0.00       0.46 f
  byte_controller/scl_oen (i2c_master_byte_ctrl)          0.00       0.46 f
  scl_padoen_o (out)                                      0.00       0.46 f
  data arrival time                                                  0.46

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  output external delay                                  -0.50       4.45
  data required time                                                 4.45
  --------------------------------------------------------------------------
  data required time                                                 4.45
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.99


  Startpoint: byte_controller/bit_controller/sda_oen_reg
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: sda_padoen_o
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/sda_oen_reg/CLK (DFFASX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/sda_oen_reg/Q (DFFASX1)
                                                          0.21       0.46 f
  byte_controller/bit_controller/sda_oen (i2c_master_bit_ctrl)
                                                          0.00       0.46 f
  byte_controller/sda_oen (i2c_master_byte_ctrl)          0.00       0.46 f
  sda_padoen_o (out)                                      0.00       0.46 f
  data arrival time                                                  0.46

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  output external delay                                  -0.50       4.45
  data required time                                                 4.45
  --------------------------------------------------------------------------
  data required time                                                 4.45
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        3.99


  Startpoint: wb_inta_o_reg
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_inta_o (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_inta_o_reg/CLK (DFFARX1)              0.00       0.25 r
  wb_inta_o_reg/Q (DFFARX1)                0.20       0.45 f
  wb_inta_o (out)                          0.00       0.45 f
  data arrival time                                   0.45

  clock wb_clk_i (rise edge)               5.00       5.00
  clock network delay (ideal)              0.25       5.25
  clock uncertainty                       -0.30       4.95
  output external delay                   -0.50       4.45
  data required time                                  4.45
  -----------------------------------------------------------
  data required time                                  4.45
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         4.00


  Startpoint: wb_dat_o_reg_5_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[5]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg_5_/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg_5_/Q (DFFX1)                0.18       0.43 f
  wb_dat_o[5] (out)                        0.00       0.43 f
  data arrival time                                   0.43

  clock wb_clk_i (rise edge)               5.00       5.00
  clock network delay (ideal)              0.25       5.25
  clock uncertainty                       -0.30       4.95
  output external delay                   -0.50       4.45
  data required time                                  4.45
  -----------------------------------------------------------
  data required time                                  4.45
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.02


  Startpoint: wb_dat_o_reg_4_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[4]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg_4_/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg_4_/Q (DFFX1)                0.18       0.43 f
  wb_dat_o[4] (out)                        0.00       0.43 f
  data arrival time                                   0.43

  clock wb_clk_i (rise edge)               5.00       5.00
  clock network delay (ideal)              0.25       5.25
  clock uncertainty                       -0.30       4.95
  output external delay                   -0.50       4.45
  data required time                                  4.45
  -----------------------------------------------------------
  data required time                                  4.45
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.02


  Startpoint: wb_dat_o_reg_3_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[3]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg_3_/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg_3_/Q (DFFX1)                0.18       0.43 f
  wb_dat_o[3] (out)                        0.00       0.43 f
  data arrival time                                   0.43

  clock wb_clk_i (rise edge)               5.00       5.00
  clock network delay (ideal)              0.25       5.25
  clock uncertainty                       -0.30       4.95
  output external delay                   -0.50       4.45
  data required time                                  4.45
  -----------------------------------------------------------
  data required time                                  4.45
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.02


  Startpoint: wb_dat_o_reg_2_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[2]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg_2_/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg_2_/Q (DFFX1)                0.18       0.43 f
  wb_dat_o[2] (out)                        0.00       0.43 f
  data arrival time                                   0.43

  clock wb_clk_i (rise edge)               5.00       5.00
  clock network delay (ideal)              0.25       5.25
  clock uncertainty                       -0.30       4.95
  output external delay                   -0.50       4.45
  data required time                                  4.45
  -----------------------------------------------------------
  data required time                                  4.45
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.02


  Startpoint: wb_dat_o_reg_1_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[1]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg_1_/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg_1_/Q (DFFX1)                0.18       0.43 f
  wb_dat_o[1] (out)                        0.00       0.43 f
  data arrival time                                   0.43

  clock wb_clk_i (rise edge)               5.00       5.00
  clock network delay (ideal)              0.25       5.25
  clock uncertainty                       -0.30       4.95
  output external delay                   -0.50       4.45
  data required time                                  4.45
  -----------------------------------------------------------
  data required time                                  4.45
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.02


  Startpoint: wb_dat_o_reg_0_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: wb_dat_o[0]
            (output port clocked by wb_clk_i)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock wb_clk_i (rise edge)               0.00       0.00
  clock network delay (ideal)              0.25       0.25
  wb_dat_o_reg_0_/CLK (DFFX1)              0.00       0.25 r
  wb_dat_o_reg_0_/Q (DFFX1)                0.18       0.43 f
  wb_dat_o[0] (out)                        0.00       0.43 f
  data arrival time                                   0.43

  clock wb_clk_i (rise edge)               5.00       5.00
  clock network delay (ideal)              0.25       5.25
  clock uncertainty                       -0.30       4.95
  output external delay                   -0.50       4.45
  data required time                                  4.45
  -----------------------------------------------------------
  data required time                                  4.45
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         4.02


  Startpoint: byte_controller/bit_controller/cnt_reg_0_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_15_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg_0_/Q (DFFARX1)
                                                          0.18       0.43 r
  byte_controller/bit_controller/sub_228/A[0] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       0.43 r
  byte_controller/bit_controller/sub_228/U29/QN (NOR2X0)
                                                          0.04       0.47 f
  byte_controller/bit_controller/sub_228/U2/ZN (INVX0)
                                                          0.02       0.49 r
  byte_controller/bit_controller/sub_228/U34/QN (NOR2X0)
                                                          0.03       0.53 f
  byte_controller/bit_controller/sub_228/U3/ZN (INVX0)
                                                          0.02       0.55 r
  byte_controller/bit_controller/sub_228/U39/QN (NOR2X0)
                                                          0.03       0.58 f
  byte_controller/bit_controller/sub_228/U10/ZN (INVX0)
                                                          0.02       0.61 r
  byte_controller/bit_controller/sub_228/U31/QN (NOR2X0)
                                                          0.03       0.64 f
  byte_controller/bit_controller/sub_228/U4/ZN (INVX0)
                                                          0.02       0.66 r
  byte_controller/bit_controller/sub_228/U37/QN (NOR2X0)
                                                          0.03       0.70 f
  byte_controller/bit_controller/sub_228/U5/ZN (INVX0)
                                                          0.02       0.72 r
  byte_controller/bit_controller/sub_228/U35/QN (NOR2X0)
                                                          0.03       0.75 f
  byte_controller/bit_controller/sub_228/U6/ZN (INVX0)
                                                          0.02       0.78 r
  byte_controller/bit_controller/sub_228/U40/QN (NOR2X0)
                                                          0.03       0.81 f
  byte_controller/bit_controller/sub_228/U11/ZN (INVX0)
                                                          0.02       0.83 r
  byte_controller/bit_controller/sub_228/U33/QN (NOR2X0)
                                                          0.03       0.87 f
  byte_controller/bit_controller/sub_228/U7/ZN (INVX0)
                                                          0.02       0.89 r
  byte_controller/bit_controller/sub_228/U38/QN (NOR2X0)
                                                          0.03       0.92 f
  byte_controller/bit_controller/sub_228/U8/ZN (INVX0)
                                                          0.02       0.95 r
  byte_controller/bit_controller/sub_228/U36/QN (NOR2X0)
                                                          0.03       0.98 f
  byte_controller/bit_controller/sub_228/U9/ZN (INVX0)
                                                          0.02       1.00 r
  byte_controller/bit_controller/sub_228/U41/QN (NOR2X0)
                                                          0.03       1.04 f
  byte_controller/bit_controller/sub_228/U12/ZN (INVX0)
                                                          0.02       1.06 r
  byte_controller/bit_controller/sub_228/U42/QN (NOR2X0)
                                                          0.03       1.09 f
  byte_controller/bit_controller/sub_228/U13/ZN (INVX0)
                                                          0.02       1.12 r
  byte_controller/bit_controller/sub_228/U43/QN (NOR2X0)
                                                          0.03       1.15 f
  byte_controller/bit_controller/sub_228/U1/ZN (INVX0)
                                                          0.03       1.18 r
  byte_controller/bit_controller/sub_228/U24/QN (NOR2X0)
                                                          0.04       1.21 f
  byte_controller/bit_controller/sub_228/U23/Q (XOR2X1)
                                                          0.06       1.28 r
  byte_controller/bit_controller/sub_228/SUM[15] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       1.28 r
  byte_controller/bit_controller/U107/Q (AO222X1)         0.08       1.35 r
  byte_controller/bit_controller/cnt_reg_15_/D (DFFARX1)
                                                          0.00       1.35 r
  data arrival time                                                  1.35

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_15_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (MET)                                                        3.55


  Startpoint: byte_controller/bit_controller/cnt_reg_0_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_14_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg_0_/Q (DFFARX1)
                                                          0.18       0.43 r
  byte_controller/bit_controller/sub_228/A[0] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       0.43 r
  byte_controller/bit_controller/sub_228/U29/QN (NOR2X0)
                                                          0.04       0.47 f
  byte_controller/bit_controller/sub_228/U2/ZN (INVX0)
                                                          0.02       0.49 r
  byte_controller/bit_controller/sub_228/U34/QN (NOR2X0)
                                                          0.03       0.53 f
  byte_controller/bit_controller/sub_228/U3/ZN (INVX0)
                                                          0.02       0.55 r
  byte_controller/bit_controller/sub_228/U39/QN (NOR2X0)
                                                          0.03       0.58 f
  byte_controller/bit_controller/sub_228/U10/ZN (INVX0)
                                                          0.02       0.61 r
  byte_controller/bit_controller/sub_228/U31/QN (NOR2X0)
                                                          0.03       0.64 f
  byte_controller/bit_controller/sub_228/U4/ZN (INVX0)
                                                          0.02       0.66 r
  byte_controller/bit_controller/sub_228/U37/QN (NOR2X0)
                                                          0.03       0.70 f
  byte_controller/bit_controller/sub_228/U5/ZN (INVX0)
                                                          0.02       0.72 r
  byte_controller/bit_controller/sub_228/U35/QN (NOR2X0)
                                                          0.03       0.75 f
  byte_controller/bit_controller/sub_228/U6/ZN (INVX0)
                                                          0.02       0.78 r
  byte_controller/bit_controller/sub_228/U40/QN (NOR2X0)
                                                          0.03       0.81 f
  byte_controller/bit_controller/sub_228/U11/ZN (INVX0)
                                                          0.02       0.83 r
  byte_controller/bit_controller/sub_228/U33/QN (NOR2X0)
                                                          0.03       0.87 f
  byte_controller/bit_controller/sub_228/U7/ZN (INVX0)
                                                          0.02       0.89 r
  byte_controller/bit_controller/sub_228/U38/QN (NOR2X0)
                                                          0.03       0.92 f
  byte_controller/bit_controller/sub_228/U8/ZN (INVX0)
                                                          0.02       0.95 r
  byte_controller/bit_controller/sub_228/U36/QN (NOR2X0)
                                                          0.03       0.98 f
  byte_controller/bit_controller/sub_228/U9/ZN (INVX0)
                                                          0.02       1.00 r
  byte_controller/bit_controller/sub_228/U41/QN (NOR2X0)
                                                          0.03       1.04 f
  byte_controller/bit_controller/sub_228/U12/ZN (INVX0)
                                                          0.02       1.06 r
  byte_controller/bit_controller/sub_228/U42/QN (NOR2X0)
                                                          0.03       1.09 f
  byte_controller/bit_controller/sub_228/U13/ZN (INVX0)
                                                          0.02       1.12 r
  byte_controller/bit_controller/sub_228/U43/QN (NOR2X0)
                                                          0.03       1.15 f
  byte_controller/bit_controller/sub_228/U1/ZN (INVX0)
                                                          0.03       1.18 r
  byte_controller/bit_controller/sub_228/U25/Q (XNOR2X1)
                                                          0.09       1.26 r
  byte_controller/bit_controller/sub_228/SUM[14] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       1.26 r
  byte_controller/bit_controller/U106/Q (AO222X1)         0.08       1.34 r
  byte_controller/bit_controller/cnt_reg_14_/D (DFFARX1)
                                                          0.00       1.34 r
  data arrival time                                                  1.34

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_14_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        3.57


  Startpoint: byte_controller/bit_controller/cnt_reg_0_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_13_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg_0_/Q (DFFARX1)
                                                          0.18       0.43 r
  byte_controller/bit_controller/sub_228/A[0] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       0.43 r
  byte_controller/bit_controller/sub_228/U29/QN (NOR2X0)
                                                          0.04       0.47 f
  byte_controller/bit_controller/sub_228/U2/ZN (INVX0)
                                                          0.02       0.49 r
  byte_controller/bit_controller/sub_228/U34/QN (NOR2X0)
                                                          0.03       0.53 f
  byte_controller/bit_controller/sub_228/U3/ZN (INVX0)
                                                          0.02       0.55 r
  byte_controller/bit_controller/sub_228/U39/QN (NOR2X0)
                                                          0.03       0.58 f
  byte_controller/bit_controller/sub_228/U10/ZN (INVX0)
                                                          0.02       0.61 r
  byte_controller/bit_controller/sub_228/U31/QN (NOR2X0)
                                                          0.03       0.64 f
  byte_controller/bit_controller/sub_228/U4/ZN (INVX0)
                                                          0.02       0.66 r
  byte_controller/bit_controller/sub_228/U37/QN (NOR2X0)
                                                          0.03       0.70 f
  byte_controller/bit_controller/sub_228/U5/ZN (INVX0)
                                                          0.02       0.72 r
  byte_controller/bit_controller/sub_228/U35/QN (NOR2X0)
                                                          0.03       0.75 f
  byte_controller/bit_controller/sub_228/U6/ZN (INVX0)
                                                          0.02       0.78 r
  byte_controller/bit_controller/sub_228/U40/QN (NOR2X0)
                                                          0.03       0.81 f
  byte_controller/bit_controller/sub_228/U11/ZN (INVX0)
                                                          0.02       0.83 r
  byte_controller/bit_controller/sub_228/U33/QN (NOR2X0)
                                                          0.03       0.87 f
  byte_controller/bit_controller/sub_228/U7/ZN (INVX0)
                                                          0.02       0.89 r
  byte_controller/bit_controller/sub_228/U38/QN (NOR2X0)
                                                          0.03       0.92 f
  byte_controller/bit_controller/sub_228/U8/ZN (INVX0)
                                                          0.02       0.95 r
  byte_controller/bit_controller/sub_228/U36/QN (NOR2X0)
                                                          0.03       0.98 f
  byte_controller/bit_controller/sub_228/U9/ZN (INVX0)
                                                          0.02       1.00 r
  byte_controller/bit_controller/sub_228/U41/QN (NOR2X0)
                                                          0.03       1.04 f
  byte_controller/bit_controller/sub_228/U12/ZN (INVX0)
                                                          0.02       1.06 r
  byte_controller/bit_controller/sub_228/U42/QN (NOR2X0)
                                                          0.03       1.09 f
  byte_controller/bit_controller/sub_228/U13/ZN (INVX0)
                                                          0.02       1.12 r
  byte_controller/bit_controller/sub_228/U26/Q (AO21X1)
                                                          0.06       1.18 r
  byte_controller/bit_controller/sub_228/SUM[13] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       1.18 r
  byte_controller/bit_controller/U105/Q (AO222X1)         0.08       1.26 r
  byte_controller/bit_controller/cnt_reg_13_/D (DFFARX1)
                                                          0.00       1.26 r
  data arrival time                                                  1.26

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_13_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        3.65


  Startpoint: byte_controller/bit_controller/filter_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_13_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/filter_cnt_reg_0_/Q (DFFARX1)
                                                          0.18       0.43 r
  byte_controller/bit_controller/sub_260/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.43 r
  byte_controller/bit_controller/sub_260/U27/QN (NOR2X0)
                                                          0.04       0.47 f
  byte_controller/bit_controller/sub_260/U2/ZN (INVX0)
                                                          0.02       0.49 r
  byte_controller/bit_controller/sub_260/U30/QN (NOR2X0)
                                                          0.03       0.52 f
  byte_controller/bit_controller/sub_260/U5/ZN (INVX0)
                                                          0.02       0.55 r
  byte_controller/bit_controller/sub_260/U28/QN (NOR2X0)
                                                          0.03       0.58 f
  byte_controller/bit_controller/sub_260/U3/ZN (INVX0)
                                                          0.02       0.60 r
  byte_controller/bit_controller/sub_260/U29/QN (NOR2X0)
                                                          0.03       0.64 f
  byte_controller/bit_controller/sub_260/U4/ZN (INVX0)
                                                          0.02       0.66 r
  byte_controller/bit_controller/sub_260/U33/QN (NOR2X0)
                                                          0.03       0.69 f
  byte_controller/bit_controller/sub_260/U7/ZN (INVX0)
                                                          0.02       0.72 r
  byte_controller/bit_controller/sub_260/U34/QN (NOR2X0)
                                                          0.03       0.75 f
  byte_controller/bit_controller/sub_260/U8/ZN (INVX0)
                                                          0.02       0.77 r
  byte_controller/bit_controller/sub_260/U35/QN (NOR2X0)
                                                          0.03       0.80 f
  byte_controller/bit_controller/sub_260/U9/ZN (INVX0)
                                                          0.02       0.83 r
  byte_controller/bit_controller/sub_260/U36/QN (NOR2X0)
                                                          0.03       0.86 f
  byte_controller/bit_controller/sub_260/U10/ZN (INVX0)
                                                          0.02       0.88 r
  byte_controller/bit_controller/sub_260/U32/QN (NOR2X0)
                                                          0.03       0.92 f
  byte_controller/bit_controller/sub_260/U6/ZN (INVX0)
                                                          0.02       0.94 r
  byte_controller/bit_controller/sub_260/U37/QN (NOR2X0)
                                                          0.03       0.97 f
  byte_controller/bit_controller/sub_260/U11/ZN (INVX0)
                                                          0.02       1.00 r
  byte_controller/bit_controller/sub_260/U31/QN (NOR2X0)
                                                          0.03       1.03 f
  byte_controller/bit_controller/sub_260/U1/ZN (INVX0)
                                                          0.03       1.06 r
  byte_controller/bit_controller/sub_260/U22/QN (NOR2X0)
                                                          0.04       1.09 f
  byte_controller/bit_controller/sub_260/U21/Q (XOR2X1)
                                                          0.06       1.16 r
  byte_controller/bit_controller/sub_260/SUM[13] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       1.16 r
  byte_controller/bit_controller/U146/Q (AO22X1)          0.05       1.21 r
  byte_controller/bit_controller/filter_cnt_reg_13_/D (DFFARX1)
                                                          0.00       1.21 r
  data arrival time                                                  1.21

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/filter_cnt_reg_13_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        3.70


  Startpoint: byte_controller/bit_controller/cnt_reg_0_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_12_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg_0_/Q (DFFARX1)
                                                          0.18       0.43 r
  byte_controller/bit_controller/sub_228/A[0] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       0.43 r
  byte_controller/bit_controller/sub_228/U29/QN (NOR2X0)
                                                          0.04       0.47 f
  byte_controller/bit_controller/sub_228/U2/ZN (INVX0)
                                                          0.02       0.49 r
  byte_controller/bit_controller/sub_228/U34/QN (NOR2X0)
                                                          0.03       0.53 f
  byte_controller/bit_controller/sub_228/U3/ZN (INVX0)
                                                          0.02       0.55 r
  byte_controller/bit_controller/sub_228/U39/QN (NOR2X0)
                                                          0.03       0.58 f
  byte_controller/bit_controller/sub_228/U10/ZN (INVX0)
                                                          0.02       0.61 r
  byte_controller/bit_controller/sub_228/U31/QN (NOR2X0)
                                                          0.03       0.64 f
  byte_controller/bit_controller/sub_228/U4/ZN (INVX0)
                                                          0.02       0.66 r
  byte_controller/bit_controller/sub_228/U37/QN (NOR2X0)
                                                          0.03       0.70 f
  byte_controller/bit_controller/sub_228/U5/ZN (INVX0)
                                                          0.02       0.72 r
  byte_controller/bit_controller/sub_228/U35/QN (NOR2X0)
                                                          0.03       0.75 f
  byte_controller/bit_controller/sub_228/U6/ZN (INVX0)
                                                          0.02       0.78 r
  byte_controller/bit_controller/sub_228/U40/QN (NOR2X0)
                                                          0.03       0.81 f
  byte_controller/bit_controller/sub_228/U11/ZN (INVX0)
                                                          0.02       0.83 r
  byte_controller/bit_controller/sub_228/U33/QN (NOR2X0)
                                                          0.03       0.87 f
  byte_controller/bit_controller/sub_228/U7/ZN (INVX0)
                                                          0.02       0.89 r
  byte_controller/bit_controller/sub_228/U38/QN (NOR2X0)
                                                          0.03       0.92 f
  byte_controller/bit_controller/sub_228/U8/ZN (INVX0)
                                                          0.02       0.95 r
  byte_controller/bit_controller/sub_228/U36/QN (NOR2X0)
                                                          0.03       0.98 f
  byte_controller/bit_controller/sub_228/U9/ZN (INVX0)
                                                          0.02       1.00 r
  byte_controller/bit_controller/sub_228/U41/QN (NOR2X0)
                                                          0.03       1.04 f
  byte_controller/bit_controller/sub_228/U12/ZN (INVX0)
                                                          0.02       1.06 r
  byte_controller/bit_controller/sub_228/U28/Q (AO21X1)
                                                          0.06       1.12 r
  byte_controller/bit_controller/sub_228/SUM[12] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       1.12 r
  byte_controller/bit_controller/U104/Q (AO222X1)         0.08       1.20 r
  byte_controller/bit_controller/cnt_reg_12_/D (DFFARX1)
                                                          0.00       1.20 r
  data arrival time                                                  1.20

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_12_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        3.71


  Startpoint: byte_controller/bit_controller/filter_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_12_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/filter_cnt_reg_0_/Q (DFFARX1)
                                                          0.18       0.43 r
  byte_controller/bit_controller/sub_260/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.43 r
  byte_controller/bit_controller/sub_260/U27/QN (NOR2X0)
                                                          0.04       0.47 f
  byte_controller/bit_controller/sub_260/U2/ZN (INVX0)
                                                          0.02       0.49 r
  byte_controller/bit_controller/sub_260/U30/QN (NOR2X0)
                                                          0.03       0.52 f
  byte_controller/bit_controller/sub_260/U5/ZN (INVX0)
                                                          0.02       0.55 r
  byte_controller/bit_controller/sub_260/U28/QN (NOR2X0)
                                                          0.03       0.58 f
  byte_controller/bit_controller/sub_260/U3/ZN (INVX0)
                                                          0.02       0.60 r
  byte_controller/bit_controller/sub_260/U29/QN (NOR2X0)
                                                          0.03       0.64 f
  byte_controller/bit_controller/sub_260/U4/ZN (INVX0)
                                                          0.02       0.66 r
  byte_controller/bit_controller/sub_260/U33/QN (NOR2X0)
                                                          0.03       0.69 f
  byte_controller/bit_controller/sub_260/U7/ZN (INVX0)
                                                          0.02       0.72 r
  byte_controller/bit_controller/sub_260/U34/QN (NOR2X0)
                                                          0.03       0.75 f
  byte_controller/bit_controller/sub_260/U8/ZN (INVX0)
                                                          0.02       0.77 r
  byte_controller/bit_controller/sub_260/U35/QN (NOR2X0)
                                                          0.03       0.80 f
  byte_controller/bit_controller/sub_260/U9/ZN (INVX0)
                                                          0.02       0.83 r
  byte_controller/bit_controller/sub_260/U36/QN (NOR2X0)
                                                          0.03       0.86 f
  byte_controller/bit_controller/sub_260/U10/ZN (INVX0)
                                                          0.02       0.88 r
  byte_controller/bit_controller/sub_260/U32/QN (NOR2X0)
                                                          0.03       0.92 f
  byte_controller/bit_controller/sub_260/U6/ZN (INVX0)
                                                          0.02       0.94 r
  byte_controller/bit_controller/sub_260/U37/QN (NOR2X0)
                                                          0.03       0.97 f
  byte_controller/bit_controller/sub_260/U11/ZN (INVX0)
                                                          0.02       1.00 r
  byte_controller/bit_controller/sub_260/U31/QN (NOR2X0)
                                                          0.03       1.03 f
  byte_controller/bit_controller/sub_260/U1/ZN (INVX0)
                                                          0.03       1.06 r
  byte_controller/bit_controller/sub_260/U23/Q (XNOR2X1)
                                                          0.08       1.14 r
  byte_controller/bit_controller/sub_260/SUM[12] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       1.14 r
  byte_controller/bit_controller/U147/Q (AO22X1)          0.05       1.19 r
  byte_controller/bit_controller/filter_cnt_reg_12_/D (DFFARX1)
                                                          0.00       1.19 r
  data arrival time                                                  1.19

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/filter_cnt_reg_12_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        3.72


  Startpoint: byte_controller/bit_controller/cnt_reg_0_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_11_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg_0_/Q (DFFARX1)
                                                          0.18       0.43 r
  byte_controller/bit_controller/sub_228/A[0] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       0.43 r
  byte_controller/bit_controller/sub_228/U29/QN (NOR2X0)
                                                          0.04       0.47 f
  byte_controller/bit_controller/sub_228/U2/ZN (INVX0)
                                                          0.02       0.49 r
  byte_controller/bit_controller/sub_228/U34/QN (NOR2X0)
                                                          0.03       0.53 f
  byte_controller/bit_controller/sub_228/U3/ZN (INVX0)
                                                          0.02       0.55 r
  byte_controller/bit_controller/sub_228/U39/QN (NOR2X0)
                                                          0.03       0.58 f
  byte_controller/bit_controller/sub_228/U10/ZN (INVX0)
                                                          0.02       0.61 r
  byte_controller/bit_controller/sub_228/U31/QN (NOR2X0)
                                                          0.03       0.64 f
  byte_controller/bit_controller/sub_228/U4/ZN (INVX0)
                                                          0.02       0.66 r
  byte_controller/bit_controller/sub_228/U37/QN (NOR2X0)
                                                          0.03       0.70 f
  byte_controller/bit_controller/sub_228/U5/ZN (INVX0)
                                                          0.02       0.72 r
  byte_controller/bit_controller/sub_228/U35/QN (NOR2X0)
                                                          0.03       0.75 f
  byte_controller/bit_controller/sub_228/U6/ZN (INVX0)
                                                          0.02       0.78 r
  byte_controller/bit_controller/sub_228/U40/QN (NOR2X0)
                                                          0.03       0.81 f
  byte_controller/bit_controller/sub_228/U11/ZN (INVX0)
                                                          0.02       0.83 r
  byte_controller/bit_controller/sub_228/U33/QN (NOR2X0)
                                                          0.03       0.87 f
  byte_controller/bit_controller/sub_228/U7/ZN (INVX0)
                                                          0.02       0.89 r
  byte_controller/bit_controller/sub_228/U38/QN (NOR2X0)
                                                          0.03       0.92 f
  byte_controller/bit_controller/sub_228/U8/ZN (INVX0)
                                                          0.02       0.95 r
  byte_controller/bit_controller/sub_228/U36/QN (NOR2X0)
                                                          0.03       0.98 f
  byte_controller/bit_controller/sub_228/U9/ZN (INVX0)
                                                          0.02       1.00 r
  byte_controller/bit_controller/sub_228/U30/Q (AO21X1)
                                                          0.06       1.07 r
  byte_controller/bit_controller/sub_228/SUM[11] (i2c_master_bit_ctrl_DW01_dec_1_DW01_dec_2)
                                                          0.00       1.07 r
  byte_controller/bit_controller/U103/Q (AO222X1)         0.08       1.14 r
  byte_controller/bit_controller/cnt_reg_11_/D (DFFARX1)
                                                          0.00       1.14 r
  data arrival time                                                  1.14

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_11_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        3.76


  Startpoint: byte_controller/bit_controller/filter_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/filter_cnt_reg_11_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/filter_cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/filter_cnt_reg_0_/Q (DFFARX1)
                                                          0.18       0.43 r
  byte_controller/bit_controller/sub_260/A[0] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       0.43 r
  byte_controller/bit_controller/sub_260/U27/QN (NOR2X0)
                                                          0.04       0.47 f
  byte_controller/bit_controller/sub_260/U2/ZN (INVX0)
                                                          0.02       0.49 r
  byte_controller/bit_controller/sub_260/U30/QN (NOR2X0)
                                                          0.03       0.52 f
  byte_controller/bit_controller/sub_260/U5/ZN (INVX0)
                                                          0.02       0.55 r
  byte_controller/bit_controller/sub_260/U28/QN (NOR2X0)
                                                          0.03       0.58 f
  byte_controller/bit_controller/sub_260/U3/ZN (INVX0)
                                                          0.02       0.60 r
  byte_controller/bit_controller/sub_260/U29/QN (NOR2X0)
                                                          0.03       0.64 f
  byte_controller/bit_controller/sub_260/U4/ZN (INVX0)
                                                          0.02       0.66 r
  byte_controller/bit_controller/sub_260/U33/QN (NOR2X0)
                                                          0.03       0.69 f
  byte_controller/bit_controller/sub_260/U7/ZN (INVX0)
                                                          0.02       0.72 r
  byte_controller/bit_controller/sub_260/U34/QN (NOR2X0)
                                                          0.03       0.75 f
  byte_controller/bit_controller/sub_260/U8/ZN (INVX0)
                                                          0.02       0.77 r
  byte_controller/bit_controller/sub_260/U35/QN (NOR2X0)
                                                          0.03       0.80 f
  byte_controller/bit_controller/sub_260/U9/ZN (INVX0)
                                                          0.02       0.83 r
  byte_controller/bit_controller/sub_260/U36/QN (NOR2X0)
                                                          0.03       0.86 f
  byte_controller/bit_controller/sub_260/U10/ZN (INVX0)
                                                          0.02       0.88 r
  byte_controller/bit_controller/sub_260/U32/QN (NOR2X0)
                                                          0.03       0.92 f
  byte_controller/bit_controller/sub_260/U6/ZN (INVX0)
                                                          0.02       0.94 r
  byte_controller/bit_controller/sub_260/U37/QN (NOR2X0)
                                                          0.03       0.97 f
  byte_controller/bit_controller/sub_260/U11/ZN (INVX0)
                                                          0.02       1.00 r
  byte_controller/bit_controller/sub_260/U24/Q (AO21X1)
                                                          0.06       1.06 r
  byte_controller/bit_controller/sub_260/SUM[11] (i2c_master_bit_ctrl_DW01_dec_0_DW01_dec_1)
                                                          0.00       1.06 r
  byte_controller/bit_controller/U148/Q (AO22X1)          0.05       1.11 r
  byte_controller/bit_controller/filter_cnt_reg_11_/D (DFFARX1)
                                                          0.00       1.11 r
  data arrival time                                                  1.11

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/filter_cnt_reg_11_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        3.80


  Startpoint: byte_controller/bit_controller/cnt_reg_7_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_0_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg_7_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg_7_/Q (DFFARX1)
                                                          0.20       0.45 f
  byte_controller/bit_controller/U125/Q (OR4X1)           0.07       0.51 f
  byte_controller/bit_controller/U124/Q (OR4X1)           0.06       0.58 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.11       0.68 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       0.85 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       0.99 r
  byte_controller/bit_controller/U92/Q (AO222X1)          0.11       1.10 r
  byte_controller/bit_controller/cnt_reg_0_/D (DFFARX1)
                                                          0.00       1.10 r
  data arrival time                                                  1.10

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_0_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.81


  Startpoint: byte_controller/bit_controller/cnt_reg_7_
              (rising edge-triggered flip-flop clocked by wb_clk_i)
  Endpoint: byte_controller/bit_controller/cnt_reg_1_
            (rising edge-triggered flip-flop clocked by wb_clk_i)
  Path Group: wb_clk_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  i2c_master_top     8000                  saed90nm_max_lth
  i2c_master_bit_ctrl
                     8000                  saed90nm_max_lth

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock wb_clk_i (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.25       0.25
  byte_controller/bit_controller/cnt_reg_7_/CLK (DFFARX1)
                                                          0.00       0.25 r
  byte_controller/bit_controller/cnt_reg_7_/Q (DFFARX1)
                                                          0.20       0.45 f
  byte_controller/bit_controller/U125/Q (OR4X1)           0.07       0.51 f
  byte_controller/bit_controller/U124/Q (OR4X1)           0.06       0.58 f
  byte_controller/bit_controller/U21/QN (NAND4X0)         0.11       0.68 r
  byte_controller/bit_controller/U22/QN (NOR2X0)          0.17       0.85 f
  byte_controller/bit_controller/U12/QN (NOR2X0)          0.13       0.99 r
  byte_controller/bit_controller/U93/Q (AO222X1)          0.11       1.10 r
  byte_controller/bit_controller/cnt_reg_1_/D (DFFARX1)
                                                          0.00       1.10 r
  data arrival time                                                  1.10

  clock wb_clk_i (rise edge)                              5.00       5.00
  clock network delay (ideal)                             0.25       5.25
  clock uncertainty                                      -0.30       4.95
  byte_controller/bit_controller/cnt_reg_1_/CLK (DFFARX1)
                                                          0.00       4.95 r
  library setup time                                     -0.04       4.91
  data required time                                                 4.91
  --------------------------------------------------------------------------
  data required time                                                 4.91
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.81


1
