EESchema-LIBRARY Version 2.3  24/04/2015-16:11:14
# Converted with eagle2kicad.ulp Version 0.9
# Device count = 767
#
# Dev Name: C-EU025-024X044
# Package Name: C025-024X044
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025-024X044 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025-024X044" 1920 -5920 50 H V L B
F2 "resistor-C025-024X044" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU025-025X050
# Package Name: C025-025X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025-025X050 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025-025X050" 1920 -5920 50 H V L B
F2 "resistor-C025-025X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU025-030X050
# Package Name: C025-030X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025-030X050 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025-030X050" 1920 -5920 50 H V L B
F2 "resistor-C025-030X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU025-040X050
# Package Name: C025-040X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025-040X050 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025-040X050" 1920 -5920 50 H V L B
F2 "resistor-C025-040X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU025-050X050
# Package Name: C025-050X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025-050X050 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025-050X050" 1920 -5920 50 H V L B
F2 "resistor-C025-050X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU025-060X050
# Package Name: C025-060X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025-060X050 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025-060X050" 1920 -5920 50 H V L B
F2 "resistor-C025-060X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU025_050-025X075
# Package Name: C025_050-025X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025_050-025X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025_050-025X075" 1920 -5920 50 H V L B
F2 "resistor-C025_050-025X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU025_050-035X075
# Package Name: C025_050-035X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025_050-035X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025_050-035X075" 1920 -5920 50 H V L B
F2 "resistor-C025_050-035X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU025_050-045X075
# Package Name: C025_050-045X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025_050-045X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025_050-045X075" 1920 -5920 50 H V L B
F2 "resistor-C025_050-045X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU025_050-055X075
# Package Name: C025_050-055X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU025_050-055X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU025_050-055X075" 1920 -5920 50 H V L B
F2 "resistor-C025_050-055X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU050-024X044
# Package Name: C050-024X044
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU050-024X044 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU050-024X044" 1920 -5920 50 H V L B
F2 "resistor-C050-024X044" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU050-025X075
# Package Name: C050-025X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU050-025X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU050-025X075" 1920 -5920 50 H V L B
F2 "resistor-C050-025X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU050-030X075
# Package Name: C050-030X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU050-030X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU050-030X075" 1920 -5920 50 H V L B
F2 "resistor-C050-030X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU050-035X075
# Package Name: C050-035X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU050-035X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU050-035X075" 1920 -5920 50 H V L B
F2 "resistor-C050-035X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU050-045X075
# Package Name: C050-045X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU050-045X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU050-045X075" 1920 -5920 50 H V L B
F2 "resistor-C050-045X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU050-050X075
# Package Name: C050-050X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU050-050X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU050-050X075" 1920 -5920 50 H V L B
F2 "resistor-C050-050X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU050-055X075
# Package Name: C050-055X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU050-055X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU050-055X075" 1920 -5920 50 H V L B
F2 "resistor-C050-055X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU050-075X075
# Package Name: C050-075X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU050-075X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU050-075X075" 1920 -5920 50 H V L B
F2 "resistor-C050-075X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU050H075X075
# Package Name: C050H075X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU050H075X075 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU050H075X075" 1920 -5920 50 H V L B
F2 "resistor-C050H075X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU075-032X103
# Package Name: C075-032X103
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU075-032X103 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU075-032X103" 1920 -5920 50 H V L B
F2 "resistor-C075-032X103" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU075-042X103
# Package Name: C075-042X103
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU075-042X103 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU075-042X103" 1920 -5920 50 H V L B
F2 "resistor-C075-042X103" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU075-052X106
# Package Name: C075-052X106
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU075-052X106 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU075-052X106" 1920 -5920 50 H V L B
F2 "resistor-C075-052X106" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU075-063X106
# Package Name: C075-063X106
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU075-063X106 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU075-063X106" 1920 -5920 50 H V L B
F2 "resistor-C075-063X106" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU102-043X133
# Package Name: C102-043X133
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU102-043X133 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU102-043X133" 1920 -5920 50 H V L B
F2 "resistor-C102-043X133" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU102-054X133
# Package Name: C102-054X133
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU102-054X133 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU102-054X133" 1920 -5920 50 H V L B
F2 "resistor-C102-054X133" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU102-064X133
# Package Name: C102-064X133
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU102-064X133 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU102-064X133" 1920 -5920 50 H V L B
F2 "resistor-C102-064X133" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU102_152-062X184
# Package Name: C102_152-062X184
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU102_152-062X184 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU102_152-062X184" 1920 -5920 50 H V L B
F2 "resistor-C102_152-062X184" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU150-054X183
# Package Name: C150-054X183
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU150-054X183 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU150-054X183" 1920 -5920 50 H V L B
F2 "resistor-C150-054X183" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU150-064X183
# Package Name: C150-064X183
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU150-064X183 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU150-064X183" 1920 -5920 50 H V L B
F2 "resistor-C150-064X183" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU150-072X183
# Package Name: C150-072X183
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU150-072X183 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU150-072X183" 1920 -5920 50 H V L B
F2 "resistor-C150-072X183" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU150-084X183
# Package Name: C150-084X183
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU150-084X183 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU150-084X183" 1920 -5920 50 H V L B
F2 "resistor-C150-084X183" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU150-091X182
# Package Name: C150-091X182
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU150-091X182 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU150-091X182" 1920 -5920 50 H V L B
F2 "resistor-C150-091X182" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU225-062X268
# Package Name: C225-062X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU225-062X268 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU225-062X268" 1920 -5920 50 H V L B
F2 "resistor-C225-062X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU225-074X268
# Package Name: C225-074X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU225-074X268 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU225-074X268" 1920 -5920 50 H V L B
F2 "resistor-C225-074X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU225-087X268
# Package Name: C225-087X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU225-087X268 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU225-087X268" 1920 -5920 50 H V L B
F2 "resistor-C225-087X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU225-108X268
# Package Name: C225-108X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU225-108X268 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU225-108X268" 1920 -5920 50 H V L B
F2 "resistor-C225-108X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU225-113X268
# Package Name: C225-113X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU225-113X268 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU225-113X268" 1920 -5920 50 H V L B
F2 "resistor-C225-113X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU275-093X316
# Package Name: C275-093X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU275-093X316 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU275-093X316" 1920 -5920 50 H V L B
F2 "resistor-C275-093X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU275-113X316
# Package Name: C275-113X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU275-113X316 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU275-113X316" 1920 -5920 50 H V L B
F2 "resistor-C275-113X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU275-134X316
# Package Name: C275-134X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU275-134X316 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU275-134X316" 1920 -5920 50 H V L B
F2 "resistor-C275-134X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU275-154X316
# Package Name: C275-154X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU275-154X316 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU275-154X316" 1920 -5920 50 H V L B
F2 "resistor-C275-154X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU275-173X316
# Package Name: C275-173X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU275-173X316 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU275-173X316" 1920 -5920 50 H V L B
F2 "resistor-C275-173X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU275-205X316
# Package Name: C275-205X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU275-205X316 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU275-205X316" 1920 -5920 50 H V L B
F2 "resistor-C275-205X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU325-137X374
# Package Name: C325-137X374
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU325-137X374 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU325-137X374" 1920 -5920 50 H V L B
F2 "resistor-C325-137X374" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU325-162X374
# Package Name: C325-162X374
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU325-162X374 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU325-162X374" 1920 -5920 50 H V L B
F2 "resistor-C325-162X374" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU325-182X374
# Package Name: C325-182X374
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU325-182X374 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU325-182X374" 1920 -5920 50 H V L B
F2 "resistor-C325-182X374" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU375-155X418
# Package Name: C375-155X418
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU375-155X418 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU375-155X418" 1920 -5920 50 H V L B
F2 "resistor-C375-155X418" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU375-192X418
# Package Name: C375-192X418
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU375-192X418 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU375-192X418" 1920 -5920 50 H V L B
F2 "resistor-C375-192X418" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU375-203X418
# Package Name: C375-203X418
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU375-203X418 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU375-203X418" 1920 -5920 50 H V L B
F2 "resistor-C375-203X418" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EU01005
# Package Name: C01005
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EU01005 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EU01005" 1920 -5920 50 H V L B
F2 "resistor-C01005" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC025_050-024X070
# Package Name: C025_050-024X070
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC025_050-024X070 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC025_050-024X070" 1920 -5920 50 H V L B
F2 "resistor-C025_050-024X070" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC0201
# Package Name: C0201
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC0201 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC0201" 1920 -5920 50 H V L B
F2 "resistor-C0201" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC0402
# Package Name: C0402
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC0402 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC0402" 1920 -5920 50 H V L B
F2 "resistor-C0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC0402K
# Package Name: C0402K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC0402K C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC0402K" 1920 -5920 50 H V L B
F2 "resistor-C0402K" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC0504
# Package Name: C0504
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC0504 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC0504" 1920 -5920 50 H V L B
F2 "resistor-C0504" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC0603
# Package Name: C0603
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC0603 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC0603" 1920 -5920 50 H V L B
F2 "resistor-C0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC0603K
# Package Name: C0603K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC0603K C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC0603K" 1920 -5920 50 H V L B
F2 "resistor-C0603K" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC0805
# Package Name: C0805
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC0805 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC0805" 1920 -5920 50 H V L B
F2 "resistor-C0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC0805K
# Package Name: C0805K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC0805K C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC0805K" 1920 -5920 50 H V L B
F2 "resistor-C0805K" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1206
# Package Name: C1206
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1206 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1206" 1920 -5920 50 H V L B
F2 "resistor-C1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1206K
# Package Name: C1206K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1206K C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1206K" 1920 -5920 50 H V L B
F2 "resistor-C1206K" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1210
# Package Name: C1210
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1210 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1210" 1920 -5920 50 H V L B
F2 "resistor-C1210" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1210K
# Package Name: C1210K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1210K C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1210K" 1920 -5920 50 H V L B
F2 "resistor-C1210K" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1310
# Package Name: C1310
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1310 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1310" 1920 -5920 50 H V L B
F2 "resistor-C1310" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1608
# Package Name: C1608
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1608 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1608" 1920 -5920 50 H V L B
F2 "resistor-C1608" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1808
# Package Name: C1808
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1808 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1808" 1920 -5920 50 H V L B
F2 "resistor-C1808" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1812
# Package Name: C1812
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1812 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1812" 1920 -5920 50 H V L B
F2 "resistor-C1812" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1812K
# Package Name: C1812K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1812K C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1812K" 1920 -5920 50 H V L B
F2 "resistor-C1812K" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1825
# Package Name: C1825
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1825 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1825" 1920 -5920 50 H V L B
F2 "resistor-C1825" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC1825K
# Package Name: C1825K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC1825K C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC1825K" 1920 -5920 50 H V L B
F2 "resistor-C1825K" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC2012
# Package Name: C2012
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC2012 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC2012" 1920 -5920 50 H V L B
F2 "resistor-C2012" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC2220K
# Package Name: C2220K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC2220K C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC2220K" 1920 -5920 50 H V L B
F2 "resistor-C2220K" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC2225K
# Package Name: C2225K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC2225K C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC2225K" 1920 -5920 50 H V L B
F2 "resistor-C2225K" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC3216
# Package Name: C3216
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC3216 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC3216" 1920 -5920 50 H V L B
F2 "resistor-C3216" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC3225
# Package Name: C3225
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC3225 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC3225" 1920 -5920 50 H V L B
F2 "resistor-C3225" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC3640
# Package Name: C3640
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC3640 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC3640" 1920 -5920 50 H V L B
F2 "resistor-C3640" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC4532
# Package Name: C4532
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC4532 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC4532" 1920 -5920 50 H V L B
F2 "resistor-C4532" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUC4564
# Package Name: C4564
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUC4564 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUC4564" 1920 -5920 50 H V L B
F2 "resistor-C4564" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-EUHPC0201
# Package Name: HPC0201
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-EUHPC0201 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-EUHPC0201" 1920 -5920 50 H V L B
F2 "resistor-HPC0201" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM808
# Package Name: CTRIM808-BC
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM808 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM808" 2880 -6560 50 H V L B
F2 "resistor-CTRIM808-BC" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM808-1
# Package Name: CTRIM808-1
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM808-1 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM808-1" 2880 -6560 50 H V L B
F2 "resistor-CTRIM808-1" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM808-7.5
# Package Name: CTRIM808-BC7.5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM808-7.5 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM808-7.5" 2880 -6560 50 H V L B
F2 "resistor-CTRIM808-BC7.5" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3008
# Package Name: CTRIM3008
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3008 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3008" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3008" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A - 0 -6400 100 U 40 40 1 1 P 
X E + 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3018_11
# Package Name: CTRIM3018_11
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3018_11 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3018_11" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3018_11" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A - 0 -6400 100 U 40 40 1 1 P 
X E + 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3018_12
# Package Name: CTRIM3018_12
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3018_12 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3018_12" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3018_12" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A - 0 -6400 100 U 40 40 1 1 P 
X E + 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3040.427
# Package Name: CTRIM3040.427
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3040.427 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3040.427" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3040.427" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1A 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3040.428
# Package Name: CTRIM3040.428
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3040.428 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3040.428" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3040.428" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1A 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3040.448
# Package Name: CTRIM3040.448
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3040.448 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3040.448" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3040.448" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1A 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3040.450
# Package Name: CTRIM3040.450
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3040.450 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3040.450" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3040.450" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1A 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3040.452
# Package Name: CTRIM3040.452
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3040.452 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3040.452" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3040.452" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1A 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3050.504
# Package Name: CTRIM3050.504
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3050.504 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3050.504" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3050.504" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3050.505
# Package Name: CTRIM3050.505
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3050.505 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3050.505" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3050.505" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMM3050.506
# Package Name: CTRIM3050.506
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMM3050.506 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMM3050.506" 2880 -6560 50 H V L B
F2 "resistor-CTRIM3050.506" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1A 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMMCTZ2
# Package Name: CTRIMCTZ2
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMMCTZ2 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMMCTZ2" 2880 -6560 50 H V L B
F2 "resistor-CTRIMCTZ2" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMMCTZ3
# Package Name: CTRIMCTZ3
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMMCTZ3 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMMCTZ3" 2880 -6560 50 H V L B
F2 "resistor-CTRIMCTZ3" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMMCV05
# Package Name: CTRIMCV05
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMMCV05 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMMCV05" 2880 -6560 50 H V L B
F2 "resistor-CTRIMCV05" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMMTZ03
# Package Name: CTRIMTZ03
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMMTZ03 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMMTZ03" 2880 -6560 50 H V L B
F2 "resistor-CTRIMTZ03" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-TRIMMTZBX4
# Package Name: CTRIMTZBX4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-TRIMMTZBX4 C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "C-TRIMMTZBX4" 2880 -6560 50 H V L B
F2 "resistor-CTRIMTZBX4" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
P 2 1 0 0 1920 -3840 -2880 960
P 2 1 0 0 -3840 0 -2880 960
P 2 1 0 0 -2880 960 -1920 1920
P 2 1 0 0 -3840 -4160 -3840 -1280
P 2 1 0 0 -3840 -1280 -4160 -2240
P 2 1 0 0 -3840 -1280 -3520 -2240
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
X A 2 0 -6400 100 U 40 40 1 1 P 
X E 1 0 3200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025-024X044
# Package Name: C025-024X044
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025-024X044 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025-024X044" 1280 -5280 50 H V L B
F2 "resistor-C025-024X044" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025-025X050
# Package Name: C025-025X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025-025X050 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025-025X050" 1280 -5280 50 H V L B
F2 "resistor-C025-025X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025-030X050
# Package Name: C025-030X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025-030X050 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025-030X050" 1280 -5280 50 H V L B
F2 "resistor-C025-030X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025-040X050
# Package Name: C025-040X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025-040X050 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025-040X050" 1280 -5280 50 H V L B
F2 "resistor-C025-040X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025-050X050
# Package Name: C025-050X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025-050X050 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025-050X050" 1280 -5280 50 H V L B
F2 "resistor-C025-050X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025-060X050
# Package Name: C025-060X050
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025-060X050 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025-060X050" 1280 -5280 50 H V L B
F2 "resistor-C025-060X050" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025_050-025X075
# Package Name: C025_050-025X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025_050-025X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025_050-025X075" 1280 -5280 50 H V L B
F2 "resistor-C025_050-025X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025_050-035X075
# Package Name: C025_050-035X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025_050-035X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025_050-035X075" 1280 -5280 50 H V L B
F2 "resistor-C025_050-035X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025_050-045X075
# Package Name: C025_050-045X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025_050-045X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025_050-045X075" 1280 -5280 50 H V L B
F2 "resistor-C025_050-045X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US025_050-055X075
# Package Name: C025_050-055X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US025_050-055X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US025_050-055X075" 1280 -5280 50 H V L B
F2 "resistor-C025_050-055X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US050-024X044
# Package Name: C050-024X044
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US050-024X044 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US050-024X044" 1280 -5280 50 H V L B
F2 "resistor-C050-024X044" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US050-025X075
# Package Name: C050-025X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US050-025X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US050-025X075" 1280 -5280 50 H V L B
F2 "resistor-C050-025X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US050-030X075
# Package Name: C050-030X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US050-030X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US050-030X075" 1280 -5280 50 H V L B
F2 "resistor-C050-030X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US050-035X075
# Package Name: C050-035X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US050-035X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US050-035X075" 1280 -5280 50 H V L B
F2 "resistor-C050-035X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US050-045X075
# Package Name: C050-045X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US050-045X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US050-045X075" 1280 -5280 50 H V L B
F2 "resistor-C050-045X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US050-050X075
# Package Name: C050-050X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US050-050X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US050-050X075" 1280 -5280 50 H V L B
F2 "resistor-C050-050X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US050-055X075
# Package Name: C050-055X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US050-055X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US050-055X075" 1280 -5280 50 H V L B
F2 "resistor-C050-055X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US050-075X075
# Package Name: C050-075X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US050-075X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US050-075X075" 1280 -5280 50 H V L B
F2 "resistor-C050-075X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US050H075X075
# Package Name: C050H075X075
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US050H075X075 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US050H075X075" 1280 -5280 50 H V L B
F2 "resistor-C050H075X075" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US075-032X103
# Package Name: C075-032X103
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US075-032X103 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US075-032X103" 1280 -5280 50 H V L B
F2 "resistor-C075-032X103" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US075-042X103
# Package Name: C075-042X103
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US075-042X103 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US075-042X103" 1280 -5280 50 H V L B
F2 "resistor-C075-042X103" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US075-052X106
# Package Name: C075-052X106
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US075-052X106 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US075-052X106" 1280 -5280 50 H V L B
F2 "resistor-C075-052X106" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US075-063X106
# Package Name: C075-063X106
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US075-063X106 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US075-063X106" 1280 -5280 50 H V L B
F2 "resistor-C075-063X106" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US102-043X133
# Package Name: C102-043X133
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US102-043X133 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US102-043X133" 1280 -5280 50 H V L B
F2 "resistor-C102-043X133" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US102-054X133
# Package Name: C102-054X133
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US102-054X133 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US102-054X133" 1280 -5280 50 H V L B
F2 "resistor-C102-054X133" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US102-064X133
# Package Name: C102-064X133
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US102-064X133 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US102-064X133" 1280 -5280 50 H V L B
F2 "resistor-C102-064X133" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US102_152-062X184
# Package Name: C102_152-062X184
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US102_152-062X184 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US102_152-062X184" 1280 -5280 50 H V L B
F2 "resistor-C102_152-062X184" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US150-054X183
# Package Name: C150-054X183
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US150-054X183 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US150-054X183" 1280 -5280 50 H V L B
F2 "resistor-C150-054X183" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US150-064X183
# Package Name: C150-064X183
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US150-064X183 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US150-064X183" 1280 -5280 50 H V L B
F2 "resistor-C150-064X183" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US150-072X183
# Package Name: C150-072X183
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US150-072X183 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US150-072X183" 1280 -5280 50 H V L B
F2 "resistor-C150-072X183" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US150-084X183
# Package Name: C150-084X183
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US150-084X183 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US150-084X183" 1280 -5280 50 H V L B
F2 "resistor-C150-084X183" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US150-091X182
# Package Name: C150-091X182
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US150-091X182 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US150-091X182" 1280 -5280 50 H V L B
F2 "resistor-C150-091X182" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US225-062X268
# Package Name: C225-062X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US225-062X268 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US225-062X268" 1280 -5280 50 H V L B
F2 "resistor-C225-062X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US225-074X268
# Package Name: C225-074X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US225-074X268 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US225-074X268" 1280 -5280 50 H V L B
F2 "resistor-C225-074X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US225-087X268
# Package Name: C225-087X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US225-087X268 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US225-087X268" 1280 -5280 50 H V L B
F2 "resistor-C225-087X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US225-108X268
# Package Name: C225-108X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US225-108X268 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US225-108X268" 1280 -5280 50 H V L B
F2 "resistor-C225-108X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US225-113X268
# Package Name: C225-113X268
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US225-113X268 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US225-113X268" 1280 -5280 50 H V L B
F2 "resistor-C225-113X268" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US275-093X316
# Package Name: C275-093X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US275-093X316 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US275-093X316" 1280 -5280 50 H V L B
F2 "resistor-C275-093X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US275-113X316
# Package Name: C275-113X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US275-113X316 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US275-113X316" 1280 -5280 50 H V L B
F2 "resistor-C275-113X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US275-134X316
# Package Name: C275-134X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US275-134X316 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US275-134X316" 1280 -5280 50 H V L B
F2 "resistor-C275-134X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US275-154X316
# Package Name: C275-154X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US275-154X316 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US275-154X316" 1280 -5280 50 H V L B
F2 "resistor-C275-154X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US275-173X316
# Package Name: C275-173X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US275-173X316 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US275-173X316" 1280 -5280 50 H V L B
F2 "resistor-C275-173X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US275-205X316
# Package Name: C275-205X316
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US275-205X316 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US275-205X316" 1280 -5280 50 H V L B
F2 "resistor-C275-205X316" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US325-137X374
# Package Name: C325-137X374
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US325-137X374 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US325-137X374" 1280 -5280 50 H V L B
F2 "resistor-C325-137X374" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US325-162X374
# Package Name: C325-162X374
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US325-162X374 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US325-162X374" 1280 -5280 50 H V L B
F2 "resistor-C325-162X374" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US325-182X374
# Package Name: C325-182X374
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US325-182X374 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US325-182X374" 1280 -5280 50 H V L B
F2 "resistor-C325-182X374" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US375-155X418
# Package Name: C375-155X418
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US375-155X418 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US375-155X418" 1280 -5280 50 H V L B
F2 "resistor-C375-155X418" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US375-192X418
# Package Name: C375-192X418
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US375-192X418 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US375-192X418" 1280 -5280 50 H V L B
F2 "resistor-C375-192X418" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US375-203X418
# Package Name: C375-203X418
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US375-203X418 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US375-203X418" 1280 -5280 50 H V L B
F2 "resistor-C375-203X418" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-US01005
# Package Name: C01005
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-US01005 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-US01005" 1280 -5280 50 H V L B
F2 "resistor-C01005" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC025_050-024X070
# Package Name: C025_050-024X070
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC025_050-024X070 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC025_050-024X070" 1280 -5280 50 H V L B
F2 "resistor-C025_050-024X070" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC0201
# Package Name: C0201
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC0201 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC0201" 1280 -5280 50 H V L B
F2 "resistor-C0201" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC0402
# Package Name: C0402
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC0402 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC0402" 1280 -5280 50 H V L B
F2 "resistor-C0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC0402K
# Package Name: C0402K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC0402K C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC0402K" 1280 -5280 50 H V L B
F2 "resistor-C0402K" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC0504
# Package Name: C0504
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC0504 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC0504" 1280 -5280 50 H V L B
F2 "resistor-C0504" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC0603
# Package Name: C0603
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC0603 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC0603" 1280 -5280 50 H V L B
F2 "resistor-C0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC0603K
# Package Name: C0603K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC0603K C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC0603K" 1280 -5280 50 H V L B
F2 "resistor-C0603K" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC0805
# Package Name: C0805
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC0805 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC0805" 1280 -5280 50 H V L B
F2 "resistor-C0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC0805K
# Package Name: C0805K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC0805K C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC0805K" 1280 -5280 50 H V L B
F2 "resistor-C0805K" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1206
# Package Name: C1206
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1206 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1206" 1280 -5280 50 H V L B
F2 "resistor-C1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1206K
# Package Name: C1206K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1206K C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1206K" 1280 -5280 50 H V L B
F2 "resistor-C1206K" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1210
# Package Name: C1210
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1210 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1210" 1280 -5280 50 H V L B
F2 "resistor-C1210" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1210K
# Package Name: C1210K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1210K C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1210K" 1280 -5280 50 H V L B
F2 "resistor-C1210K" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1310
# Package Name: C1310
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1310 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1310" 1280 -5280 50 H V L B
F2 "resistor-C1310" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1608
# Package Name: C1608
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1608 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1608" 1280 -5280 50 H V L B
F2 "resistor-C1608" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1808
# Package Name: C1808
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1808 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1808" 1280 -5280 50 H V L B
F2 "resistor-C1808" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1812
# Package Name: C1812
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1812 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1812" 1280 -5280 50 H V L B
F2 "resistor-C1812" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1812K
# Package Name: C1812K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1812K C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1812K" 1280 -5280 50 H V L B
F2 "resistor-C1812K" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1825
# Package Name: C1825
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1825 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1825" 1280 -5280 50 H V L B
F2 "resistor-C1825" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC1825K
# Package Name: C1825K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC1825K C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC1825K" 1280 -5280 50 H V L B
F2 "resistor-C1825K" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC2012
# Package Name: C2012
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC2012 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC2012" 1280 -5280 50 H V L B
F2 "resistor-C2012" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC2220K
# Package Name: C2220K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC2220K C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC2220K" 1280 -5280 50 H V L B
F2 "resistor-C2220K" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC2225K
# Package Name: C2225K
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC2225K C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC2225K" 1280 -5280 50 H V L B
F2 "resistor-C2225K" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC3216
# Package Name: C3216
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC3216 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC3216" 1280 -5280 50 H V L B
F2 "resistor-C3216" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC3225
# Package Name: C3225
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC3225 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC3225" 1280 -5280 50 H V L B
F2 "resistor-C3225" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC3640
# Package Name: C3640
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC3640 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC3640" 1280 -5280 50 H V L B
F2 "resistor-C3640" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC4532
# Package Name: C4532
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC4532 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC4532" 1280 -5280 50 H V L B
F2 "resistor-C4532" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: C-USC4564
# Package Name: C4564
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF C-USC4564 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "C-USC4564" 1280 -5280 50 H V L B
F2 "resistor-C4564" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6400 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU085CS-1AR
# Package Name: 085CS_1AR
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU085CS-1AR C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU085CS-1AR" 1440 -5792 50 H V L B
F2 "resistor-085CS_1AR" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU085CS-1AW
# Package Name: 085CS_1AW
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU085CS-1AW C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU085CS-1AW" 1440 -5792 50 H V L B
F2 "resistor-085CS_1AW" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU085CS-1R
# Package Name: 085CS_1R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU085CS-1R C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU085CS-1R" 1440 -5792 50 H V L B
F2 "resistor-085CS_1R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU085CS-1W
# Package Name: 085CS_1W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU085CS-1W C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU085CS-1W" 1440 -5792 50 H V L B
F2 "resistor-085CS_1W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU139CLL-2R
# Package Name: 139CLL-2R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU139CLL-2R C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU139CLL-2R" 1440 -5792 50 H V L B
F2 "resistor-139CLL-2R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU139CLL-2W
# Package Name: 139CLL-2W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU139CLL-2W C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU139CLL-2W" 1440 -5792 50 H V L B
F2 "resistor-139CLL-2W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU139CLL-3R
# Package Name: 139CLL-3R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU139CLL-3R C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU139CLL-3R" 1440 -5792 50 H V L B
F2 "resistor-139CLL-3R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU139CLL-3W
# Package Name: 139CLL-3W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU139CLL-3W C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU139CLL-3W" 1440 -5792 50 H V L B
F2 "resistor-139CLL-3W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU140CLH-0810
# Package Name: 140CLH-0810
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU140CLH-0810 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU140CLH-0810" 1440 -5792 50 H V L B
F2 "resistor-140CLH-0810" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU140CLH-1010
# Package Name: 140CLH-1010
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU140CLH-1010 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU140CLH-1010" 1440 -5792 50 H V L B
F2 "resistor-140CLH-1010" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU140CLH-1014
# Package Name: 140CLH-1014
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU140CLH-1014 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU140CLH-1014" 1440 -5792 50 H V L B
F2 "resistor-140CLH-1014" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU150CLZ-0810
# Package Name: 150CLZ-0810
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU150CLZ-0810 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU150CLZ-0810" 1440 -5792 50 H V L B
F2 "resistor-150CLZ-0810" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU150CLZ-1010
# Package Name: 150CLZ-1010
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU150CLZ-1010 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU150CLZ-1010" 1440 -5792 50 H V L B
F2 "resistor-150CLZ-1010" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU150CLZ-1014
# Package Name: 150CLZ-1014
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU150CLZ-1014 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU150CLZ-1014" 1440 -5792 50 H V L B
F2 "resistor-150CLZ-1014" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU153CLV-0405
# Package Name: 153CLV-0405
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU153CLV-0405 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU153CLV-0405" 1440 -5792 50 H V L B
F2 "resistor-153CLV-0405" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU153CLV-0505
# Package Name: 153CLV-0505
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU153CLV-0505 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU153CLV-0505" 1440 -5792 50 H V L B
F2 "resistor-153CLV-0505" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU153CLV-0605
# Package Name: 153CLV-0605
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU153CLV-0605 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU153CLV-0605" 1440 -5792 50 H V L B
F2 "resistor-153CLV-0605" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU153CLV-0807
# Package Name: 153CLV-0807
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU153CLV-0807 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU153CLV-0807" 1440 -5792 50 H V L B
F2 "resistor-153CLV-0807" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU153CLV-0810
# Package Name: 153CLV-0810
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU153CLV-0810 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU153CLV-0810" 1440 -5792 50 H V L B
F2 "resistor-153CLV-0810" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU153CLV-1010
# Package Name: 153CLV-1010
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU153CLV-1010 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU153CLV-1010" 1440 -5792 50 H V L B
F2 "resistor-153CLV-1010" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU153CLV-1012
# Package Name: 153CLV-1012
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU153CLV-1012 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU153CLV-1012" 1440 -5792 50 H V L B
F2 "resistor-153CLV-1012" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU153CLV-1014
# Package Name: 153CLV-1014
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU153CLV-1014 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU153CLV-1014" 1440 -5792 50 H V L B
F2 "resistor-153CLV-1014" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU175TMP-0808
# Package Name: 175TMP-0808
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU175TMP-0808 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU175TMP-0808" 1440 -5792 50 H V L B
F2 "resistor-175TMP-0808" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EU175TMP-0810
# Package Name: 175TMP-0810
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EU175TMP-0810 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EU175TMP-0810" 1440 -5792 50 H V L B
F2 "resistor-175TMP-0810" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUA
# Package Name: PANASONIC_A
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUA C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUA" 1440 -5792 50 H V L B
F2 "resistor-PANASONIC_A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUA/3216-18R
# Package Name: A/3216-18R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUA/3216-18R C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUA/3216-18R" 1440 -5792 50 H V L B
F2 "resistor-A/3216-18R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUA/3216-18W
# Package Name: A/3216-18W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUA/3216-18W C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUA/3216-18W" 1440 -5792 50 H V L B
F2 "resistor-A/3216-18W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUB
# Package Name: PANASONIC_B
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUB C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUB" 1440 -5792 50 H V L B
F2 "resistor-PANASONIC_B" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUB/3528-21W
# Package Name: B/3528-21W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUB/3528-21W C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUB/3528-21W" 1440 -5792 50 H V L B
F2 "resistor-B/3528-21W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUB45181A
# Package Name: B45181A
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUB45181A C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUB45181A" 1440 -5792 50 H V L B
F2 "resistor-B45181A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUB45181B
# Package Name: B45181B
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUB45181B C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUB45181B" 1440 -5792 50 H V L B
F2 "resistor-B45181B" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUB45181C
# Package Name: B45181C
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUB45181C C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUB45181C" 1440 -5792 50 H V L B
F2 "resistor-B45181C" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUB45181D
# Package Name: B45181D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUB45181D C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUB45181D" 1440 -5792 50 H V L B
F2 "resistor-B45181D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUC
# Package Name: PANASONIC_C
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUC C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUC" 1440 -5792 50 H V L B
F2 "resistor-PANASONIC_C" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUC/6032-28R
# Package Name: C/6032-28R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUC/6032-28R C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUC/6032-28R" 1440 -5792 50 H V L B
F2 "resistor-C/6032-28R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUC/6032-28W
# Package Name: C/6032-28W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUC/6032-28W C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUC/6032-28W" 1440 -5792 50 H V L B
F2 "resistor-C/6032-28W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUCT3216
# Package Name: CT3216
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUCT3216 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUCT3216" 1440 -5792 50 H V L B
F2 "resistor-CT3216" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + - 0 3200 100 D 40 40 1 1 P 
X - + 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUCT3528
# Package Name: CT3528
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUCT3528 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUCT3528" 1440 -5792 50 H V L B
F2 "resistor-CT3528" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + - 0 3200 100 D 40 40 1 1 P 
X - + 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUCT6032
# Package Name: CT6032
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUCT6032 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUCT6032" 1440 -5792 50 H V L B
F2 "resistor-CT6032" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + - 0 3200 100 D 40 40 1 1 P 
X - + 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUCT7343
# Package Name: CT7343
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUCT7343 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUCT7343" 1440 -5792 50 H V L B
F2 "resistor-CT7343" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUD
# Package Name: PANASONIC_D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUD C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUD" 1440 -5792 50 H V L B
F2 "resistor-PANASONIC_D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUD/7343-31R
# Package Name: D/7343-31R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUD/7343-31R C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUD/7343-31R" 1440 -5792 50 H V L B
F2 "resistor-D/7343-31R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUD/7343-31W
# Package Name: D/7343-31W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUD/7343-31W C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUD/7343-31W" 1440 -5792 50 H V L B
F2 "resistor-D/7343-31W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE
# Package Name: PANASONIC_E
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE" 1440 -5792 50 H V L B
F2 "resistor-PANASONIC_E" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE/7260-38R
# Package Name: E/7260-38R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE/7260-38R C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE/7260-38R" 1440 -5792 50 H V L B
F2 "resistor-E/7260-38R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE/7260-38W
# Package Name: E/7260-38W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE/7260-38W C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE/7260-38W" 1440 -5792 50 H V L B
F2 "resistor-E/7260-38W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE1.8-4
# Package Name: E1,8-4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE1.8-4 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE1.8-4" 1440 -5792 50 H V L B
F2 "resistor-E1,8-4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE2,5-6E
# Package Name: E2,5-6E
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE2,5-6E C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE2,5-6E" 1440 -5792 50 H V L B
F2 "resistor-E2,5-6E" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE2-4
# Package Name: E2-4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE2-4 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE2-4" 1440 -5792 50 H V L B
F2 "resistor-E2-4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE2-5
# Package Name: E2-5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE2-5 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE2-5" 1440 -5792 50 H V L B
F2 "resistor-E2-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE2.5-4V
# Package Name: E2,5RE
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE2.5-4V C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE2.5-4V" 1440 -5792 50 H V L B
F2 "resistor-E2,5RE" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE2.5-5
# Package Name: E2,5-5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE2.5-5 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE2.5-5" 1440 -5792 50 H V L B
F2 "resistor-E2,5-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE2.5-5V
# Package Name: E2,5-4R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE2.5-5V C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE2.5-5V" 1440 -5792 50 H V L B
F2 "resistor-E2,5-4R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE2.5-6
# Package Name: E2,5-6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE2.5-6 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE2.5-6" 1440 -5792 50 H V L B
F2 "resistor-E2,5-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE2.5-7
# Package Name: E2,5-7
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE2.5-7 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE2.5-7" 1440 -5792 50 H V L B
F2 "resistor-E2,5-7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE3.5-8
# Package Name: E3,5-8
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE3.5-8 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE3.5-8" 1440 -5792 50 H V L B
F2 "resistor-E3,5-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE3.5-10
# Package Name: E3,5-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE3.5-10 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE3.5-10" 1440 -5792 50 H V L B
F2 "resistor-E3,5-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE5-4
# Package Name: E5-4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE5-4 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE5-4" 1440 -5792 50 H V L B
F2 "resistor-E5-4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE5-5
# Package Name: E5-5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE5-5 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE5-5" 1440 -5792 50 H V L B
F2 "resistor-E5-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE5-6
# Package Name: E5-6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE5-6 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE5-6" 1440 -5792 50 H V L B
F2 "resistor-E5-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE5-8.5
# Package Name: E5-8,5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE5-8.5 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE5-8.5" 1440 -5792 50 H V L B
F2 "resistor-E5-8,5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE5-9VAXIAL
# Package Name: E5R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE5-9VAXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE5-9VAXIAL" 1440 -5792 50 H V L B
F2 "resistor-E5R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE5-10.5
# Package Name: E5-10,5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE5-10.5 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE5-10.5" 1440 -5792 50 H V L B
F2 "resistor-E5-10,5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE5-13
# Package Name: E5-13
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE5-13 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE5-13" 1440 -5792 50 H V L B
F2 "resistor-E5-13" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE7.5-16
# Package Name: E7,5-16
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE7.5-16 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE7.5-16" 1440 -5792 50 H V L B
F2 "resistor-E7,5-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE7.5-18
# Package Name: E7,5-18
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE7.5-18 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE7.5-18" 1440 -5792 50 H V L B
F2 "resistor-E7,5-18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE10-20
# Package Name: EB20D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE10-20 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE10-20" 1440 -5792 50 H V L B
F2 "resistor-EB20D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE10-22.5
# Package Name: EB22,5D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE10-22.5 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE10-22.5" 1440 -5792 50 H V L B
F2 "resistor-EB22,5D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE10-25
# Package Name: EB25D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE10-25 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE10-25" 1440 -5792 50 H V L B
F2 "resistor-EB25D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE10-30
# Package Name: EB30D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE10-30 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE10-30" 1440 -5792 50 H V L B
F2 "resistor-EB30D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE10-35
# Package Name: EB35D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE10-35 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE10-35" 1440 -5792 50 H V L B
F2 "resistor-EB35D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE15-5AXIAL
# Package Name: E15-5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE15-5AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE15-5AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E15-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE15-6AXIAL
# Package Name: E15-6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE15-6AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE15-6AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E15-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE15-9AXIAL
# Package Name: E15-9
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE15-9AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE15-9AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E15-9" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE22-6AXIAL
# Package Name: E22-6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE22-6AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE22-6AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E22-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE22-9AXIAL
# Package Name: E22-9
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE22-9AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE22-9AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E22-9" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE22-10AXIAL
# Package Name: E22-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE22-10AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE22-10AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E22-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE25-9AXIAL
# Package Name: E25-9
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE25-9AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE25-9AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E25-9" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE25-10AXIAL
# Package Name: E25-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE25-10AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE25-10AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E25-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE30-10AXIAL
# Package Name: E30-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE30-10AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE30-10AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E30-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE30-12AXIAL
# Package Name: E30-12
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE30-12AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE30-12AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E30-12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE30-16AXIAL
# Package Name: E30-16
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE30-16AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE30-16AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E30-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE35-12AXIAL
# Package Name: E35-12
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE35-12AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE35-12AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E35-12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE35-14AXIAL
# Package Name: E35-14
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE35-14AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE35-14AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E35-14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE35-16AXIAL
# Package Name: E35-16
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE35-16AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE35-16AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E35-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE35-18AXIAL
# Package Name: E35-18
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE35-18AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE35-18AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E35-18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE45-16AXIAL
# Package Name: E45-16
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE45-16AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE45-16AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E45-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE45-18AXIAL
# Package Name: E45-18
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE45-18AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE45-18AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E45-18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE45-21AXIAL
# Package Name: E45-21
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE45-21AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE45-21AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E45-21" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE45-22AXIAL
# Package Name: E45-22
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE45-22AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE45-22AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E45-22" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE45-25AXIAL
# Package Name: E45-25
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE45-25AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE45-25AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E45-25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE50-25AXIAL
# Package Name: E50-25
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE50-25AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE50-25AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E50-25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE50-30AXIAL
# Package Name: E50-30
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE50-30AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE50-30AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E50-30" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE55-25AXIAL
# Package Name: E55-25
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE55-25AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE55-25AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E55-25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUE55-30AXIAL
# Package Name: E55-30
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUE55-30AXIAL C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUE55-30AXIAL" 1440 -5792 50 H V L B
F2 "resistor-E55-30" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUETR1
# Package Name: ETR1
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUETR1 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUETR1" 1440 -5792 50 H V L B
F2 "resistor-ETR1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUETR2
# Package Name: ETR2
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUETR2 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUETR2" 1440 -5792 50 H V L B
F2 "resistor-ETR2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUETR3
# Package Name: ETR3
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUETR3 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUETR3" 1440 -5792 50 H V L B
F2 "resistor-ETR3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUETR4
# Package Name: ETR4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUETR4 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUETR4" 1440 -5792 50 H V L B
F2 "resistor-ETR4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUETR5
# Package Name: ETR5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUETR5 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUETR5" 1440 -5792 50 H V L B
F2 "resistor-ETR5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUF
# Package Name: PANASONIC_F
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUF C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUF" 1440 -5792 50 H V L B
F2 "resistor-PANASONIC_F" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUG
# Package Name: PANASONIC_G
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUG C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUG" 1440 -5792 50 H V L B
F2 "resistor-PANASONIC_G" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUP128-35
# Package Name: P128-35
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUP128-35 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUP128-35" 1440 -5792 50 H V L B
F2 "resistor-P128-35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUP128-40
# Package Name: P128-40
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUP128-40 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUP128-40" 1440 -5792 50 H V L B
F2 "resistor-P128-40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUP128-50
# Package Name: P128-50
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUP128-50 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUP128-50" 1440 -5792 50 H V L B
F2 "resistor-P128-50" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUP128-60
# Package Name: P128-60
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUP128-60 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUP128-60" 1440 -5792 50 H V L B
F2 "resistor-P128-60" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUR/2012-12R
# Package Name: R/2012-12R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUR/2012-12R C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUR/2012-12R" 1440 -5792 50 H V L B
F2 "resistor-R/2012-12R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUR/2012-12W
# Package Name: R/2012-12W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUR/2012-12W C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUR/2012-12W" 1440 -5792 50 H V L B
F2 "resistor-R/2012-12W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUSMCA
# Package Name: SMC_A
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUSMCA C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUSMCA" 1440 -5792 50 H V L B
F2 "resistor-SMC_A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUSMCB
# Package Name: SMC_B
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUSMCB C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUSMCB" 1440 -5792 50 H V L B
F2 "resistor-SMC_B" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUSMCC
# Package Name: SMC_C
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUSMCC C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUSMCC" 1440 -5792 50 H V L B
F2 "resistor-SMC_C" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUSMCD
# Package Name: SMC_D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUSMCD C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUSMCD" 1440 -5792 50 H V L B
F2 "resistor-SMC_D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUSMCE
# Package Name: SMC_E
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUSMCE C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUSMCE" 1440 -5792 50 H V L B
F2 "resistor-SMC_E" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUSMCP
# Package Name: SMC_P
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUSMCP C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUSMCP" 1440 -5792 50 H V L B
F2 "resistor-SMC_P" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUSMCZ
# Package Name: SMC_Z
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUSMCZ C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUSMCZ" 1440 -5792 50 H V L B
F2 "resistor-SMC_Z" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUT/3528-12R
# Package Name: T/3528-12R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUT/3528-12R C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUT/3528-12R" 1440 -5792 50 H V L B
F2 "resistor-T/3528-12R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTAP5-45
# Package Name: TAP5-45
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTAP5-45 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTAP5-45" 1440 -5792 50 H V L B
F2 "resistor-TAP5-45" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTAP5-50
# Package Name: TAP5-50
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTAP5-50 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTAP5-50" 1440 -5792 50 H V L B
F2 "resistor-TAP5-50" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTAP5-60
# Package Name: TAP5-60
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTAP5-60 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTAP5-60" 1440 -5792 50 H V L B
F2 "resistor-TAP5-60" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTAP5-70
# Package Name: TAP5-70
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTAP5-70 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTAP5-70" 1440 -5792 50 H V L B
F2 "resistor-TAP5-70" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTAP5-80
# Package Name: TAP5-80
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTAP5-80 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTAP5-80" 1440 -5792 50 H V L B
F2 "resistor-TAP5-80" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT2D4
# Package Name: TT2D4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT2D4 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT2D4" 1440 -5792 50 H V L B
F2 "resistor-TT2D4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT2D4L
# Package Name: TT2D4L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT2D4L C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT2D4L" 1440 -5792 50 H V L B
F2 "resistor-TT2D4L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT2D5
# Package Name: TT2D5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT2D5 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT2D5" 1440 -5792 50 H V L B
F2 "resistor-TT2D5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT2D5L
# Package Name: TT2D5L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT2D5L C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT2D5L" 1440 -5792 50 H V L B
F2 "resistor-TT2D5L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT2D6
# Package Name: TT2D6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT2D6 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT2D6" 1440 -5792 50 H V L B
F2 "resistor-TT2D6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT2D6L
# Package Name: TT2D6L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT2D6L C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT2D6L" 1440 -5792 50 H V L B
F2 "resistor-TT2D6L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT2D7
# Package Name: TT2D7
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT2D7 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT2D7" 1440 -5792 50 H V L B
F2 "resistor-TT2D7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT2D7L
# Package Name: TT2D7L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT2D7L C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT2D7L" 1440 -5792 50 H V L B
F2 "resistor-TT2D7L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT5D6L
# Package Name: TT5D6L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT5D6L C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT5D6L" 1440 -5792 50 H V L B
F2 "resistor-TT5D6L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT5D7
# Package Name: TT5D7
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT5D7 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT5D7" 1440 -5792 50 H V L B
F2 "resistor-TT5D7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT5D7L
# Package Name: TT5D7L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT5D7L C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT5D7L" 1440 -5792 50 H V L B
F2 "resistor-TT5D7L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT5D9
# Package Name: TT5D9
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT5D9 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT5D9" 1440 -5792 50 H V L B
F2 "resistor-TT5D9" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT5D9L
# Package Name: TT5D9L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT5D9L C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT5D9L" 1440 -5792 50 H V L B
F2 "resistor-TT5D9L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT5D10
# Package Name: TT5D10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT5D10 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT5D10" 1440 -5792 50 H V L B
F2 "resistor-TT5D10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT5D11
# Package Name: TT5D11
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT5D11 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT5D11" 1440 -5792 50 H V L B
F2 "resistor-TT5D11" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT5D11L
# Package Name: TT5D11L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT5D11L C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT5D11L" 1440 -5792 50 H V L B
F2 "resistor-TT5D11L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-EUTT6D6
# Package Name: TT5D6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-EUTT6D6 C 0 40 N N 1 L N
F0 "C" 1440 608 50 H V L B
F1 "CPOL-EUTT6D6" 1440 -5792 50 H V L B
F2 "resistor-TT5D6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -1920 -1120 1920 -1120
P 2 1 0 0 1920 -1120 1920 0
P 2 1 0 0 -1920 0 -1920 -1120
P 2 1 0 0 -1920 0 1920 0
S -2080 -3200 2080 -2080 1 1 0 F
T 1 -1536 1312 1600 0 1 0 +
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US085CS-1AR
# Package Name: 085CS_1AR
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US085CS-1AR C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US085CS-1AR" 1280 -5280 50 H V L B
F2 "resistor-085CS_1AR" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US085CS-1AW
# Package Name: 085CS_1AW
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US085CS-1AW C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US085CS-1AW" 1280 -5280 50 H V L B
F2 "resistor-085CS_1AW" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US085CS-1R
# Package Name: 085CS_1R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US085CS-1R C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US085CS-1R" 1280 -5280 50 H V L B
F2 "resistor-085CS_1R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US085CS-1W
# Package Name: 085CS_1W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US085CS-1W C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US085CS-1W" 1280 -5280 50 H V L B
F2 "resistor-085CS_1W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US139CLL-2R
# Package Name: 139CLL-2R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US139CLL-2R C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US139CLL-2R" 1280 -5280 50 H V L B
F2 "resistor-139CLL-2R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US139CLL-2W
# Package Name: 139CLL-2W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US139CLL-2W C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US139CLL-2W" 1280 -5280 50 H V L B
F2 "resistor-139CLL-2W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US139CLL-3R
# Package Name: 139CLL-3R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US139CLL-3R C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US139CLL-3R" 1280 -5280 50 H V L B
F2 "resistor-139CLL-3R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US139CLL-3W
# Package Name: 139CLL-3W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US139CLL-3W C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US139CLL-3W" 1280 -5280 50 H V L B
F2 "resistor-139CLL-3W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US140CLH-0810
# Package Name: 140CLH-0810
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US140CLH-0810 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US140CLH-0810" 1280 -5280 50 H V L B
F2 "resistor-140CLH-0810" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US140CLH-1010
# Package Name: 140CLH-1010
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US140CLH-1010 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US140CLH-1010" 1280 -5280 50 H V L B
F2 "resistor-140CLH-1010" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US140CLH-1014
# Package Name: 140CLH-1014
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US140CLH-1014 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US140CLH-1014" 1280 -5280 50 H V L B
F2 "resistor-140CLH-1014" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US150CLZ-0810
# Package Name: 150CLZ-0810
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US150CLZ-0810 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US150CLZ-0810" 1280 -5280 50 H V L B
F2 "resistor-150CLZ-0810" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US150CLZ-1010
# Package Name: 150CLZ-1010
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US150CLZ-1010 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US150CLZ-1010" 1280 -5280 50 H V L B
F2 "resistor-150CLZ-1010" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US150CLZ-1014
# Package Name: 150CLZ-1014
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US150CLZ-1014 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US150CLZ-1014" 1280 -5280 50 H V L B
F2 "resistor-150CLZ-1014" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US153CLV-0405
# Package Name: 153CLV-0405
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US153CLV-0405 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US153CLV-0405" 1280 -5280 50 H V L B
F2 "resistor-153CLV-0405" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US153CLV-0505
# Package Name: 153CLV-0505
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US153CLV-0505 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US153CLV-0505" 1280 -5280 50 H V L B
F2 "resistor-153CLV-0505" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US153CLV-0605
# Package Name: 153CLV-0605
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US153CLV-0605 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US153CLV-0605" 1280 -5280 50 H V L B
F2 "resistor-153CLV-0605" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US153CLV-0807
# Package Name: 153CLV-0807
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US153CLV-0807 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US153CLV-0807" 1280 -5280 50 H V L B
F2 "resistor-153CLV-0807" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US153CLV-0810
# Package Name: 153CLV-0810
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US153CLV-0810 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US153CLV-0810" 1280 -5280 50 H V L B
F2 "resistor-153CLV-0810" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US153CLV-1010
# Package Name: 153CLV-1010
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US153CLV-1010 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US153CLV-1010" 1280 -5280 50 H V L B
F2 "resistor-153CLV-1010" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US153CLV-1012
# Package Name: 153CLV-1012
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US153CLV-1012 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US153CLV-1012" 1280 -5280 50 H V L B
F2 "resistor-153CLV-1012" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US153CLV-1014
# Package Name: 153CLV-1014
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US153CLV-1014 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US153CLV-1014" 1280 -5280 50 H V L B
F2 "resistor-153CLV-1014" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US175TMP-0808
# Package Name: 175TMP-0808
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US175TMP-0808 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US175TMP-0808" 1280 -5280 50 H V L B
F2 "resistor-175TMP-0808" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-US175TMP-0810
# Package Name: 175TMP-0810
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-US175TMP-0810 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-US175TMP-0810" 1280 -5280 50 H V L B
F2 "resistor-175TMP-0810" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USA
# Package Name: PANASONIC_A
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USA C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USA" 1280 -5280 50 H V L B
F2 "resistor-PANASONIC_A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USA/3216-18R
# Package Name: A/3216-18R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USA/3216-18R C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USA/3216-18R" 1280 -5280 50 H V L B
F2 "resistor-A/3216-18R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USA/3216-18W
# Package Name: A/3216-18W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USA/3216-18W C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USA/3216-18W" 1280 -5280 50 H V L B
F2 "resistor-A/3216-18W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USB
# Package Name: PANASONIC_B
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USB C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USB" 1280 -5280 50 H V L B
F2 "resistor-PANASONIC_B" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USB/3528-21R
# Package Name: T/3528-12R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USB/3528-21R C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USB/3528-21R" 1280 -5280 50 H V L B
F2 "resistor-T/3528-12R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USB/3528-21W
# Package Name: B/3528-21W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USB/3528-21W C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USB/3528-21W" 1280 -5280 50 H V L B
F2 "resistor-B/3528-21W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USB45181A
# Package Name: B45181A
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USB45181A C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USB45181A" 1280 -5280 50 H V L B
F2 "resistor-B45181A" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USB45181B
# Package Name: B45181B
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USB45181B C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USB45181B" 1280 -5280 50 H V L B
F2 "resistor-B45181B" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USB45181C
# Package Name: B45181C
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USB45181C C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USB45181C" 1280 -5280 50 H V L B
F2 "resistor-B45181C" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USB45181D
# Package Name: B45181D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USB45181D C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USB45181D" 1280 -5280 50 H V L B
F2 "resistor-B45181D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USC
# Package Name: PANASONIC_C
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USC C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USC" 1280 -5280 50 H V L B
F2 "resistor-PANASONIC_C" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USC/6032-28R
# Package Name: C/6032-28R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USC/6032-28R C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USC/6032-28R" 1280 -5280 50 H V L B
F2 "resistor-C/6032-28R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USC/6032-28W
# Package Name: C/6032-28W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USC/6032-28W C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USC/6032-28W" 1280 -5280 50 H V L B
F2 "resistor-C/6032-28W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USCT3216
# Package Name: CT3216
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USCT3216 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USCT3216" 1280 -5280 50 H V L B
F2 "resistor-CT3216" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + - 0 3200 100 D 40 40 1 1 P 
X - + 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USCT3528
# Package Name: CT3528
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USCT3528 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USCT3528" 1280 -5280 50 H V L B
F2 "resistor-CT3528" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + - 0 3200 100 D 40 40 1 1 P 
X - + 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USCT6032
# Package Name: CT6032
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USCT6032 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USCT6032" 1280 -5280 50 H V L B
F2 "resistor-CT6032" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + - 0 3200 100 D 40 40 1 1 P 
X - + 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USCT7343
# Package Name: CT7343
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USCT7343 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USCT7343" 1280 -5280 50 H V L B
F2 "resistor-CT7343" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USD
# Package Name: PANASONIC_D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USD C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USD" 1280 -5280 50 H V L B
F2 "resistor-PANASONIC_D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USD/7343-31R
# Package Name: D/7343-31R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USD/7343-31R C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USD/7343-31R" 1280 -5280 50 H V L B
F2 "resistor-D/7343-31R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USD/7343-31W
# Package Name: D/7343-31W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USD/7343-31W C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USD/7343-31W" 1280 -5280 50 H V L B
F2 "resistor-D/7343-31W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE
# Package Name: PANASONIC_E
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE" 1280 -5280 50 H V L B
F2 "resistor-PANASONIC_E" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE/7260-38R
# Package Name: E/7260-38R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE/7260-38R C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE/7260-38R" 1280 -5280 50 H V L B
F2 "resistor-E/7260-38R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE/7260-38W
# Package Name: E/7260-38W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE/7260-38W C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE/7260-38W" 1280 -5280 50 H V L B
F2 "resistor-E/7260-38W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE1.8-4
# Package Name: E1,8-4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE1.8-4 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE1.8-4" 1280 -5280 50 H V L B
F2 "resistor-E1,8-4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE2,5-6E
# Package Name: E2,5-6E
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE2,5-6E C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE2,5-6E" 1280 -5280 50 H V L B
F2 "resistor-E2,5-6E" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE2-4
# Package Name: E2-4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE2-4 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE2-4" 1280 -5280 50 H V L B
F2 "resistor-E2-4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE2-5
# Package Name: E2-5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE2-5 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE2-5" 1280 -5280 50 H V L B
F2 "resistor-E2-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE2.5-4V
# Package Name: E2,5RE
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE2.5-4V C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE2.5-4V" 1280 -5280 50 H V L B
F2 "resistor-E2,5RE" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE2.5-5
# Package Name: E2,5-5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE2.5-5 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE2.5-5" 1280 -5280 50 H V L B
F2 "resistor-E2,5-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE2.5-5V
# Package Name: E2,5-4R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE2.5-5V C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE2.5-5V" 1280 -5280 50 H V L B
F2 "resistor-E2,5-4R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE2.5-6
# Package Name: E2,5-6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE2.5-6 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE2.5-6" 1280 -5280 50 H V L B
F2 "resistor-E2,5-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE2.5-7
# Package Name: E2,5-7
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE2.5-7 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE2.5-7" 1280 -5280 50 H V L B
F2 "resistor-E2,5-7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE3.5-8
# Package Name: E3,5-8
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE3.5-8 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE3.5-8" 1280 -5280 50 H V L B
F2 "resistor-E3,5-8" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE3.5-10
# Package Name: E3,5-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE3.5-10 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE3.5-10" 1280 -5280 50 H V L B
F2 "resistor-E3,5-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE5-4
# Package Name: E5-4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE5-4 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE5-4" 1280 -5280 50 H V L B
F2 "resistor-E5-4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE5-5
# Package Name: E5-5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE5-5 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE5-5" 1280 -5280 50 H V L B
F2 "resistor-E5-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE5-6
# Package Name: E5-6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE5-6 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE5-6" 1280 -5280 50 H V L B
F2 "resistor-E5-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE5-8.5
# Package Name: E5-8,5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE5-8.5 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE5-8.5" 1280 -5280 50 H V L B
F2 "resistor-E5-8,5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE5-9VAXIAL
# Package Name: E5R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE5-9VAXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE5-9VAXIAL" 1280 -5280 50 H V L B
F2 "resistor-E5R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE5-10.5
# Package Name: E5-10,5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE5-10.5 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE5-10.5" 1280 -5280 50 H V L B
F2 "resistor-E5-10,5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE5-13
# Package Name: E5-13
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE5-13 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE5-13" 1280 -5280 50 H V L B
F2 "resistor-E5-13" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE7.5-16
# Package Name: E7,5-16
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE7.5-16 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE7.5-16" 1280 -5280 50 H V L B
F2 "resistor-E7,5-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE7.5-18
# Package Name: E7,5-18
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE7.5-18 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE7.5-18" 1280 -5280 50 H V L B
F2 "resistor-E7,5-18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE10-20
# Package Name: EB20D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE10-20 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE10-20" 1280 -5280 50 H V L B
F2 "resistor-EB20D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE10-22.5
# Package Name: EB22,5D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE10-22.5 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE10-22.5" 1280 -5280 50 H V L B
F2 "resistor-EB22,5D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE10-25
# Package Name: EB25D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE10-25 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE10-25" 1280 -5280 50 H V L B
F2 "resistor-EB25D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE10-30
# Package Name: EB30D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE10-30 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE10-30" 1280 -5280 50 H V L B
F2 "resistor-EB30D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE10-35
# Package Name: EB35D
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE10-35 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE10-35" 1280 -5280 50 H V L B
F2 "resistor-EB35D" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE15-5AXIAL
# Package Name: E15-5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE15-5AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE15-5AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E15-5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE15-6AXIAL
# Package Name: E15-6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE15-6AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE15-6AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E15-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE15-9AXIAL
# Package Name: E15-9
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE15-9AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE15-9AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E15-9" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE22-6AXIAL
# Package Name: E22-6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE22-6AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE22-6AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E22-6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE22-9AXIAL
# Package Name: E22-9
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE22-9AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE22-9AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E22-9" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE22-10AXIAL
# Package Name: E22-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE22-10AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE22-10AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E22-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE25-9AXIAL
# Package Name: E25-9
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE25-9AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE25-9AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E25-9" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE25-10AXIAL
# Package Name: E25-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE25-10AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE25-10AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E25-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE30-10AXIAL
# Package Name: E30-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE30-10AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE30-10AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E30-10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE30-12AXIAL
# Package Name: E30-12
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE30-12AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE30-12AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E30-12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE30-16AXIAL
# Package Name: E30-16
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE30-16AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE30-16AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E30-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE35-12AXIAL
# Package Name: E35-12
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE35-12AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE35-12AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E35-12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE35-14AXIAL
# Package Name: E35-14
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE35-14AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE35-14AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E35-14" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE35-16AXIAL
# Package Name: E35-16
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE35-16AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE35-16AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E35-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE35-18AXIAL
# Package Name: E35-18
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE35-18AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE35-18AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E35-18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE45-16AXIAL
# Package Name: E45-16
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE45-16AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE45-16AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E45-16" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE45-18AXIAL
# Package Name: E45-18
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE45-18AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE45-18AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E45-18" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE45-21AXIAL
# Package Name: E45-21
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE45-21AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE45-21AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E45-21" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE45-22AXIAL
# Package Name: E45-22
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE45-22AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE45-22AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E45-22" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE45-25AXIAL
# Package Name: E45-25
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE45-25AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE45-25AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E45-25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE50-25AXIAL
# Package Name: E50-25
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE50-25AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE50-25AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E50-25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE50-30AXIAL
# Package Name: E50-30
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE50-30AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE50-30AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E50-30" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE55-25AXIAL
# Package Name: E55-25
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE55-25AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE55-25AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E55-25" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USE55-30AXIAL
# Package Name: E55-30
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USE55-30AXIAL C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USE55-30AXIAL" 1280 -5280 50 H V L B
F2 "resistor-E55-30" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USETR1
# Package Name: ETR1
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USETR1 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USETR1" 1280 -5280 50 H V L B
F2 "resistor-ETR1" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USETR2
# Package Name: ETR2
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USETR2 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USETR2" 1280 -5280 50 H V L B
F2 "resistor-ETR2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USETR3
# Package Name: ETR3
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USETR3 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USETR3" 1280 -5280 50 H V L B
F2 "resistor-ETR3" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USETR4
# Package Name: ETR4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USETR4 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USETR4" 1280 -5280 50 H V L B
F2 "resistor-ETR4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USETR5
# Package Name: ETR5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USETR5 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USETR5" 1280 -5280 50 H V L B
F2 "resistor-ETR5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USF
# Package Name: PANASONIC_F
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USF C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USF" 1280 -5280 50 H V L B
F2 "resistor-PANASONIC_F" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USG
# Package Name: PANASONIC_G
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USG C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USG" 1280 -5280 50 H V L B
F2 "resistor-PANASONIC_G" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USP128-35
# Package Name: P128-35
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USP128-35 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USP128-35" 1280 -5280 50 H V L B
F2 "resistor-P128-35" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USP128-40
# Package Name: P128-40
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USP128-40 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USP128-40" 1280 -5280 50 H V L B
F2 "resistor-P128-40" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USP128-50
# Package Name: P128-50
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USP128-50 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USP128-50" 1280 -5280 50 H V L B
F2 "resistor-P128-50" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USP128-60
# Package Name: P128-60
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USP128-60 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USP128-60" 1280 -5280 50 H V L B
F2 "resistor-P128-60" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USR/2012-12R
# Package Name: R/2012-12R
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USR/2012-12R C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USR/2012-12R" 1280 -5280 50 H V L B
F2 "resistor-R/2012-12R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USR/2012-12W
# Package Name: R/2012-12W
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USR/2012-12W C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USR/2012-12W" 1280 -5280 50 H V L B
F2 "resistor-R/2012-12W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTAP5-45
# Package Name: TAP5-45
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTAP5-45 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTAP5-45" 1280 -5280 50 H V L B
F2 "resistor-TAP5-45" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTAP5-50
# Package Name: TAP5-50
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTAP5-50 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTAP5-50" 1280 -5280 50 H V L B
F2 "resistor-TAP5-50" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTAP5-60
# Package Name: TAP5-60
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTAP5-60 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTAP5-60" 1280 -5280 50 H V L B
F2 "resistor-TAP5-60" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTAP5-70
# Package Name: TAP5-70
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTAP5-70 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTAP5-70" 1280 -5280 50 H V L B
F2 "resistor-TAP5-70" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTAP5-80
# Package Name: TAP5-80
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTAP5-80 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTAP5-80" 1280 -5280 50 H V L B
F2 "resistor-TAP5-80" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT2D4
# Package Name: TT2D4
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT2D4 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT2D4" 1280 -5280 50 H V L B
F2 "resistor-TT2D4" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT2D4L
# Package Name: TT2D4L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT2D4L C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT2D4L" 1280 -5280 50 H V L B
F2 "resistor-TT2D4L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT2D5
# Package Name: TT2D5
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT2D5 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT2D5" 1280 -5280 50 H V L B
F2 "resistor-TT2D5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT2D5L
# Package Name: TT2D5L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT2D5L C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT2D5L" 1280 -5280 50 H V L B
F2 "resistor-TT2D5L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT2D6
# Package Name: TT2D6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT2D6 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT2D6" 1280 -5280 50 H V L B
F2 "resistor-TT2D6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT2D6L
# Package Name: TT2D6L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT2D6L C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT2D6L" 1280 -5280 50 H V L B
F2 "resistor-TT2D6L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT2D7
# Package Name: TT2D7
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT2D7 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT2D7" 1280 -5280 50 H V L B
F2 "resistor-TT2D7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT2D7L
# Package Name: TT2D7L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT2D7L C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT2D7L" 1280 -5280 50 H V L B
F2 "resistor-TT2D7L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT5D6L
# Package Name: TT5D6L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT5D6L C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT5D6L" 1280 -5280 50 H V L B
F2 "resistor-TT5D6L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT5D7
# Package Name: TT5D7
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT5D7 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT5D7" 1280 -5280 50 H V L B
F2 "resistor-TT5D7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT5D7L
# Package Name: TT5D7L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT5D7L C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT5D7L" 1280 -5280 50 H V L B
F2 "resistor-TT5D7L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT5D9
# Package Name: TT5D9
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT5D9 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT5D9" 1280 -5280 50 H V L B
F2 "resistor-TT5D9" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT5D9L
# Package Name: TT5D9L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT5D9L C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT5D9L" 1280 -5280 50 H V L B
F2 "resistor-TT5D9L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT5D10
# Package Name: TT5D10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT5D10 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT5D10" 1280 -5280 50 H V L B
F2 "resistor-TT5D10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT5D11
# Package Name: TT5D11
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT5D11 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT5D11" 1280 -5280 50 H V L B
F2 "resistor-TT5D11" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT5D11L
# Package Name: TT5D11L
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT5D11L C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT5D11L" 1280 -5280 50 H V L B
F2 "resistor-TT5D11L" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CPOL-USTT6D6
# Package Name: TT5D6
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF CPOL-USTT6D6 C 0 40 N N 1 L N
F0 "C" 1280 800 50 H V L B
F1 "CPOL-USTT6D6" 1280 -5280 50 H V L B
F2 "resistor-TT5D6" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 3200 0
P 2 1 0 0 0 -1280 0 -3200
A 0 -6367 5107 -3077 -2701 1 1 0 N 3136 -2336 0 -1259
A 0 -6399 5119 -2699 -2327 1 1 0 N 0 -1280 -3107 -2331
S -2838 841 -1718 1001 1 1 0 F
S -2358 361 -2198 1481 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X + + 0 3200 100 D 40 40 1 1 P 
X - - 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC10B5
# Package Name: XC10B5
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC10B5 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC10B5" 1920 -5920 50 H V L B
F2 "resistor-XC10B5" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC10B6
# Package Name: XC10B6
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC10B6 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC10B6" 1920 -5920 50 H V L B
F2 "resistor-XC10B6" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC15B5
# Package Name: XC15B5
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC15B5 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC15B5" 1920 -5920 50 H V L B
F2 "resistor-XC15B5" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC15B6
# Package Name: XC15B6
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC15B6 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC15B6" 1920 -5920 50 H V L B
F2 "resistor-XC15B6" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC15B8
# Package Name: XC15B8
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC15B8 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC15B8" 1920 -5920 50 H V L B
F2 "resistor-XC15B8" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC15B10
# Package Name: XC15B10
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC15B10 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC15B10" 1920 -5920 50 H V L B
F2 "resistor-XC15B10" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC22B7
# Package Name: XC22B7
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC22B7 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC22B7" 1920 -5920 50 H V L B
F2 "resistor-XC22B7" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC22B10
# Package Name: XC22B10
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC22B10 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC22B10" 1920 -5920 50 H V L B
F2 "resistor-XC22B10" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC27B11
# Package Name: XC27B11
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC27B11 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC27B11" 1920 -5920 50 H V L B
F2 "resistor-XC27B11" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC27B13
# Package Name: XC27B13
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC27B13 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC27B13" 1920 -5920 50 H V L B
F2 "resistor-XC27B13" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC27B15
# Package Name: XC27B15
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC27B15 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC27B15" 1920 -5920 50 H V L B
F2 "resistor-XC27B15" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC27B18
# Package Name: XC27B18
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC27B18 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC27B18" 1920 -5920 50 H V L B
F2 "resistor-XC27B18" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CXXC27B21
# Package Name: XC27B21
# Dev Tech: ''
# Dev Prefix: CX
# Gate count = 1
#
DEF CXXC27B21 CX 0 40 N N 1 L N
F0 "CX" 1920 480 50 H V L B
F1 "CXXC27B21" 1920 -5920 50 H V L B
F2 "resistor-XC27B21" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CYYC7B5
# Package Name: YC7B5
# Dev Tech: ''
# Dev Prefix: CY
# Gate count = 1
#
DEF CYYC7B5 CY 0 40 N N 1 L N
F0 "CY" 1920 480 50 H V L B
F1 "CYYC7B5" 1920 -5920 50 H V L B
F2 "resistor-YC7B5" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CYYC10B4
# Package Name: YC10B4
# Dev Tech: ''
# Dev Prefix: CY
# Gate count = 1
#
DEF CYYC10B4 CY 0 40 N N 1 L N
F0 "CY" 1920 480 50 H V L B
F1 "CYYC10B4" 1920 -5920 50 H V L B
F2 "resistor-YC10B4" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CYYC10B5
# Package Name: YC10B5
# Dev Tech: ''
# Dev Prefix: CY
# Gate count = 1
#
DEF CYYC10B5 CY 0 40 N N 1 L N
F0 "CY" 1920 480 50 H V L B
F1 "CYYC10B5" 1920 -5920 50 H V L B
F2 "resistor-YC10B5" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CYYC12B5
# Package Name: YC12B5
# Dev Tech: ''
# Dev Prefix: CY
# Gate count = 1
#
DEF CYYC12B5 CY 0 40 N N 1 L N
F0 "CY" 1920 480 50 H V L B
F1 "CYYC12B5" 1920 -5920 50 H V L B
F2 "resistor-YC12B5" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CYYC15B5
# Package Name: YC15B5
# Dev Tech: ''
# Dev Prefix: CY
# Gate count = 1
#
DEF CYYC15B5 CY 0 40 N N 1 L N
F0 "CY" 1920 480 50 H V L B
F1 "CYYC15B5" 1920 -5920 50 H V L B
F2 "resistor-YC15B5" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CYYC15B6
# Package Name: YC15B6
# Dev Tech: ''
# Dev Prefix: CY
# Gate count = 1
#
DEF CYYC15B6 CY 0 40 N N 1 L N
F0 "CY" 1920 480 50 H V L B
F1 "CYYC15B6" 1920 -5920 50 H V L B
F2 "resistor-YC15B6" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CYYC15B7
# Package Name: YC15B7
# Dev Tech: ''
# Dev Prefix: CY
# Gate count = 1
#
DEF CYYC15B7 CY 0 40 N N 1 L N
F0 "CY" 1920 480 50 H V L B
F1 "CYYC15B7" 1920 -5920 50 H V L B
F2 "resistor-YC15B7" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: CYYC22B6
# Package Name: YC22B7
# Dev Tech: ''
# Dev Prefix: CY
# Gate count = 1
#
DEF CYYC22B6 CY 0 40 N N 1 L N
F0 "CY" 1920 480 50 H V L B
F1 "CYYC22B6" 1920 -5920 50 H V L B
F2 "resistor-YC22B7" 0 150 50 H I C C
DRAW
P 2 1 0 0 0 0 0 -640
P 2 1 0 0 0 -3200 0 -2560
S -2560 -2560 2560 -1920 1 1 0 F
S -2560 -1280 2560 -640 1 1 0 F
T 0 3072 3456 512 0 1 0 SpiceOrder~1
T 0 3072 -6144 512 0 1 0 SpiceOrder~2
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: EL-BI25-10AXIAL
# Package Name: EU25-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF EL-BI25-10AXIAL C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "EL-BI25-10AXIAL" 1920 -5920 50 H V L B
F2 "resistor-EU25-10" 0 150 50 H I C C
DRAW
S -2240 -960 2240 0 1 1 0 F
S -2240 -3200 2240 -2240 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: EL-BI35-10AXIAL
# Package Name: EU35-10
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF EL-BI35-10AXIAL C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "EL-BI35-10AXIAL" 1920 -5920 50 H V L B
F2 "resistor-EU35-10" 0 150 50 H I C C
DRAW
S -2240 -960 2240 0 1 1 0 F
S -2240 -3200 2240 -2240 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: EL-BI35-12AXIAL
# Package Name: EU35-12
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF EL-BI35-12AXIAL C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "EL-BI35-12AXIAL" 1920 -5920 50 H V L B
F2 "resistor-EU35-12" 0 150 50 H I C C
DRAW
S -2240 -960 2240 0 1 1 0 F
S -2240 -3200 2240 -2240 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: EL-BI43-14AXIAL
# Package Name: EU43-14
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF EL-BI43-14AXIAL C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "EL-BI43-14AXIAL" 1920 -5920 50 H V L B
F2 "resistor-EU43-14" 0 150 50 H I C C
DRAW
S -2240 -960 2240 0 1 1 0 F
S -2240 -3200 2240 -2240 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: EL-BI45-16AXIAL
# Package Name: EU45-16
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF EL-BI45-16AXIAL C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "EL-BI45-16AXIAL" 1920 -5920 50 H V L B
F2 "resistor-EU45-16" 0 150 50 H I C C
DRAW
S -2240 -960 2240 0 1 1 0 F
S -2240 -3200 2240 -2240 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: EL-BI45-18AXIAL
# Package Name: EU45-18
# Dev Tech: ''
# Dev Prefix: C
# Gate count = 1
#
DEF EL-BI45-18AXIAL C 0 40 N N 1 L N
F0 "C" 1920 480 50 H V L B
F1 "EL-BI45-18AXIAL" 1920 -5920 50 H V L B
F2 "resistor-EU45-18" 0 150 50 H I C C
DRAW
S -2240 -960 2240 0 1 1 0 F
S -2240 -3200 2240 -2240 1 1 0 F
X 1 1 0 3200 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU0204/5
# Package Name: 0204/5
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU0204/5 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU0204/5" 3040 -4800 50 V V L B
F2 "resistor-0204/5" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU0204/7
# Package Name: 0204/7
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU0204/7 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU0204/7" 3040 -4800 50 V V L B
F2 "resistor-0204/7" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU0204V
# Package Name: 0204V
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU0204V L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU0204V" 3040 -4800 50 V V L B
F2 "resistor-0204V" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU0207/2V
# Package Name: 0207/2V
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU0207/2V L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU0207/2V" 3040 -4800 50 V V L B
F2 "resistor-0207/2V" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU0207/5V
# Package Name: 0207/5V
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU0207/5V L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU0207/5V" 3040 -4800 50 V V L B
F2 "resistor-0207/5V" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU0207/7
# Package Name: 0207/7
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU0207/7 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU0207/7" 3040 -4800 50 V V L B
F2 "resistor-0207/7" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU0207/10
# Package Name: 0207/10
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU0207/10 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU0207/10" 3040 -4800 50 V V L B
F2 "resistor-0207/10" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU0207/12
# Package Name: 0207/12
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU0207/12 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU0207/12" 3040 -4800 50 V V L B
F2 "resistor-0207/12" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU0207/15
# Package Name: 0207/15
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU0207/15 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU0207/15" 3040 -4800 50 V V L B
F2 "resistor-0207/15" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU2200-11.43
# Package Name: 2200-11.43
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU2200-11.43 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU2200-11.43" 3040 -4800 50 V V L B
F2 "resistor-2200-11.43" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU2200-12.7
# Package Name: 2200-12.7
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU2200-12.7 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU2200-12.7" 3040 -4800 50 V V L B
F2 "resistor-2200-12.7" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EU2200-15.24
# Package Name: 2200-15.24
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EU2200-15.24 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EU2200-15.24" 3040 -4800 50 V V L B
F2 "resistor-2200-15.24" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUCEP125
# Package Name: CEP125
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUCEP125 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUCEP125" 3040 -4800 50 V V L B
F2 "resistor-CEP125" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL1812
# Package Name: L1812
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL1812 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL1812" 3040 -4800 50 V V L B
F2 "resistor-L1812" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL2012C
# Package Name: L2012C
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL2012C L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL2012C" 3040 -4800 50 V V L B
F2 "resistor-L2012C" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL2825P
# Package Name: L2825P
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL2825P L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL2825P" 3040 -4800 50 V V L B
F2 "resistor-L2825P" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL3216C
# Package Name: L3216C
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL3216C L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL3216C" 3040 -4800 50 V V L B
F2 "resistor-L3216C" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL3225M
# Package Name: L3225M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL3225M L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL3225M" 3040 -4800 50 V V L B
F2 "resistor-L3225M" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL3225P
# Package Name: L3225P
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL3225P L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL3225P" 3040 -4800 50 V V L B
F2 "resistor-L3225P" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL3230M
# Package Name: L3230M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL3230M L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL3230M" 3040 -4800 50 V V L B
F2 "resistor-L3230M" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL4035M
# Package Name: L4035M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL4035M L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL4035M" 3040 -4800 50 V V L B
F2 "resistor-L4035M" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL4516C
# Package Name: L4516C
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL4516C L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL4516C" 3040 -4800 50 V V L B
F2 "resistor-L4516C" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL4532C
# Package Name: L4532M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL4532C L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL4532C" 3040 -4800 50 V V L B
F2 "resistor-L4532M" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL4532P
# Package Name: L4532P
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL4532P L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL4532P" 3040 -4800 50 V V L B
F2 "resistor-L4532P" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL5038P
# Package Name: L5038P
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL5038P L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL5038P" 3040 -4800 50 V V L B
F2 "resistor-L5038P" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL5650M
# Package Name: L5650M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL5650M L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL5650M" 3040 -4800 50 V V L B
F2 "resistor-L5650M" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUL8530M
# Package Name: L8530M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUL8530M L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUL8530M" 3040 -4800 50 V V L B
F2 "resistor-L8530M" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ3-U1
# Package Name: TJ3-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ3-U1 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ3-U1" 3040 -4800 50 V V L B
F2 "resistor-TJ3-U1" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ3-U2
# Package Name: TJ3-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ3-U2 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ3-U2" 3040 -4800 50 V V L B
F2 "resistor-TJ3-U2" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ4-U1
# Package Name: TJ4-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ4-U1 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ4-U1" 3040 -4800 50 V V L B
F2 "resistor-TJ4-U1" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ4-U2
# Package Name: TJ4-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ4-U2 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ4-U2" 3040 -4800 50 V V L B
F2 "resistor-TJ4-U2" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ5-U1
# Package Name: TJ5-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ5-U1 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ5-U1" 3040 -4800 50 V V L B
F2 "resistor-TJ5-U1" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ5-U2
# Package Name: TJ5-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ5-U2 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ5-U2" 3040 -4800 50 V V L B
F2 "resistor-TJ5-U2" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ6-U1
# Package Name: TJ6-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ6-U1 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ6-U1" 3040 -4800 50 V V L B
F2 "resistor-TJ6-U1" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ6-U2
# Package Name: TJ6-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ6-U2 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ6-U2" 3040 -4800 50 V V L B
F2 "resistor-TJ6-U2" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ7-U1
# Package Name: TJ7-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ7-U1 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ7-U1" 3040 -4800 50 V V L B
F2 "resistor-TJ7-U1" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ7-U2
# Package Name: TJ7-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ7-U2 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ7-U2" 3040 -4800 50 V V L B
F2 "resistor-TJ7-U2" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ8-U1
# Package Name: TJ8-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ8-U1 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ8-U1" 3040 -4800 50 V V L B
F2 "resistor-TJ8-U1" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ8-U2
# Package Name: TJ8-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ8-U2 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ8-U2" 3040 -4800 50 V V L B
F2 "resistor-TJ8-U2" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ9-U1
# Package Name: TJ9-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ9-U1 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ9-U1" 3040 -4800 50 V V L B
F2 "resistor-TJ9-U1" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUTJ9-U2
# Package Name: TJ9-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUTJ9-U2 L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUTJ9-U2" 3040 -4800 50 V V L B
F2 "resistor-TJ9-U2" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-EUWE-TPC
# Package Name: POWER-CHOKE_WE-TPC
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-EUWE-TPC L 0 40 N N 1 L N
F0 "L" -3008 -4800 50 V V L B
F1 "L-EUWE-TPC" 3040 -4800 50 V V L B
F2 "resistor-POWER-CHOKE_WE-TPC" 0 150 50 H I C C
DRAW
S -1280 -4480 1280 4480 1 1 0 F
X 1 1 0 6400 100 D 40 40 1 1 P 
X 2 2 0 -6400 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-US0204/5
# Package Name: 0204/5
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-US0204/5 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-US0204/5" 3680 -6400 50 V V L B
F2 "resistor-0204/5" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-US0204/7
# Package Name: 0204/7
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-US0204/7 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-US0204/7" 3680 -6400 50 V V L B
F2 "resistor-0204/7" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-US0204V
# Package Name: 0204V
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-US0204V L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-US0204V" 3680 -6400 50 V V L B
F2 "resistor-0204V" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-US0207/2V
# Package Name: 0207/2V
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-US0207/2V L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-US0207/2V" 3680 -6400 50 V V L B
F2 "resistor-0207/2V" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-US0207/5V
# Package Name: 0207/5V
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-US0207/5V L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-US0207/5V" 3680 -6400 50 V V L B
F2 "resistor-0207/5V" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-US0207/7
# Package Name: 0207/7
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-US0207/7 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-US0207/7" 3680 -6400 50 V V L B
F2 "resistor-0207/7" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-US0207/10
# Package Name: 0207/10
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-US0207/10 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-US0207/10" 3680 -6400 50 V V L B
F2 "resistor-0207/10" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-US0207/12
# Package Name: 0207/12
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-US0207/12 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-US0207/12" 3680 -6400 50 V V L B
F2 "resistor-0207/12" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-US0207/15
# Package Name: 0207/15
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-US0207/15 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-US0207/15" 3680 -6400 50 V V L B
F2 "resistor-0207/15" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USCEP125
# Package Name: CEP125
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USCEP125 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USCEP125" 3680 -6400 50 V V L B
F2 "resistor-CEP125" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL1812
# Package Name: L1812
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL1812 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL1812" 3680 -6400 50 V V L B
F2 "resistor-L1812" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL2012C
# Package Name: L2012C
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL2012C L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL2012C" 3680 -6400 50 V V L B
F2 "resistor-L2012C" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL2825P
# Package Name: L2825P
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL2825P L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL2825P" 3680 -6400 50 V V L B
F2 "resistor-L2825P" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL3216C
# Package Name: L3216C
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL3216C L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL3216C" 3680 -6400 50 V V L B
F2 "resistor-L3216C" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL3225M
# Package Name: L3225M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL3225M L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL3225M" 3680 -6400 50 V V L B
F2 "resistor-L3225M" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL3225P
# Package Name: L3225P
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL3225P L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL3225P" 3680 -6400 50 V V L B
F2 "resistor-L3225P" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL3230M
# Package Name: L3230M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL3230M L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL3230M" 3680 -6400 50 V V L B
F2 "resistor-L3230M" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL4035M
# Package Name: L4035M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL4035M L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL4035M" 3680 -6400 50 V V L B
F2 "resistor-L4035M" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL4516C
# Package Name: L4516C
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL4516C L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL4516C" 3680 -6400 50 V V L B
F2 "resistor-L4516C" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL4532C
# Package Name: L4532M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL4532C L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL4532C" 3680 -6400 50 V V L B
F2 "resistor-L4532M" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL4532P
# Package Name: L4532P
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL4532P L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL4532P" 3680 -6400 50 V V L B
F2 "resistor-L4532P" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL5038P
# Package Name: L5038P
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL5038P L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL5038P" 3680 -6400 50 V V L B
F2 "resistor-L5038P" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL5650M
# Package Name: L5650M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL5650M L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL5650M" 3680 -6400 50 V V L B
F2 "resistor-L5650M" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USL8530M
# Package Name: L8530M
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USL8530M L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USL8530M" 3680 -6400 50 V V L B
F2 "resistor-L8530M" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ3-U1
# Package Name: TJ3-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ3-U1 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ3-U1" 3680 -6400 50 V V L B
F2 "resistor-TJ3-U1" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ3-U2
# Package Name: TJ3-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ3-U2 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ3-U2" 3680 -6400 50 V V L B
F2 "resistor-TJ3-U2" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ4-U1
# Package Name: TJ4-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ4-U1 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ4-U1" 3680 -6400 50 V V L B
F2 "resistor-TJ4-U1" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ4-U2
# Package Name: TJ4-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ4-U2 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ4-U2" 3680 -6400 50 V V L B
F2 "resistor-TJ4-U2" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ5-U1
# Package Name: TJ5-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ5-U1 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ5-U1" 3680 -6400 50 V V L B
F2 "resistor-TJ5-U1" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ5-U2
# Package Name: TJ5-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ5-U2 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ5-U2" 3680 -6400 50 V V L B
F2 "resistor-TJ5-U2" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ6-U1
# Package Name: TJ6-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ6-U1 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ6-U1" 3680 -6400 50 V V L B
F2 "resistor-TJ6-U1" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ6-U2
# Package Name: TJ6-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ6-U2 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ6-U2" 3680 -6400 50 V V L B
F2 "resistor-TJ6-U2" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ7-U1
# Package Name: TJ7-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ7-U1 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ7-U1" 3680 -6400 50 V V L B
F2 "resistor-TJ7-U1" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ7-U2
# Package Name: TJ7-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ7-U2 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ7-U2" 3680 -6400 50 V V L B
F2 "resistor-TJ7-U2" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ8-U1
# Package Name: TJ8-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ8-U1 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ8-U1" 3680 -6400 50 V V L B
F2 "resistor-TJ8-U1" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ8-U2
# Package Name: TJ8-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ8-U2 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ8-U2" 3680 -6400 50 V V L B
F2 "resistor-TJ8-U2" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ9-U1
# Package Name: TJ9-U1
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ9-U1 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ9-U1" 3680 -6400 50 V V L B
F2 "resistor-TJ9-U1" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USTJ9-U2
# Package Name: TJ9-U2
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USTJ9-U2 L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USTJ9-U2" 3680 -6400 50 V V L B
F2 "resistor-TJ9-U2" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: L-USWE-TPC
# Package Name: POWER-CHOKE_WE-TPC
# Dev Tech: ''
# Dev Prefix: L
# Gate count = 1
#
DEF L-USWE-TPC L 0 40 N N 1 L N
F0 "L" -2720 -6400 50 V V L B
F1 "L-USWE-TPC" 3680 -6400 50 V V L B
F2 "resistor-POWER-CHOKE_WE-TPC" 0 150 50 H I C C
DRAW
A 0 4800 1600 -3599 -2701 1 1 0 N 1600 4800 0 6400
A 0 4800 1600 -899 -1 1 1 0 N 0 3200 1600 4800
A 0 1600 1600 -3599 -2701 1 1 0 N 1600 1600 0 3200
A 0 1600 1600 -899 -1 1 1 0 N 0 0 1600 1600
A 0 -1600 1600 -3599 -2701 1 1 0 N 1600 -1600 0 0
A 0 -1600 1600 -899 -1 1 1 0 N 0 -3200 1600 -1600
A 0 -4800 1600 -3599 -2701 1 1 0 N 1600 -4800 0 -3200
A 0 -4800 1600 -899 -1 1 1 0 N 0 -6400 1600 -4800
X 1 1 0 9600 100 D 40 40 1 1 P 
X 2 2 0 -9600 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0204/2V
# Package Name: 0204V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0204/2V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0204/2V" -4800 -4160 50 H V L B
F2 "resistor-0204V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0204/5
# Package Name: 0204/5
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0204/5 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0204/5" -4800 -4160 50 H V L B
F2 "resistor-0204/5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0204/7
# Package Name: 0204/7
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0204/7 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0204/7" -4800 -4160 50 H V L B
F2 "resistor-0204/7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0207/2V
# Package Name: 0207/2V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0207/2V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0207/2V" -4800 -4160 50 H V L B
F2 "resistor-0207/2V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0207/5V
# Package Name: 0207/5V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0207/5V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0207/5V" -4800 -4160 50 H V L B
F2 "resistor-0207/5V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0207/7
# Package Name: 0207/7
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0207/7 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0207/7" -4800 -4160 50 H V L B
F2 "resistor-0207/7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0207/10
# Package Name: 0207/10
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0207/10 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0207/10" -4800 -4160 50 H V L B
F2 "resistor-0207/10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0207/12
# Package Name: 0207/12
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0207/12 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0207/12" -4800 -4160 50 H V L B
F2 "resistor-0207/12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0207/15
# Package Name: 0207/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0207/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0207/15" -4800 -4160 50 H V L B
F2 "resistor-0207/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0309/10
# Package Name: 0309/10
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0309/10 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0309/10" -4800 -4160 50 H V L B
F2 "resistor-0309/10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0309/12
# Package Name: 0309/12
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0309/12 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0309/12" -4800 -4160 50 H V L B
F2 "resistor-0309/12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0309/V
# Package Name: 0309V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0309/V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0309/V" -4800 -4160 50 H V L B
F2 "resistor-0309V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0411/3V
# Package Name: 0411V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0411/3V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0411/3V" -4800 -4160 50 H V L B
F2 "resistor-0411V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0411/12
# Package Name: 0411/12
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0411/12 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0411/12" -4800 -4160 50 H V L B
F2 "resistor-0411/12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0411/15
# Package Name: 0411/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0411/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0411/15" -4800 -4160 50 H V L B
F2 "resistor-0411/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0414/5V
# Package Name: 0414V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0414/5V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0414/5V" -4800 -4160 50 H V L B
F2 "resistor-0414V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0414/15
# Package Name: 0414/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0414/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0414/15" -4800 -4160 50 H V L B
F2 "resistor-0414/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0613/5V
# Package Name: P0613V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0613/5V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0613/5V" -4800 -4160 50 H V L B
F2 "resistor-P0613V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0613/15
# Package Name: P0613/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0613/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0613/15" -4800 -4160 50 H V L B
F2 "resistor-P0613/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0617/5V
# Package Name: 0617V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0617/5V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0617/5V" -4800 -4160 50 H V L B
F2 "resistor-0617V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0617/17
# Package Name: 0617/17
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0617/17 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0617/17" -4800 -4160 50 H V L B
F2 "resistor-0617/17" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0617/22
# Package Name: 0617/22
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0617/22 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0617/22" -4800 -4160 50 H V L B
F2 "resistor-0617/22" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0817/7V
# Package Name: P0817V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0817/7V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0817/7V" -4800 -4160 50 H V L B
F2 "resistor-P0817V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0817/22
# Package Name: P0817/22
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0817/22 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0817/22" -4800 -4160 50 H V L B
F2 "resistor-P0817/22" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0922/22
# Package Name: 0922/22
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0922/22 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0922/22" -4800 -4160 50 H V L B
F2 "resistor-0922/22" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_0922V
# Package Name: 0922V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_0922V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_0922V" -4800 -4160 50 H V L B
F2 "resistor-0922V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_1812X7R
# Package Name: 1812X7R
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_1812X7R R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_1812X7R" -4800 -4160 50 H V L B
F2 "resistor-1812X7R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_01005
# Package Name: R01005
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_01005 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_01005" -4800 -4160 50 H V L B
F2 "resistor-R01005" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_M0805
# Package Name: M0805
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_M0805 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_M0805" -4800 -4160 50 H V L B
F2 "resistor-M0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_M1206
# Package Name: M1206
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_M1206 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_M1206" -4800 -4160 50 H V L B
F2 "resistor-M1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_M1406
# Package Name: M1406
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_M1406 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_M1406" -4800 -4160 50 H V L B
F2 "resistor-M1406" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_M2012
# Package Name: M2012
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_M2012 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_M2012" -4800 -4160 50 H V L B
F2 "resistor-M2012" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_M2309
# Package Name: M2309
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_M2309 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_M2309" -4800 -4160 50 H V L B
F2 "resistor-M2309" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_M3216
# Package Name: M3216
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_M3216 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_M3216" -4800 -4160 50 H V L B
F2 "resistor-M3216" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_M3516
# Package Name: M3516
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_M3516 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_M3516" -4800 -4160 50 H V L B
F2 "resistor-M3516" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_M5923
# Package Name: M5923
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_M5923 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_M5923" -4800 -4160 50 H V L B
F2 "resistor-M5923" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_MELF0102AX
# Package Name: MINI_MELF-0102AX
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_MELF0102AX R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_MELF0102AX" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0102AX" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_MELF0102R
# Package Name: MINI_MELF-0102R
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_MELF0102R R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_MELF0102R" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0102R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_MELF0102W
# Package Name: MINI_MELF-0102W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_MELF0102W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_MELF0102W" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0102W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_MELF0204R
# Package Name: MINI_MELF-0204R
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_MELF0204R R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_MELF0204R" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0204R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_MELF0204W
# Package Name: MINI_MELF-0204W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_MELF0204W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_MELF0204W" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0204W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_MELF0207R
# Package Name: MINI_MELF-0207R
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_MELF0207R R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_MELF0207R" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0207R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_MELF0207W
# Package Name: MINI_MELF-0207W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_MELF0207W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_MELF0207W" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0207W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_PRL1632
# Package Name: PRL1632
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_PRL1632 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_PRL1632" -4800 -4160 50 H V L B
F2 "resistor-PRL1632" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R0201
# Package Name: R0201
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R0201 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R0201" -4800 -4160 50 H V L B
F2 "resistor-R0201" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R0402
# Package Name: R0402
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R0402 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R0402" -4800 -4160 50 H V L B
F2 "resistor-R0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R0603
# Package Name: R0603
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R0603 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R0603" -4800 -4160 50 H V L B
F2 "resistor-R0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R0805
# Package Name: R0805
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R0805 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R0805" -4800 -4160 50 H V L B
F2 "resistor-R0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R0805W
# Package Name: R0805W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R0805W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R0805W" -4800 -4160 50 H V L B
F2 "resistor-R0805W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R1206
# Package Name: R1206
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R1206 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R1206" -4800 -4160 50 H V L B
F2 "resistor-R1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R1206W
# Package Name: R1206W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R1206W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R1206W" -4800 -4160 50 H V L B
F2 "resistor-R1206W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R1210
# Package Name: R1210
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R1210 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R1210" -4800 -4160 50 H V L B
F2 "resistor-R1210" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R1210W
# Package Name: R1210W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R1210W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R1210W" -4800 -4160 50 H V L B
F2 "resistor-R1210W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R1218
# Package Name: R1218
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R1218 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R1218" -4800 -4160 50 H V L B
F2 "resistor-R1218" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R2010
# Package Name: R2010
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R2010 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R2010" -4800 -4160 50 H V L B
F2 "resistor-R2010" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R2010W
# Package Name: R2010W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R2010W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R2010W" -4800 -4160 50 H V L B
F2 "resistor-R2010W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R2012
# Package Name: R2012
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R2012 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R2012" -4800 -4160 50 H V L B
F2 "resistor-R2012" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R2012W
# Package Name: R2012W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R2012W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R2012W" -4800 -4160 50 H V L B
F2 "resistor-R2012W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R2512
# Package Name: R2512
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R2512 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R2512" -4800 -4160 50 H V L B
F2 "resistor-R2512" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R2512W
# Package Name: R2512W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R2512W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R2512W" -4800 -4160 50 H V L B
F2 "resistor-R2512W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R3216
# Package Name: R3216
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R3216 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R3216" -4800 -4160 50 H V L B
F2 "resistor-R3216" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R3216W
# Package Name: R3216W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R3216W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R3216W" -4800 -4160 50 H V L B
F2 "resistor-R3216W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R3225
# Package Name: R3225
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R3225 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R3225" -4800 -4160 50 H V L B
F2 "resistor-R3225" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R3225W
# Package Name: R3225W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R3225W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R3225W" -4800 -4160 50 H V L B
F2 "resistor-R3225W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R4527
# Package Name: R4527
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R4527 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R4527" -4800 -4160 50 H V L B
F2 "resistor-R4527" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R5025
# Package Name: R5025
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R5025 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R5025" -4800 -4160 50 H V L B
F2 "resistor-R5025" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R5025W
# Package Name: R5025W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R5025W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R5025W" -4800 -4160 50 H V L B
F2 "resistor-R5025W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R6332
# Package Name: R6332
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R6332 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R6332" -4800 -4160 50 H V L B
F2 "resistor-R6332" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_R6332W
# Package Name: R6332W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_R6332W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_R6332W" -4800 -4160 50 H V L B
F2 "resistor-R6332W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_RDH/15
# Package Name: RDH/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_RDH/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_RDH/15" -4800 -4160 50 H V L B
F2 "resistor-RDH/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_V234/12
# Package Name: V234/12
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_V234/12 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_V234/12" -4800 -4160 50 H V L B
F2 "resistor-V234/12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_V235/17
# Package Name: V235/17
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_V235/17 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_V235/17" -4800 -4160 50 H V L B
F2 "resistor-V235/17" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_V526-0
# Package Name: V526-0
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_V526-0 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_V526-0" -4800 -4160 50 H V L B
F2 "resistor-V526-0" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_VMTA55
# Package Name: VMTA55
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_VMTA55 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_VMTA55" -4800 -4160 50 H V L B
F2 "resistor-VMTA55" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_VMTB60
# Package Name: VMTB60
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_VMTB60 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_VMTB60" -4800 -4160 50 H V L B
F2 "resistor-VMTB60" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_VTA52
# Package Name: VTA52
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_VTA52 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_VTA52" -4800 -4160 50 H V L B
F2 "resistor-VTA52" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_VTA53
# Package Name: VTA53
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_VTA53 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_VTA53" -4800 -4160 50 H V L B
F2 "resistor-VTA53" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_VTA54
# Package Name: VTA54
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_VTA54 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_VTA54" -4800 -4160 50 H V L B
F2 "resistor-VTA54" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_VTA55
# Package Name: VTA55
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_VTA55 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_VTA55" -4800 -4160 50 H V L B
F2 "resistor-VTA55" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_VTA56
# Package Name: VTA56
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_VTA56 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_VTA56" -4800 -4160 50 H V L B
F2 "resistor-VTA56" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_WSC01/2
# Package Name: WSC01/2
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_WSC01/2 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_WSC01/2" -4800 -4160 50 H V L B
F2 "resistor-WSC01/2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_WSC0001
# Package Name: WSC0001
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_WSC0001 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_WSC0001" -4800 -4160 50 H V L B
F2 "resistor-WSC0001" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_WSC0002
# Package Name: WSC0002
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_WSC0002 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_WSC0002" -4800 -4160 50 H V L B
F2 "resistor-WSC0002" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_WSC2515
# Package Name: WSC2515
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_WSC2515 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_WSC2515" -4800 -4160 50 H V L B
F2 "resistor-WSC2515" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_WSC4527
# Package Name: WSC4527
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_WSC4527 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_WSC4527" -4800 -4160 50 H V L B
F2 "resistor-WSC4527" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-EU_WSC6927
# Package Name: WSC6927
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-EU_WSC6927 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-EU_WSC6927" -4800 -4160 50 H V L B
F2 "resistor-WSC6927" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 -1120 3200 -1120
P 2 1 0 0 3200 1120 -3200 1120
P 2 1 0 0 3200 -1120 3200 1120
P 2 1 0 0 -3200 -1120 -3200 1120
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM4G/J
# Package Name: RTRIM4G/J
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM4G/J R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM4G/J" -5920 -4800 50 V V L B
F2 "resistor-RTRIM4G/J" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM5W
# Package Name: RTRIM5W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM5W R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM5W" -5920 -4800 50 V V L B
F2 "resistor-RTRIM5W" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM5X
# Package Name: RTRIM5X
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM5X R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM5X" -5920 -4800 50 V V L B
F2 "resistor-RTRIM5X" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM43P
# Package Name: RTRIM43P
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM43P R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM43P" -5920 -4800 50 V V L B
F2 "resistor-RTRIM43P" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 3 0 -6400 100 U 40 40 1 1 P 
X E 1 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM64P
# Package Name: RTRIM64P
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM64P R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM64P" -5920 -4800 50 V V L B
F2 "resistor-RTRIM64P" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM64W
# Package Name: RTRIM64W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM64W R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM64W" -5920 -4800 50 V V L B
F2 "resistor-RTRIM64W" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM64X
# Package Name: RTRIM64X
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM64X R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM64X" -5920 -4800 50 V V L B
F2 "resistor-RTRIM64X" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM64Y
# Package Name: RTRIM64Y
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM64Y R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM64Y" -5920 -4800 50 V V L B
F2 "resistor-RTRIM64Y" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM64Z
# Package Name: RTRIM64Z
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM64Z R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM64Z" -5920 -4800 50 V V L B
F2 "resistor-RTRIM64Z" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM70Y
# Package Name: RTRIM70Y
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM70Y R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM70Y" -5920 -4800 50 V V L B
F2 "resistor-RTRIM70Y" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM74W
# Package Name: RTRIM74W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM74W R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM74W" -5920 -4800 50 V V L B
F2 "resistor-RTRIM74W" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM74X
# Package Name: RTRIM74X
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM74X R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM74X" -5920 -4800 50 V V L B
F2 "resistor-RTRIM74X" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3006P
# Package Name: RTRIM3006P
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3006P R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3006P" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3006P" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 3 0 -6400 100 U 40 40 1 1 P 
X E 1 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3059Y
# Package Name: RTRIM3059Y
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3059Y R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3059Y" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3059Y" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3103
# Package Name: RTRIM3103
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3103 R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3103" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3103" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3165W
# Package Name: RTRIM3165W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3165W R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3165W" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3165W" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3202
# Package Name: RTRIM3202
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3202 R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3202" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3202" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3214W
# Package Name: RTRIM3214W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3214W R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3214W" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3214W" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3224G
# Package Name: RTRIM3224G
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3224G R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3224G" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3224G" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3224J
# Package Name: RTRIM3224J
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3224J R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3224J" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3224J" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3224W
# Package Name: RTRIM3224W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3224W R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3224W" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3224W" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3224X
# Package Name: RTRIM3224X
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3224X R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3224X" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3224X" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3296P
# Package Name: RTRIM3296P
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3296P R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3296P" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3296P" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3296W
# Package Name: RTRIM3296W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3296W R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3296W" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3296W" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3296X
# Package Name: RTRIM3296X
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3296X R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3296X" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3296X" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3296Y
# Package Name: RTRIM3296Y
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3296Y R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3296Y" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3296Y" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3299W
# Package Name: RTRIM3299W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3299W R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3299W" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3299W" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3304W
# Package Name: RTRIM3304W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3304W R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3304W" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3304W" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3314G
# Package Name: RTRIM3314G
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3314G R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3314G" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3314G" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 3 0 -6400 100 U 40 40 1 1 P 
X E 1 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3314J
# Package Name: RTRIM3314J
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3314J R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3314J" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3314J" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 3 0 -6400 100 U 40 40 1 1 P 
X E 1 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3339P
# Package Name: RTRIM3339P
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3339P R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3339P" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3339P" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMM3374
# Package Name: RTRIM3374
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMM3374 R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMM3374" -5920 -4800 50 V V L B
F2 "resistor-RTRIM3374" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMCVR42A
# Package Name: RTRIMCVR42A
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMCVR42A R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMCVR42A" -5920 -4800 50 V V L B
F2 "resistor-RTRIMCVR42A" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMT18
# Package Name: RTRIMT18
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMT18 R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMT18" -5920 -4800 50 V V L B
F2 "resistor-RTRIMT18" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 3 0 -6400 100 U 40 40 1 1 P 
X E 1 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMT93XA
# Package Name: RTRIMT93XA
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMT93XA R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMT93XA" -5920 -4800 50 V V L B
F2 "resistor-RTRIMT93XA" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 3 0 -6400 100 U 40 40 1 1 P 
X E 1 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMT93XB
# Package Name: RTRIMT93XB
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMT93XB R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMT93XB" -5920 -4800 50 V V L B
F2 "resistor-RTRIMT93XB" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 3 0 -6400 100 U 40 40 1 1 P 
X E 1 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMT93YA
# Package Name: RTRIMT93YA
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMT93YA R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMT93YA" -5920 -4800 50 V V L B
F2 "resistor-RTRIMT93YA" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 3 0 -6400 100 U 40 40 1 1 P 
X E 1 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMT93YB
# Package Name: RTRIMT93YB
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMT93YB R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMT93YB" -5920 -4800 50 V V L B
F2 "resistor-RTRIMT93YB" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 3 0 -6400 100 U 40 40 1 1 P 
X E 1 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMTS63X
# Package Name: RTRIMTS63X
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMTS63X R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMTS63X" -5920 -4800 50 V V L B
F2 "resistor-RTRIMTS63X" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMTS63Y
# Package Name: RTRIMTS63Y
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMTS63Y R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMTS63Y" -5920 -4800 50 V V L B
F2 "resistor-RTRIMTS63Y" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMTS63Z
# Package Name: RTRIMTS63Z
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMTS63Z R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMTS63Z" -5920 -4800 50 V V L B
F2 "resistor-RTRIMTS63Z" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMTSM53YJ
# Package Name: RTRIMTSM53YJ
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMTSM53YJ R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMTSM53YJ" -5920 -4800 50 V V L B
F2 "resistor-RTRIMTSM53YJ" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-TRIMMTSM53YL
# Package Name: RTRIMTSM53YL
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-TRIMMTSM53YL R 0 40 N N 1 L N
F0 "R" -8640 -4800 50 V V L B
F1 "R-TRIMMTSM53YL" -5920 -4800 50 V V L B
F2 "resistor-RTRIMTSM53YL" 0 150 50 H I C C
DRAW
P 2 1 0 0 960 3200 0 3200
P 2 1 0 0 -960 3200 -960 -3200
P 2 1 0 0 960 -3200 960 3200
P 2 1 0 0 3200 0 2080 0
P 2 1 0 0 2080 0 -2368 2208
P 2 1 0 0 0 3200 0 6400
P 2 1 0 0 0 3200 -960 3200
P 2 1 0 0 -960 -3200 960 -3200
P 2 1 0 0 -2880 1600 -2080 3040
P 2 1 0 0 -3200 -3200 -3200 -640
P 2 1 0 0 -3200 -640 -3840 -1920
P 2 1 0 0 -3200 -640 -2560 -1920
X A 1 0 -6400 100 U 40 40 1 1 P 
X E 3 0 6400 100 D 40 40 1 1 P 
X S 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0204/2V
# Package Name: 0204V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0204/2V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0204/2V" -4800 -4160 50 H V L B
F2 "resistor-0204V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0204/5
# Package Name: 0204/5
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0204/5 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0204/5" -4800 -4160 50 H V L B
F2 "resistor-0204/5" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0204/7
# Package Name: 0204/7
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0204/7 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0204/7" -4800 -4160 50 H V L B
F2 "resistor-0204/7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0207/2V
# Package Name: 0207/2V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0207/2V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0207/2V" -4800 -4160 50 H V L B
F2 "resistor-0207/2V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0207/5V
# Package Name: 0207/5V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0207/5V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0207/5V" -4800 -4160 50 H V L B
F2 "resistor-0207/5V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0207/7
# Package Name: 0207/7
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0207/7 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0207/7" -4800 -4160 50 H V L B
F2 "resistor-0207/7" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0207/10
# Package Name: 0207/10
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0207/10 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0207/10" -4800 -4160 50 H V L B
F2 "resistor-0207/10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0207/12
# Package Name: 0207/12
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0207/12 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0207/12" -4800 -4160 50 H V L B
F2 "resistor-0207/12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0207/15
# Package Name: 0207/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0207/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0207/15" -4800 -4160 50 H V L B
F2 "resistor-0207/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0309/10
# Package Name: 0309/10
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0309/10 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0309/10" -4800 -4160 50 H V L B
F2 "resistor-0309/10" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0309/12
# Package Name: 0309/12
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0309/12 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0309/12" -4800 -4160 50 H V L B
F2 "resistor-0309/12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0309/V
# Package Name: 0309V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0309/V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0309/V" -4800 -4160 50 H V L B
F2 "resistor-0309V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0411/3V
# Package Name: 0411V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0411/3V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0411/3V" -4800 -4160 50 H V L B
F2 "resistor-0411V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0411/12
# Package Name: 0411/12
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0411/12 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0411/12" -4800 -4160 50 H V L B
F2 "resistor-0411/12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0411/15
# Package Name: 0411/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0411/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0411/15" -4800 -4160 50 H V L B
F2 "resistor-0411/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0414/5V
# Package Name: 0414V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0414/5V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0414/5V" -4800 -4160 50 H V L B
F2 "resistor-0414V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0414/15
# Package Name: 0414/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0414/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0414/15" -4800 -4160 50 H V L B
F2 "resistor-0414/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0613/5V
# Package Name: P0613V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0613/5V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0613/5V" -4800 -4160 50 H V L B
F2 "resistor-P0613V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0613/15
# Package Name: P0613/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0613/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0613/15" -4800 -4160 50 H V L B
F2 "resistor-P0613/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0617/5V
# Package Name: 0617V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0617/5V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0617/5V" -4800 -4160 50 H V L B
F2 "resistor-0617V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0617/17
# Package Name: 0617/17
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0617/17 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0617/17" -4800 -4160 50 H V L B
F2 "resistor-0617/17" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0617/22
# Package Name: 0617/22
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0617/22 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0617/22" -4800 -4160 50 H V L B
F2 "resistor-0617/22" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0817/7V
# Package Name: P0817V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0817/7V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0817/7V" -4800 -4160 50 H V L B
F2 "resistor-P0817V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0817/22
# Package Name: P0817/22
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0817/22 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0817/22" -4800 -4160 50 H V L B
F2 "resistor-P0817/22" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0922/22
# Package Name: 0922/22
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0922/22 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0922/22" -4800 -4160 50 H V L B
F2 "resistor-0922/22" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_0922V
# Package Name: 0922V
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_0922V R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_0922V" -4800 -4160 50 H V L B
F2 "resistor-0922V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_1812X7R
# Package Name: 1812X7R
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_1812X7R R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_1812X7R" -4800 -4160 50 H V L B
F2 "resistor-1812X7R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_01005
# Package Name: R01005
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_01005 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_01005" -4800 -4160 50 H V L B
F2 "resistor-R01005" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_M0805
# Package Name: M0805
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_M0805 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_M0805" -4800 -4160 50 H V L B
F2 "resistor-M0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_M1206
# Package Name: M1206
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_M1206 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_M1206" -4800 -4160 50 H V L B
F2 "resistor-M1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_M1406
# Package Name: M1406
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_M1406 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_M1406" -4800 -4160 50 H V L B
F2 "resistor-M1406" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_M2012
# Package Name: M2012
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_M2012 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_M2012" -4800 -4160 50 H V L B
F2 "resistor-M2012" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_M2309
# Package Name: M2309
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_M2309 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_M2309" -4800 -4160 50 H V L B
F2 "resistor-M2309" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_M3216
# Package Name: M3216
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_M3216 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_M3216" -4800 -4160 50 H V L B
F2 "resistor-M3216" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_M3516
# Package Name: M3516
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_M3516 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_M3516" -4800 -4160 50 H V L B
F2 "resistor-M3516" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_M5923
# Package Name: M5923
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_M5923 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_M5923" -4800 -4160 50 H V L B
F2 "resistor-M5923" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_MELF0102AX
# Package Name: MINI_MELF-0102AX
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_MELF0102AX R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_MELF0102AX" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0102AX" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_MELF0102R
# Package Name: MINI_MELF-0102R
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_MELF0102R R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_MELF0102R" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0102R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_MELF0102W
# Package Name: MINI_MELF-0102W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_MELF0102W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_MELF0102W" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0102W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_MELF0204R
# Package Name: MINI_MELF-0204R
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_MELF0204R R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_MELF0204R" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0204R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_MELF0204W
# Package Name: MINI_MELF-0204W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_MELF0204W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_MELF0204W" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0204W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_MELF0207R
# Package Name: MINI_MELF-0207R
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_MELF0207R R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_MELF0207R" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0207R" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_MELF0207W
# Package Name: MINI_MELF-0207W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_MELF0207W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_MELF0207W" -4800 -4160 50 H V L B
F2 "resistor-MINI_MELF-0207W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R0201
# Package Name: R0201
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R0201 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R0201" -4800 -4160 50 H V L B
F2 "resistor-R0201" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R0402
# Package Name: R0402
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R0402 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R0402" -4800 -4160 50 H V L B
F2 "resistor-R0402" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R0603
# Package Name: R0603
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R0603 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R0603" -4800 -4160 50 H V L B
F2 "resistor-R0603" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R0805
# Package Name: R0805
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R0805 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R0805" -4800 -4160 50 H V L B
F2 "resistor-R0805" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R0805W
# Package Name: R0805W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R0805W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R0805W" -4800 -4160 50 H V L B
F2 "resistor-R0805W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R1206
# Package Name: R1206
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R1206 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R1206" -4800 -4160 50 H V L B
F2 "resistor-R1206" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R1206W
# Package Name: R1206W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R1206W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R1206W" -4800 -4160 50 H V L B
F2 "resistor-R1206W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R1210
# Package Name: R1210
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R1210 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R1210" -4800 -4160 50 H V L B
F2 "resistor-R1210" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R1210W
# Package Name: R1210W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R1210W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R1210W" -4800 -4160 50 H V L B
F2 "resistor-R1210W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R1218
# Package Name: R1218
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R1218 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R1218" -4800 -4160 50 H V L B
F2 "resistor-R1218" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R2010
# Package Name: R2010
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R2010 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R2010" -4800 -4160 50 H V L B
F2 "resistor-R2010" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R2010W
# Package Name: R2010W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R2010W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R2010W" -4800 -4160 50 H V L B
F2 "resistor-R2010W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R2012
# Package Name: R2012
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R2012 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R2012" -4800 -4160 50 H V L B
F2 "resistor-R2012" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R2012W
# Package Name: R2012W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R2012W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R2012W" -4800 -4160 50 H V L B
F2 "resistor-R2012W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R2512
# Package Name: R2512
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R2512 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R2512" -4800 -4160 50 H V L B
F2 "resistor-R2512" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R2512W
# Package Name: R2512W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R2512W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R2512W" -4800 -4160 50 H V L B
F2 "resistor-R2512W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R3216
# Package Name: R3216
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R3216 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R3216" -4800 -4160 50 H V L B
F2 "resistor-R3216" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R3216W
# Package Name: R3216W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R3216W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R3216W" -4800 -4160 50 H V L B
F2 "resistor-R3216W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R3225
# Package Name: R3225
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R3225 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R3225" -4800 -4160 50 H V L B
F2 "resistor-R3225" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R3225W
# Package Name: R3225W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R3225W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R3225W" -4800 -4160 50 H V L B
F2 "resistor-R3225W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R4527
# Package Name: R4527
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R4527 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R4527" -4800 -4160 50 H V L B
F2 "resistor-R4527" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R5025
# Package Name: R5025
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R5025 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R5025" -4800 -4160 50 H V L B
F2 "resistor-R5025" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R5025W
# Package Name: R5025W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R5025W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R5025W" -4800 -4160 50 H V L B
F2 "resistor-R5025W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R6332
# Package Name: R6332
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R6332 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R6332" -4800 -4160 50 H V L B
F2 "resistor-R6332" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_R6332W
# Package Name: R6332W
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_R6332W R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_R6332W" -4800 -4160 50 H V L B
F2 "resistor-R6332W" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_RDH/15
# Package Name: RDH/15
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_RDH/15 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_RDH/15" -4800 -4160 50 H V L B
F2 "resistor-RDH/15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_V234/12
# Package Name: V234/12
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_V234/12 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_V234/12" -4800 -4160 50 H V L B
F2 "resistor-V234/12" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_V235/17
# Package Name: V235/17
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_V235/17 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_V235/17" -4800 -4160 50 H V L B
F2 "resistor-V235/17" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_V526-0
# Package Name: V526-0
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_V526-0 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_V526-0" -4800 -4160 50 H V L B
F2 "resistor-V526-0" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_VMTA55
# Package Name: VMTA55
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_VMTA55 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_VMTA55" -4800 -4160 50 H V L B
F2 "resistor-VMTA55" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_VMTB60
# Package Name: VMTB60
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_VMTB60 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_VMTB60" -4800 -4160 50 H V L B
F2 "resistor-VMTB60" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_VTA52
# Package Name: VTA52
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_VTA52 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_VTA52" -4800 -4160 50 H V L B
F2 "resistor-VTA52" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_VTA53
# Package Name: VTA53
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_VTA53 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_VTA53" -4800 -4160 50 H V L B
F2 "resistor-VTA53" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_VTA54
# Package Name: VTA54
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_VTA54 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_VTA54" -4800 -4160 50 H V L B
F2 "resistor-VTA54" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_VTA55
# Package Name: VTA55
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_VTA55 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_VTA55" -4800 -4160 50 H V L B
F2 "resistor-VTA55" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_VTA56
# Package Name: VTA56
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_VTA56 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_VTA56" -4800 -4160 50 H V L B
F2 "resistor-VTA56" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_WSC01/2
# Package Name: WSC01/2
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_WSC01/2 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_WSC01/2" -4800 -4160 50 H V L B
F2 "resistor-WSC01/2" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_WSC0001
# Package Name: WSC0001
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_WSC0001 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_WSC0001" -4800 -4160 50 H V L B
F2 "resistor-WSC0001" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_WSC0002
# Package Name: WSC0002
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_WSC0002 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_WSC0002" -4800 -4160 50 H V L B
F2 "resistor-WSC0002" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_WSC2515
# Package Name: WSC2515
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_WSC2515 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_WSC2515" -4800 -4160 50 H V L B
F2 "resistor-WSC2515" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_WSC4527
# Package Name: WSC4527
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_WSC4527 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_WSC4527" -4800 -4160 50 H V L B
F2 "resistor-WSC4527" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#
# Dev Name: R-US_WSC6927
# Package Name: WSC6927
# Dev Tech: ''
# Dev Prefix: R
# Gate count = 1
#
DEF R-US_WSC6927 R 0 40 N N 1 L N
F0 "R" -4800 1888 50 H V L B
F1 "R-US_WSC6927" -4800 -4160 50 H V L B
F2 "resistor-WSC6927" 0 150 50 H I C C
DRAW
P 2 1 0 0 -3200 0 -2720 1280
P 2 1 0 0 -2720 1280 -1920 -1280
P 2 1 0 0 -1920 -1280 -1120 1280
P 2 1 0 0 -1120 1280 -320 -1280
P 2 1 0 0 -320 -1280 480 1280
P 2 1 0 0 480 1280 1280 -1280
P 2 1 0 0 1280 -1280 2080 1280
P 2 1 0 0 2080 1280 2880 -1280
P 2 1 0 0 2880 -1280 3200 0
X 1 1 -6400 0 100 R 40 40 1 1 P 
X 2 2 6400 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF

#End Library
