//Verilog generated by VPR  from post-place-and-route implementation
module fabric_design67_15_45_top (
    input \$auto$clkbufmap.cc:294:execute$784819 ,
    input \$iopadmap$rst ,
    input \$iopadmap$in[0] ,
    input \$iopadmap$in[1] ,
    input \$iopadmap$in[2] ,
    input \$iopadmap$in[3] ,
    input \$iopadmap$in[4] ,
    input \$iopadmap$in[5] ,
    input \$iopadmap$in[6] ,
    input \$iopadmap$in[7] ,
    output \$iopadmap$out[2] ,
    output \$iopadmap$out[3] ,
    output \$iopadmap$out[7] ,
    output \$iopadmap$out[0] ,
    output \$iopadmap$out[1] ,
    output \$iopadmap$out[4] ,
    output \$iopadmap$out[5] ,
    output \$iopadmap$out[6] ,
    output \$iopadmap$out[8] ,
    output \$iopadmap$out[9] ,
    output \$iopadmap$out[10] ,
    output \$iopadmap$out[11] ,
    output \$iopadmap$out[12] ,
    output \$iopadmap$out[13] ,
    output \$iopadmap$out[14] ,
    output \$iopadmap$out[15] ,
    output \$iopadmap$out[16] ,
    output \$iopadmap$out[17] ,
    output \$iopadmap$out[18] ,
    output \$iopadmap$out[19] ,
    output \$iopadmap$out[20] ,
    output \$iopadmap$out[21] ,
    output \$iopadmap$out[22] ,
    output \$iopadmap$out[23] ,
    output \$iopadmap$out[24] ,
    output \$iopadmap$out[25] ,
    output \$iopadmap$out[26] ,
    output \$iopadmap$out[27] ,
    output \$iopadmap$out[28] ,
    output \$iopadmap$out[29] ,
    output \$iopadmap$out[30] ,
    output \$iopadmap$out[31] 
);

    //Wires
    wire \$auto$clkbufmap.cc:294:execute$784819_output_0_0 ;
    wire \$iopadmap$rst_output_0_0 ;
    wire \$iopadmap$in[0]_output_0_0 ;
    wire \$iopadmap$in[1]_output_0_0 ;
    wire \$iopadmap$in[2]_output_0_0 ;
    wire \$iopadmap$in[3]_output_0_0 ;
    wire \$iopadmap$in[4]_output_0_0 ;
    wire \$iopadmap$in[5]_output_0_0 ;
    wire \$iopadmap$in[6]_output_0_0 ;
    wire \$iopadmap$in[7]_output_0_0 ;
    wire \lut_$iopadmap$out[0]_output_0_0 ;
    wire \lut_$iopadmap$out[1]_output_0_0 ;
    wire \lut_$iopadmap$out[2]_output_0_0 ;
    wire \lut_$iopadmap$out[3]_output_0_0 ;
    wire \lut_$iopadmap$out[4]_output_0_0 ;
    wire \lut_$iopadmap$out[5]_output_0_0 ;
    wire \lut_$iopadmap$out[6]_output_0_0 ;
    wire \lut_$iopadmap$out[7]_output_0_0 ;
    wire \lut_$iopadmap$out[8]_output_0_0 ;
    wire \lut_$iopadmap$out[9]_output_0_0 ;
    wire \lut_$iopadmap$out[10]_output_0_0 ;
    wire \lut_$iopadmap$out[11]_output_0_0 ;
    wire \lut_$iopadmap$out[12]_output_0_0 ;
    wire \lut_$iopadmap$out[13]_output_0_0 ;
    wire \lut_$iopadmap$out[14]_output_0_0 ;
    wire \lut_$iopadmap$out[15]_output_0_0 ;
    wire \lut_$iopadmap$out[16]_output_0_0 ;
    wire \lut_$iopadmap$out[17]_output_0_0 ;
    wire \lut_$iopadmap$out[18]_output_0_0 ;
    wire \lut_$iopadmap$out[19]_output_0_0 ;
    wire \lut_$iopadmap$out[20]_output_0_0 ;
    wire \lut_$iopadmap$out[21]_output_0_0 ;
    wire \lut_$iopadmap$out[22]_output_0_0 ;
    wire \lut_$iopadmap$out[23]_output_0_0 ;
    wire \lut_$iopadmap$out[24]_output_0_0 ;
    wire \lut_$iopadmap$out[25]_output_0_0 ;
    wire \lut_$iopadmap$out[26]_output_0_0 ;
    wire \lut_$iopadmap$out[27]_output_0_0 ;
    wire \lut_$iopadmap$out[28]_output_0_0 ;
    wire \lut_$iopadmap$out[29]_output_0_0 ;
    wire \lut_$iopadmap$out[30]_output_0_0 ;
    wire \lut_$iopadmap$out[31]_output_0_0 ;
    wire \lut_$false_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \dffre_tmp[0]_output_0_0 ;
    wire \dffre_d_in0[0]_output_0_0 ;
    wire \dffre_tmp[1]_output_0_0 ;
    wire \dffre_d_in0[1]_output_0_0 ;
    wire \dffre_tmp[2]_output_0_0 ;
    wire \dffre_d_in0[2]_output_0_0 ;
    wire \dffre_tmp[3]_output_0_0 ;
    wire \dffre_d_in0[3]_output_0_0 ;
    wire \dffre_tmp[4]_output_0_0 ;
    wire \dffre_d_in0[4]_output_0_0 ;
    wire \dffre_tmp[5]_output_0_0 ;
    wire \dffre_d_in0[5]_output_0_0 ;
    wire \dffre_tmp[6]_output_0_0 ;
    wire \dffre_d_in0[6]_output_0_0 ;
    wire \dffre_tmp[7]_output_0_0 ;
    wire \dffre_d_in0[7]_output_0_0 ;
    wire \dffre_tmp[320]_output_0_0 ;
    wire \dffre_d_in10[0]_output_0_0 ;
    wire \dffre_tmp[321]_output_0_0 ;
    wire \dffre_d_in10[1]_output_0_0 ;
    wire \dffre_tmp[322]_output_0_0 ;
    wire \dffre_d_in10[2]_output_0_0 ;
    wire \dffre_tmp[323]_output_0_0 ;
    wire \dffre_d_in10[3]_output_0_0 ;
    wire \dffre_tmp[324]_output_0_0 ;
    wire \dffre_d_in10[4]_output_0_0 ;
    wire \dffre_tmp[325]_output_0_0 ;
    wire \dffre_d_in10[5]_output_0_0 ;
    wire \dffre_tmp[326]_output_0_0 ;
    wire \dffre_d_in10[6]_output_0_0 ;
    wire \dffre_tmp[327]_output_0_0 ;
    wire \dffre_d_in10[7]_output_0_0 ;
    wire \dffre_tmp[352]_output_0_0 ;
    wire \dffre_d_in11[0]_output_0_0 ;
    wire \dffre_tmp[353]_output_0_0 ;
    wire \dffre_d_in11[1]_output_0_0 ;
    wire \dffre_tmp[354]_output_0_0 ;
    wire \dffre_d_in11[2]_output_0_0 ;
    wire \dffre_tmp[355]_output_0_0 ;
    wire \dffre_d_in11[3]_output_0_0 ;
    wire \dffre_tmp[356]_output_0_0 ;
    wire \dffre_d_in11[4]_output_0_0 ;
    wire \dffre_tmp[357]_output_0_0 ;
    wire \dffre_d_in11[5]_output_0_0 ;
    wire \dffre_tmp[358]_output_0_0 ;
    wire \dffre_d_in11[6]_output_0_0 ;
    wire \dffre_tmp[359]_output_0_0 ;
    wire \dffre_d_in11[7]_output_0_0 ;
    wire \dffre_tmp[384]_output_0_0 ;
    wire \dffre_d_in12[0]_output_0_0 ;
    wire \dffre_tmp[385]_output_0_0 ;
    wire \dffre_d_in12[1]_output_0_0 ;
    wire \dffre_tmp[386]_output_0_0 ;
    wire \dffre_d_in12[2]_output_0_0 ;
    wire \dffre_tmp[387]_output_0_0 ;
    wire \dffre_d_in12[3]_output_0_0 ;
    wire \dffre_tmp[388]_output_0_0 ;
    wire \dffre_d_in12[4]_output_0_0 ;
    wire \dffre_tmp[389]_output_0_0 ;
    wire \dffre_d_in12[5]_output_0_0 ;
    wire \dffre_tmp[390]_output_0_0 ;
    wire \dffre_d_in12[6]_output_0_0 ;
    wire \dffre_tmp[391]_output_0_0 ;
    wire \dffre_d_in12[7]_output_0_0 ;
    wire \dffre_tmp[416]_output_0_0 ;
    wire \dffre_d_in13[0]_output_0_0 ;
    wire \dffre_tmp[417]_output_0_0 ;
    wire \dffre_d_in13[1]_output_0_0 ;
    wire \dffre_tmp[418]_output_0_0 ;
    wire \dffre_d_in13[2]_output_0_0 ;
    wire \dffre_tmp[419]_output_0_0 ;
    wire \dffre_d_in13[3]_output_0_0 ;
    wire \dffre_tmp[420]_output_0_0 ;
    wire \dffre_d_in13[4]_output_0_0 ;
    wire \dffre_tmp[421]_output_0_0 ;
    wire \dffre_d_in13[5]_output_0_0 ;
    wire \dffre_tmp[422]_output_0_0 ;
    wire \dffre_d_in13[6]_output_0_0 ;
    wire \dffre_tmp[423]_output_0_0 ;
    wire \dffre_d_in13[7]_output_0_0 ;
    wire \dffre_tmp[448]_output_0_0 ;
    wire \dffre_d_in14[0]_output_0_0 ;
    wire \dffre_tmp[449]_output_0_0 ;
    wire \dffre_d_in14[1]_output_0_0 ;
    wire \dffre_tmp[450]_output_0_0 ;
    wire \dffre_d_in14[2]_output_0_0 ;
    wire \dffre_tmp[451]_output_0_0 ;
    wire \dffre_d_in14[3]_output_0_0 ;
    wire \dffre_tmp[452]_output_0_0 ;
    wire \dffre_d_in14[4]_output_0_0 ;
    wire \dffre_tmp[453]_output_0_0 ;
    wire \dffre_d_in14[5]_output_0_0 ;
    wire \dffre_tmp[454]_output_0_0 ;
    wire \dffre_d_in14[6]_output_0_0 ;
    wire \dffre_tmp[455]_output_0_0 ;
    wire \dffre_d_in14[7]_output_0_0 ;
    wire \dffre_tmp[32]_output_0_0 ;
    wire \dffre_d_in1[0]_output_0_0 ;
    wire \dffre_tmp[33]_output_0_0 ;
    wire \dffre_d_in1[1]_output_0_0 ;
    wire \dffre_tmp[34]_output_0_0 ;
    wire \dffre_d_in1[2]_output_0_0 ;
    wire \dffre_tmp[35]_output_0_0 ;
    wire \dffre_d_in1[3]_output_0_0 ;
    wire \dffre_tmp[36]_output_0_0 ;
    wire \dffre_d_in1[4]_output_0_0 ;
    wire \dffre_tmp[37]_output_0_0 ;
    wire \dffre_d_in1[5]_output_0_0 ;
    wire \dffre_tmp[38]_output_0_0 ;
    wire \dffre_d_in1[6]_output_0_0 ;
    wire \dffre_tmp[39]_output_0_0 ;
    wire \dffre_d_in1[7]_output_0_0 ;
    wire \dffre_tmp[64]_output_0_0 ;
    wire \dffre_d_in2[0]_output_0_0 ;
    wire \dffre_tmp[65]_output_0_0 ;
    wire \dffre_d_in2[1]_output_0_0 ;
    wire \dffre_tmp[66]_output_0_0 ;
    wire \dffre_d_in2[2]_output_0_0 ;
    wire \dffre_tmp[67]_output_0_0 ;
    wire \dffre_d_in2[3]_output_0_0 ;
    wire \dffre_tmp[68]_output_0_0 ;
    wire \dffre_d_in2[4]_output_0_0 ;
    wire \dffre_tmp[69]_output_0_0 ;
    wire \dffre_d_in2[5]_output_0_0 ;
    wire \dffre_tmp[70]_output_0_0 ;
    wire \dffre_d_in2[6]_output_0_0 ;
    wire \dffre_tmp[71]_output_0_0 ;
    wire \dffre_d_in2[7]_output_0_0 ;
    wire \dffre_tmp[96]_output_0_0 ;
    wire \dffre_d_in3[0]_output_0_0 ;
    wire \dffre_tmp[97]_output_0_0 ;
    wire \dffre_d_in3[1]_output_0_0 ;
    wire \dffre_tmp[98]_output_0_0 ;
    wire \dffre_d_in3[2]_output_0_0 ;
    wire \dffre_tmp[99]_output_0_0 ;
    wire \dffre_d_in3[3]_output_0_0 ;
    wire \dffre_tmp[100]_output_0_0 ;
    wire \dffre_d_in3[4]_output_0_0 ;
    wire \dffre_tmp[101]_output_0_0 ;
    wire \dffre_d_in3[5]_output_0_0 ;
    wire \dffre_tmp[102]_output_0_0 ;
    wire \dffre_d_in3[6]_output_0_0 ;
    wire \dffre_tmp[103]_output_0_0 ;
    wire \dffre_d_in3[7]_output_0_0 ;
    wire \dffre_tmp[128]_output_0_0 ;
    wire \dffre_d_in4[0]_output_0_0 ;
    wire \dffre_tmp[129]_output_0_0 ;
    wire \dffre_d_in4[1]_output_0_0 ;
    wire \dffre_tmp[130]_output_0_0 ;
    wire \dffre_d_in4[2]_output_0_0 ;
    wire \dffre_tmp[131]_output_0_0 ;
    wire \dffre_d_in4[3]_output_0_0 ;
    wire \dffre_tmp[132]_output_0_0 ;
    wire \dffre_d_in4[4]_output_0_0 ;
    wire \dffre_tmp[133]_output_0_0 ;
    wire \dffre_d_in4[5]_output_0_0 ;
    wire \dffre_tmp[134]_output_0_0 ;
    wire \dffre_d_in4[6]_output_0_0 ;
    wire \dffre_tmp[135]_output_0_0 ;
    wire \dffre_d_in4[7]_output_0_0 ;
    wire \dffre_tmp[160]_output_0_0 ;
    wire \dffre_d_in5[0]_output_0_0 ;
    wire \dffre_tmp[161]_output_0_0 ;
    wire \dffre_d_in5[1]_output_0_0 ;
    wire \dffre_tmp[162]_output_0_0 ;
    wire \dffre_d_in5[2]_output_0_0 ;
    wire \dffre_tmp[163]_output_0_0 ;
    wire \dffre_d_in5[3]_output_0_0 ;
    wire \dffre_tmp[164]_output_0_0 ;
    wire \dffre_d_in5[4]_output_0_0 ;
    wire \dffre_tmp[165]_output_0_0 ;
    wire \dffre_d_in5[5]_output_0_0 ;
    wire \dffre_tmp[166]_output_0_0 ;
    wire \dffre_d_in5[6]_output_0_0 ;
    wire \dffre_tmp[167]_output_0_0 ;
    wire \dffre_d_in5[7]_output_0_0 ;
    wire \dffre_tmp[192]_output_0_0 ;
    wire \dffre_d_in6[0]_output_0_0 ;
    wire \dffre_tmp[193]_output_0_0 ;
    wire \dffre_d_in6[1]_output_0_0 ;
    wire \dffre_tmp[194]_output_0_0 ;
    wire \dffre_d_in6[2]_output_0_0 ;
    wire \dffre_tmp[195]_output_0_0 ;
    wire \dffre_d_in6[3]_output_0_0 ;
    wire \dffre_tmp[196]_output_0_0 ;
    wire \dffre_d_in6[4]_output_0_0 ;
    wire \dffre_tmp[197]_output_0_0 ;
    wire \dffre_d_in6[5]_output_0_0 ;
    wire \dffre_tmp[198]_output_0_0 ;
    wire \dffre_d_in6[6]_output_0_0 ;
    wire \dffre_tmp[199]_output_0_0 ;
    wire \dffre_d_in6[7]_output_0_0 ;
    wire \dffre_tmp[224]_output_0_0 ;
    wire \dffre_d_in7[0]_output_0_0 ;
    wire \dffre_tmp[225]_output_0_0 ;
    wire \dffre_d_in7[1]_output_0_0 ;
    wire \dffre_tmp[226]_output_0_0 ;
    wire \dffre_d_in7[2]_output_0_0 ;
    wire \dffre_tmp[227]_output_0_0 ;
    wire \dffre_d_in7[3]_output_0_0 ;
    wire \dffre_tmp[228]_output_0_0 ;
    wire \dffre_d_in7[4]_output_0_0 ;
    wire \dffre_tmp[229]_output_0_0 ;
    wire \dffre_d_in7[5]_output_0_0 ;
    wire \dffre_tmp[230]_output_0_0 ;
    wire \dffre_d_in7[6]_output_0_0 ;
    wire \dffre_tmp[231]_output_0_0 ;
    wire \dffre_d_in7[7]_output_0_0 ;
    wire \dffre_tmp[256]_output_0_0 ;
    wire \dffre_d_in8[0]_output_0_0 ;
    wire \dffre_tmp[257]_output_0_0 ;
    wire \dffre_d_in8[1]_output_0_0 ;
    wire \dffre_tmp[258]_output_0_0 ;
    wire \dffre_d_in8[2]_output_0_0 ;
    wire \dffre_tmp[259]_output_0_0 ;
    wire \dffre_d_in8[3]_output_0_0 ;
    wire \dffre_tmp[260]_output_0_0 ;
    wire \dffre_d_in8[4]_output_0_0 ;
    wire \dffre_tmp[261]_output_0_0 ;
    wire \dffre_d_in8[5]_output_0_0 ;
    wire \dffre_tmp[262]_output_0_0 ;
    wire \dffre_d_in8[6]_output_0_0 ;
    wire \dffre_tmp[263]_output_0_0 ;
    wire \dffre_d_in8[7]_output_0_0 ;
    wire \dffre_tmp[288]_output_0_0 ;
    wire \dffre_d_in9[0]_output_0_0 ;
    wire \dffre_tmp[289]_output_0_0 ;
    wire \dffre_d_in9[1]_output_0_0 ;
    wire \dffre_tmp[290]_output_0_0 ;
    wire \dffre_d_in9[2]_output_0_0 ;
    wire \dffre_tmp[291]_output_0_0 ;
    wire \dffre_d_in9[3]_output_0_0 ;
    wire \dffre_tmp[292]_output_0_0 ;
    wire \dffre_d_in9[4]_output_0_0 ;
    wire \dffre_tmp[293]_output_0_0 ;
    wire \dffre_d_in9[5]_output_0_0 ;
    wire \dffre_tmp[294]_output_0_0 ;
    wire \dffre_d_in9[6]_output_0_0 ;
    wire \dffre_tmp[295]_output_0_0 ;
    wire \dffre_d_in9[7]_output_0_0 ;
    wire \lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ;
    wire \lut_$abc$784685$new_new_n132___output_0_0 ;
    wire \lut_$abc$784685$new_new_n133___output_0_0 ;
    wire \lut_$abc$784685$new_new_n134___output_0_0 ;
    wire \lut_$abc$784685$new_new_n135___output_0_0 ;
    wire \lut_$abc$784685$new_new_n136___output_0_0 ;
    wire \lut_$abc$784685$new_new_n137___output_0_0 ;
    wire \lut_$abc$784685$new_new_n138___output_0_0 ;
    wire \lut_$abc$784685$new_new_n139___output_0_0 ;
    wire \lut_$abc$784685$new_new_n140___output_0_0 ;
    wire \lut_$abc$784685$new_new_n141___output_0_0 ;
    wire \lut_$abc$784685$new_new_n142___output_0_0 ;
    wire \lut_$abc$784685$new_new_n143___output_0_0 ;
    wire \lut_$abc$784685$new_new_n144___output_0_0 ;
    wire \lut_$abc$784685$new_new_n145___output_0_0 ;
    wire \lut_$abc$784685$new_new_n146___output_0_0 ;
    wire \lut_$abc$784685$new_new_n147___output_0_0 ;
    wire \lut_$abc$784685$new_new_n148___output_0_0 ;
    wire \lut_$abc$784685$new_new_n149___output_0_0 ;
    wire \lut_$abc$784685$new_new_n150___output_0_0 ;
    wire \lut_$abc$784685$new_new_n151___output_0_0 ;
    wire \lut_$abc$784685$new_new_n153___output_0_0 ;
    wire \lut_$abc$784685$new_new_n154___output_0_0 ;
    wire \lut_$abc$784685$new_new_n155___output_0_0 ;
    wire \lut_$abc$784685$new_new_n156___output_0_0 ;
    wire \lut_$abc$784685$new_new_n157___output_0_0 ;
    wire \lut_$abc$784685$new_new_n158___output_0_0 ;
    wire \lut_$abc$784685$new_new_n159___output_0_0 ;
    wire \lut_$abc$784685$new_new_n160___output_0_0 ;
    wire \lut_$abc$784685$new_new_n161___output_0_0 ;
    wire \lut_$abc$784685$new_new_n162___output_0_0 ;
    wire \lut_$abc$784685$new_new_n163___output_0_0 ;
    wire \lut_$abc$784685$new_new_n164___output_0_0 ;
    wire \lut_$abc$784685$new_new_n165___output_0_0 ;
    wire \lut_$abc$784685$new_new_n166___output_0_0 ;
    wire \lut_$abc$784685$new_new_n167___output_0_0 ;
    wire \lut_$abc$784685$new_new_n168___output_0_0 ;
    wire \lut_$abc$784685$new_new_n169___output_0_0 ;
    wire \lut_$abc$784685$new_new_n170___output_0_0 ;
    wire \lut_$abc$784685$new_new_n171___output_0_0 ;
    wire \lut_$abc$784685$new_new_n172___output_0_0 ;
    wire \lut_$abc$784685$new_new_n173___output_0_0 ;
    wire \lut_$abc$784685$new_new_n175___output_0_0 ;
    wire \lut_$abc$784685$new_new_n176___output_0_0 ;
    wire \lut_$abc$784685$new_new_n177___output_0_0 ;
    wire \lut_$abc$784685$new_new_n178___output_0_0 ;
    wire \lut_$abc$784685$new_new_n179___output_0_0 ;
    wire \lut_$abc$784685$new_new_n180___output_0_0 ;
    wire \lut_$abc$784685$new_new_n181___output_0_0 ;
    wire \lut_$abc$784685$new_new_n182___output_0_0 ;
    wire \lut_$abc$784685$new_new_n183___output_0_0 ;
    wire \lut_$abc$784685$new_new_n184___output_0_0 ;
    wire \lut_$abc$784685$new_new_n185___output_0_0 ;
    wire \lut_$abc$784685$new_new_n186___output_0_0 ;
    wire \lut_$abc$784685$new_new_n187___output_0_0 ;
    wire \lut_$abc$784685$new_new_n188___output_0_0 ;
    wire \lut_$abc$784685$new_new_n189___output_0_0 ;
    wire \lut_$abc$784685$new_new_n190___output_0_0 ;
    wire \lut_$abc$784685$new_new_n192___output_0_0 ;
    wire \lut_$abc$784685$new_new_n193___output_0_0 ;
    wire \lut_$abc$784685$new_new_n194___output_0_0 ;
    wire \lut_$abc$784685$new_new_n195___output_0_0 ;
    wire \lut_$abc$784685$new_new_n196___output_0_0 ;
    wire \lut_$abc$784685$new_new_n197___output_0_0 ;
    wire \lut_$abc$784685$new_new_n198___output_0_0 ;
    wire \lut_$abc$784685$new_new_n199___output_0_0 ;
    wire \lut_$abc$784685$new_new_n200___output_0_0 ;
    wire \lut_$abc$784685$new_new_n201___output_0_0 ;
    wire \lut_$abc$784685$new_new_n202___output_0_0 ;
    wire \lut_$abc$784685$new_new_n203___output_0_0 ;
    wire \lut_$abc$784685$new_new_n204___output_0_0 ;
    wire \lut_$abc$784685$new_new_n205___output_0_0 ;
    wire \lut_$abc$784685$new_new_n206___output_0_0 ;
    wire \lut_$abc$784685$new_new_n208___output_0_0 ;
    wire \lut_$abc$784685$new_new_n209___output_0_0 ;
    wire \lut_$abc$784685$new_new_n210___output_0_0 ;
    wire \lut_$abc$784685$new_new_n211___output_0_0 ;
    wire \lut_$abc$784685$new_new_n212___output_0_0 ;
    wire \lut_$abc$784685$new_new_n213___output_0_0 ;
    wire \lut_$abc$784685$new_new_n214___output_0_0 ;
    wire \lut_$abc$784685$new_new_n215___output_0_0 ;
    wire \lut_$abc$784685$new_new_n216___output_0_0 ;
    wire \lut_$abc$784685$new_new_n217___output_0_0 ;
    wire \lut_$abc$784685$new_new_n218___output_0_0 ;
    wire \lut_$abc$784685$new_new_n219___output_0_0 ;
    wire \lut_$abc$784685$new_new_n220___output_0_0 ;
    wire \lut_$abc$784685$new_new_n221___output_0_0 ;
    wire \lut_$abc$784685$new_new_n222___output_0_0 ;
    wire \lut_$abc$784685$new_new_n223___output_0_0 ;
    wire \lut_$abc$784685$new_new_n224___output_0_0 ;
    wire \lut_$abc$784685$new_new_n225___output_0_0 ;
    wire \lut_$abc$784685$new_new_n226___output_0_0 ;
    wire \lut_$abc$784685$new_new_n228___output_0_0 ;
    wire \lut_$abc$784685$new_new_n229___output_0_0 ;
    wire \lut_$abc$784685$new_new_n230___output_0_0 ;
    wire \lut_$abc$784685$new_new_n231___output_0_0 ;
    wire \lut_$abc$784685$new_new_n232___output_0_0 ;
    wire \lut_$abc$784685$new_new_n233___output_0_0 ;
    wire \lut_$abc$784685$new_new_n234___output_0_0 ;
    wire \lut_$abc$784685$new_new_n235___output_0_0 ;
    wire \lut_$abc$784685$new_new_n236___output_0_0 ;
    wire \lut_$abc$784685$new_new_n237___output_0_0 ;
    wire \lut_$abc$784685$new_new_n238___output_0_0 ;
    wire \lut_$abc$784685$new_new_n239___output_0_0 ;
    wire \lut_$abc$784685$new_new_n240___output_0_0 ;
    wire \lut_$abc$784685$new_new_n241___output_0_0 ;
    wire \lut_$abc$784685$new_new_n242___output_0_0 ;
    wire \lut_$abc$784685$new_new_n244___output_0_0 ;
    wire \lut_$abc$784685$new_new_n245___output_0_0 ;
    wire \lut_$abc$784685$new_new_n246___output_0_0 ;
    wire \lut_$abc$784685$new_new_n247___output_0_0 ;
    wire \lut_$abc$784685$new_new_n248___output_0_0 ;
    wire \lut_$abc$784685$new_new_n249___output_0_0 ;
    wire \lut_$abc$784685$new_new_n250___output_0_0 ;
    wire \lut_$abc$784685$new_new_n251___output_0_0 ;
    wire \lut_$abc$784685$new_new_n252___output_0_0 ;
    wire \lut_$abc$784685$new_new_n253___output_0_0 ;
    wire \lut_$abc$784685$new_new_n255___output_0_0 ;
    wire \lut_$abc$784685$new_new_n256___output_0_0 ;
    wire \lut_$abc$784685$new_new_n257___output_0_0 ;
    wire \lut_$abc$784685$new_new_n258___output_0_0 ;
    wire \lut_$abc$784685$new_new_n259___output_0_0 ;
    wire \lut_$abc$784685$new_new_n260___output_0_0 ;
    wire \dffre_d_in9[4]_clock_0_0 ;
    wire \dffre_d_in9[5]_clock_0_0 ;
    wire \dffre_d_in5[3]_clock_0_0 ;
    wire \dffre_d_in12[3]_clock_0_0 ;
    wire \dffre_d_in8[7]_clock_0_0 ;
    wire \dffre_d_in12[4]_clock_0_0 ;
    wire \dffre_d_in12[2]_clock_0_0 ;
    wire \dffre_d_in12[1]_clock_0_0 ;
    wire \dffre_d_in12[5]_clock_0_0 ;
    wire \dffre_d_in8[0]_clock_0_0 ;
    wire \dffre_d_in12[0]_clock_0_0 ;
    wire \dffre_d_in5[1]_clock_0_0 ;
    wire \dffre_d_in8[1]_clock_0_0 ;
    wire \dffre_d_in1[1]_clock_0_0 ;
    wire \dffre_d_in7[1]_clock_0_0 ;
    wire \dffre_d_in2[1]_clock_0_0 ;
    wire \dffre_d_in0[4]_clock_0_0 ;
    wire \dffre_d_in0[5]_clock_0_0 ;
    wire \dffre_d_in0[6]_clock_0_0 ;
    wire \dffre_d_in0[7]_clock_0_0 ;
    wire \dffre_d_in0[2]_clock_0_0 ;
    wire \dffre_d_in2[4]_clock_0_0 ;
    wire \dffre_d_in10[4]_clock_0_0 ;
    wire \dffre_d_in10[5]_clock_0_0 ;
    wire \dffre_d_in4[7]_clock_0_0 ;
    wire \dffre_d_in4[5]_clock_0_0 ;
    wire \dffre_d_in4[3]_clock_0_0 ;
    wire \dffre_d_in4[6]_clock_0_0 ;
    wire \dffre_d_in4[4]_clock_0_0 ;
    wire \dffre_d_in4[2]_clock_0_0 ;
    wire \dffre_d_in4[0]_clock_0_0 ;
    wire \dffre_d_in11[7]_clock_0_0 ;
    wire \dffre_d_in11[5]_clock_0_0 ;
    wire \dffre_d_in11[2]_clock_0_0 ;
    wire \dffre_d_in11[3]_clock_0_0 ;
    wire \dffre_d_in11[6]_clock_0_0 ;
    wire \dffre_d_in11[4]_clock_0_0 ;
    wire \dffre_d_in11[0]_clock_0_0 ;
    wire \dffre_d_in11[1]_clock_0_0 ;
    wire \dffre_d_in7[6]_clock_0_0 ;
    wire \dffre_d_in7[5]_clock_0_0 ;
    wire \dffre_d_in7[3]_clock_0_0 ;
    wire \dffre_d_in7[2]_clock_0_0 ;
    wire \dffre_d_in7[7]_clock_0_0 ;
    wire \dffre_d_in7[4]_clock_0_0 ;
    wire \dffre_d_in7[0]_clock_0_0 ;
    wire \dffre_d_in6[4]_clock_0_0 ;
    wire \dffre_d_in6[2]_clock_0_0 ;
    wire \dffre_d_in6[6]_clock_0_0 ;
    wire \dffre_d_in6[3]_clock_0_0 ;
    wire \dffre_d_in6[7]_clock_0_0 ;
    wire \dffre_d_in6[5]_clock_0_0 ;
    wire \dffre_d_in1[4]_clock_0_0 ;
    wire \dffre_d_in1[5]_clock_0_0 ;
    wire \dffre_d_in1[6]_clock_0_0 ;
    wire \dffre_d_in12[6]_clock_0_0 ;
    wire \dffre_d_in1[0]_clock_0_0 ;
    wire \dffre_d_in1[2]_clock_0_0 ;
    wire \dffre_d_in1[3]_clock_0_0 ;
    wire \dffre_d_in1[7]_clock_0_0 ;
    wire \dffre_d_in2[7]_clock_0_0 ;
    wire \dffre_d_in2[6]_clock_0_0 ;
    wire \dffre_d_in2[0]_clock_0_0 ;
    wire \dffre_d_in2[3]_clock_0_0 ;
    wire \dffre_d_in2[5]_clock_0_0 ;
    wire \dffre_d_in14[0]_clock_0_0 ;
    wire \dffre_d_in5[5]_clock_0_0 ;
    wire \dffre_d_in2[2]_clock_0_0 ;
    wire \dffre_d_in8[3]_clock_0_0 ;
    wire \dffre_d_in8[2]_clock_0_0 ;
    wire \dffre_d_in8[6]_clock_0_0 ;
    wire \dffre_d_in8[4]_clock_0_0 ;
    wire \dffre_d_in14[5]_clock_0_0 ;
    wire \dffre_d_in8[5]_clock_0_0 ;
    wire \dffre_d_in14[4]_clock_0_0 ;
    wire \dffre_d_in14[6]_clock_0_0 ;
    wire \dffre_d_in9[6]_clock_0_0 ;
    wire \dffre_d_in9[1]_clock_0_0 ;
    wire \dffre_d_in9[7]_clock_0_0 ;
    wire \dffre_d_in9[0]_clock_0_0 ;
    wire \dffre_d_in9[2]_clock_0_0 ;
    wire \dffre_d_in9[3]_clock_0_0 ;
    wire \dffre_tmp[230]_clock_0_0 ;
    wire \dffre_tmp[262]_clock_0_0 ;
    wire \dffre_tmp[294]_clock_0_0 ;
    wire \dffre_tmp[6]_clock_0_0 ;
    wire \dffre_tmp[358]_clock_0_0 ;
    wire \dffre_tmp[326]_clock_0_0 ;
    wire \dffre_tmp[422]_clock_0_0 ;
    wire \dffre_tmp[390]_clock_0_0 ;
    wire \dffre_tmp[102]_clock_0_0 ;
    wire \dffre_tmp[134]_clock_0_0 ;
    wire \dffre_tmp[38]_clock_0_0 ;
    wire \dffre_tmp[70]_clock_0_0 ;
    wire \dffre_tmp[198]_clock_0_0 ;
    wire \dffre_tmp[166]_clock_0_0 ;
    wire \dffre_d_in13[2]_clock_0_0 ;
    wire \dffre_d_in13[3]_clock_0_0 ;
    wire \dffre_d_in13[6]_clock_0_0 ;
    wire \dffre_d_in13[1]_clock_0_0 ;
    wire \dffre_d_in13[5]_clock_0_0 ;
    wire \dffre_d_in13[4]_clock_0_0 ;
    wire \dffre_d_in13[7]_clock_0_0 ;
    wire \dffre_d_in13[0]_clock_0_0 ;
    wire \dffre_d_in5[7]_clock_0_0 ;
    wire \dffre_d_in5[6]_clock_0_0 ;
    wire \dffre_d_in10[6]_clock_0_0 ;
    wire \dffre_d_in10[3]_clock_0_0 ;
    wire \dffre_d_in10[1]_clock_0_0 ;
    wire \dffre_d_in10[0]_clock_0_0 ;
    wire \dffre_d_in5[2]_clock_0_0 ;
    wire \dffre_d_in5[4]_clock_0_0 ;
    wire \dffre_d_in12[7]_clock_0_0 ;
    wire \dffre_d_in10[7]_clock_0_0 ;
    wire \dffre_d_in14[1]_clock_0_0 ;
    wire \dffre_d_in14[2]_clock_0_0 ;
    wire \dffre_d_in3[3]_clock_0_0 ;
    wire \dffre_d_in3[7]_clock_0_0 ;
    wire \dffre_d_in3[6]_clock_0_0 ;
    wire \dffre_d_in3[2]_clock_0_0 ;
    wire \dffre_d_in14[3]_clock_0_0 ;
    wire \dffre_d_in14[7]_clock_0_0 ;
    wire \dffre_d_in3[4]_clock_0_0 ;
    wire \dffre_d_in3[5]_clock_0_0 ;
    wire \dffre_d_in3[1]_clock_0_0 ;
    wire \dffre_d_in3[0]_clock_0_0 ;
    wire \dffre_d_in4[1]_clock_0_0 ;
    wire \dffre_d_in5[0]_clock_0_0 ;
    wire \dffre_tmp[135]_clock_0_0 ;
    wire \dffre_tmp[167]_clock_0_0 ;
    wire \dffre_tmp[199]_clock_0_0 ;
    wire \dffre_tmp[231]_clock_0_0 ;
    wire \dffre_tmp[103]_clock_0_0 ;
    wire \dffre_tmp[71]_clock_0_0 ;
    wire \dffre_tmp[295]_clock_0_0 ;
    wire \dffre_tmp[263]_clock_0_0 ;
    wire \dffre_tmp[7]_clock_0_0 ;
    wire \dffre_tmp[39]_clock_0_0 ;
    wire \dffre_tmp[327]_clock_0_0 ;
    wire \dffre_tmp[359]_clock_0_0 ;
    wire \dffre_tmp[391]_clock_0_0 ;
    wire \dffre_tmp[423]_clock_0_0 ;
    wire \dffre_tmp[194]_clock_0_0 ;
    wire \dffre_tmp[162]_clock_0_0 ;
    wire \dffre_tmp[130]_clock_0_0 ;
    wire \dffre_tmp[98]_clock_0_0 ;
    wire \dffre_tmp[226]_clock_0_0 ;
    wire \dffre_tmp[258]_clock_0_0 ;
    wire \dffre_tmp[2]_clock_0_0 ;
    wire \dffre_tmp[66]_clock_0_0 ;
    wire \dffre_tmp[322]_clock_0_0 ;
    wire \dffre_tmp[290]_clock_0_0 ;
    wire \dffre_tmp[354]_clock_0_0 ;
    wire \dffre_tmp[386]_clock_0_0 ;
    wire \dffre_tmp[34]_clock_0_0 ;
    wire \dffre_tmp[418]_clock_0_0 ;
    wire \dffre_tmp[450]_clock_0_0 ;
    wire \dffre_tmp[224]_clock_0_0 ;
    wire \dffre_tmp[192]_clock_0_0 ;
    wire \dffre_tmp[160]_clock_0_0 ;
    wire \dffre_tmp[128]_clock_0_0 ;
    wire \dffre_tmp[256]_clock_0_0 ;
    wire \dffre_tmp[288]_clock_0_0 ;
    wire \dffre_tmp[0]_clock_0_0 ;
    wire \dffre_tmp[32]_clock_0_0 ;
    wire \dffre_tmp[352]_clock_0_0 ;
    wire \dffre_tmp[320]_clock_0_0 ;
    wire \dffre_tmp[384]_clock_0_0 ;
    wire \dffre_tmp[416]_clock_0_0 ;
    wire \dffre_tmp[64]_clock_0_0 ;
    wire \dffre_tmp[96]_clock_0_0 ;
    wire \dffre_tmp[448]_clock_0_0 ;
    wire \dffre_tmp[67]_clock_0_0 ;
    wire \dffre_tmp[225]_clock_0_0 ;
    wire \dffre_tmp[193]_clock_0_0 ;
    wire \dffre_tmp[33]_clock_0_0 ;
    wire \dffre_tmp[1]_clock_0_0 ;
    wire \dffre_tmp[257]_clock_0_0 ;
    wire \dffre_tmp[289]_clock_0_0 ;
    wire \dffre_tmp[65]_clock_0_0 ;
    wire \dffre_tmp[97]_clock_0_0 ;
    wire \dffre_tmp[353]_clock_0_0 ;
    wire \dffre_tmp[321]_clock_0_0 ;
    wire \dffre_tmp[385]_clock_0_0 ;
    wire \dffre_tmp[417]_clock_0_0 ;
    wire \dffre_tmp[129]_clock_0_0 ;
    wire \dffre_tmp[161]_clock_0_0 ;
    wire \dffre_tmp[449]_clock_0_0 ;
    wire \dffre_tmp[99]_clock_0_0 ;
    wire \dffre_tmp[35]_clock_0_0 ;
    wire \dffre_tmp[3]_clock_0_0 ;
    wire \dffre_tmp[37]_clock_0_0 ;
    wire \dffre_tmp[69]_clock_0_0 ;
    wire \dffre_tmp[197]_clock_0_0 ;
    wire \dffre_tmp[229]_clock_0_0 ;
    wire \dffre_tmp[5]_clock_0_0 ;
    wire \dffre_tmp[101]_clock_0_0 ;
    wire \dffre_tmp[293]_clock_0_0 ;
    wire \dffre_tmp[261]_clock_0_0 ;
    wire \dffre_tmp[325]_clock_0_0 ;
    wire \dffre_tmp[357]_clock_0_0 ;
    wire \dffre_tmp[133]_clock_0_0 ;
    wire \dffre_tmp[165]_clock_0_0 ;
    wire \dffre_tmp[389]_clock_0_0 ;
    wire \dffre_tmp[421]_clock_0_0 ;
    wire \dffre_tmp[4]_clock_0_0 ;
    wire \dffre_tmp[36]_clock_0_0 ;
    wire \dffre_tmp[100]_clock_0_0 ;
    wire \dffre_tmp[68]_clock_0_0 ;
    wire \dffre_tmp[260]_clock_0_0 ;
    wire \dffre_tmp[292]_clock_0_0 ;
    wire \dffre_tmp[132]_clock_0_0 ;
    wire \dffre_tmp[164]_clock_0_0 ;
    wire \dffre_tmp[356]_clock_0_0 ;
    wire \dffre_tmp[324]_clock_0_0 ;
    wire \dffre_tmp[388]_clock_0_0 ;
    wire \dffre_tmp[420]_clock_0_0 ;
    wire \dffre_tmp[196]_clock_0_0 ;
    wire \dffre_tmp[228]_clock_0_0 ;
    wire \dffre_tmp[452]_clock_0_0 ;
    wire \dffre_tmp[454]_clock_0_0 ;
    wire \dffre_tmp[131]_clock_0_0 ;
    wire \dffre_tmp[163]_clock_0_0 ;
    wire \dffre_tmp[227]_clock_0_0 ;
    wire \dffre_tmp[195]_clock_0_0 ;
    wire \dffre_tmp[387]_clock_0_0 ;
    wire \dffre_tmp[419]_clock_0_0 ;
    wire \dffre_tmp[259]_clock_0_0 ;
    wire \dffre_tmp[291]_clock_0_0 ;
    wire \dffre_tmp[455]_clock_0_0 ;
    wire \dffre_tmp[451]_clock_0_0 ;
    wire \dffre_tmp[453]_clock_0_0 ;
    wire \dffre_tmp[323]_clock_0_0 ;
    wire \dffre_tmp[355]_clock_0_0 ;
    wire \dffre_d_in0[0]_clock_0_0 ;
    wire \dffre_d_in6[0]_clock_0_0 ;
    wire \dffre_d_in0[1]_clock_0_0 ;
    wire \dffre_d_in6[1]_clock_0_0 ;
    wire \dffre_d_in10[2]_clock_0_0 ;
    wire \dffre_d_in0[3]_clock_0_0 ;
    wire \lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_input_0_0 ;
    wire \dffre_tmp[0]_input_0_0 ;
    wire \dffre_tmp[1]_input_0_0 ;
    wire \dffre_tmp[2]_input_0_0 ;
    wire \dffre_tmp[3]_input_0_0 ;
    wire \dffre_tmp[4]_input_0_0 ;
    wire \dffre_tmp[5]_input_0_0 ;
    wire \dffre_tmp[6]_input_0_0 ;
    wire \dffre_tmp[7]_input_0_0 ;
    wire \$iopadmap$out[0]_input_0_0 ;
    wire \$iopadmap$out[1]_input_0_0 ;
    wire \$iopadmap$out[2]_input_0_0 ;
    wire \$iopadmap$out[3]_input_0_0 ;
    wire \$iopadmap$out[4]_input_0_0 ;
    wire \$iopadmap$out[5]_input_0_0 ;
    wire \$iopadmap$out[6]_input_0_0 ;
    wire \$iopadmap$out[7]_input_0_0 ;
    wire \$iopadmap$out[8]_input_0_0 ;
    wire \$iopadmap$out[9]_input_0_0 ;
    wire \$iopadmap$out[10]_input_0_0 ;
    wire \$iopadmap$out[11]_input_0_0 ;
    wire \$iopadmap$out[12]_input_0_0 ;
    wire \$iopadmap$out[13]_input_0_0 ;
    wire \$iopadmap$out[14]_input_0_0 ;
    wire \$iopadmap$out[15]_input_0_0 ;
    wire \$iopadmap$out[16]_input_0_0 ;
    wire \$iopadmap$out[17]_input_0_0 ;
    wire \$iopadmap$out[18]_input_0_0 ;
    wire \$iopadmap$out[19]_input_0_0 ;
    wire \$iopadmap$out[20]_input_0_0 ;
    wire \$iopadmap$out[21]_input_0_0 ;
    wire \$iopadmap$out[22]_input_0_0 ;
    wire \$iopadmap$out[23]_input_0_0 ;
    wire \$iopadmap$out[24]_input_0_0 ;
    wire \$iopadmap$out[25]_input_0_0 ;
    wire \$iopadmap$out[26]_input_0_0 ;
    wire \$iopadmap$out[27]_input_0_0 ;
    wire \$iopadmap$out[28]_input_0_0 ;
    wire \$iopadmap$out[29]_input_0_0 ;
    wire \$iopadmap$out[30]_input_0_0 ;
    wire \$iopadmap$out[31]_input_0_0 ;
    wire \lut_$iopadmap$out[21]_input_0_4 ;
    wire \lut_$iopadmap$out[20]_input_0_4 ;
    wire \lut_$iopadmap$out[26]_input_0_4 ;
    wire \lut_$iopadmap$out[27]_input_0_4 ;
    wire \lut_$iopadmap$out[19]_input_0_4 ;
    wire \lut_$iopadmap$out[18]_input_0_4 ;
    wire \lut_$iopadmap$out[29]_input_0_4 ;
    wire \lut_$iopadmap$out[28]_input_0_4 ;
    wire \lut_$iopadmap$out[24]_input_0_4 ;
    wire \lut_$iopadmap$out[25]_input_0_4 ;
    wire \lut_$iopadmap$out[23]_input_0_4 ;
    wire \lut_$iopadmap$out[22]_input_0_4 ;
    wire \lut_$iopadmap$out[8]_input_0_4 ;
    wire \lut_$iopadmap$out[31]_input_0_4 ;
    wire \lut_$iopadmap$out[30]_input_0_4 ;
    wire \lut_$iopadmap$out[10]_input_0_0 ;
    wire \lut_$iopadmap$out[11]_input_0_2 ;
    wire \lut_$iopadmap$out[12]_input_0_2 ;
    wire \lut_$iopadmap$out[9]_input_0_4 ;
    wire \lut_$iopadmap$out[17]_input_0_4 ;
    wire \lut_$iopadmap$out[16]_input_0_4 ;
    wire \lut_$iopadmap$out[15]_input_0_4 ;
    wire \lut_$iopadmap$out[14]_input_0_2 ;
    wire \lut_$iopadmap$out[13]_input_0_2 ;
    wire \dffre_d_in9[4]_input_1_0 ;
    wire \dffre_d_in9[4]_input_2_0 ;
    wire \dffre_d_in9[5]_input_1_0 ;
    wire \dffre_d_in9[5]_input_2_0 ;
    wire \dffre_d_in5[3]_input_1_0 ;
    wire \dffre_d_in5[3]_input_2_0 ;
    wire \dffre_d_in12[3]_input_1_0 ;
    wire \dffre_d_in12[3]_input_2_0 ;
    wire \dffre_d_in8[7]_input_1_0 ;
    wire \dffre_d_in8[7]_input_2_0 ;
    wire \dffre_d_in12[4]_input_1_0 ;
    wire \dffre_d_in12[4]_input_2_0 ;
    wire \dffre_d_in12[2]_input_1_0 ;
    wire \dffre_d_in12[2]_input_2_0 ;
    wire \dffre_d_in12[1]_input_1_0 ;
    wire \dffre_d_in12[1]_input_2_0 ;
    wire \dffre_d_in12[5]_input_1_0 ;
    wire \dffre_d_in12[5]_input_2_0 ;
    wire \dffre_d_in8[0]_input_1_0 ;
    wire \dffre_d_in8[0]_input_2_0 ;
    wire \dffre_d_in12[0]_input_1_0 ;
    wire \dffre_d_in12[0]_input_2_0 ;
    wire \dffre_d_in5[1]_input_1_0 ;
    wire \dffre_d_in5[1]_input_2_0 ;
    wire \dffre_d_in8[1]_input_1_0 ;
    wire \dffre_d_in8[1]_input_2_0 ;
    wire \dffre_d_in1[1]_input_1_0 ;
    wire \dffre_d_in1[1]_input_2_0 ;
    wire \dffre_d_in7[1]_input_1_0 ;
    wire \dffre_d_in7[1]_input_2_0 ;
    wire \dffre_d_in2[1]_input_1_0 ;
    wire \dffre_d_in2[1]_input_2_0 ;
    wire \dffre_d_in0[4]_input_1_0 ;
    wire \dffre_d_in0[4]_input_2_0 ;
    wire \dffre_d_in0[5]_input_1_0 ;
    wire \dffre_d_in0[5]_input_2_0 ;
    wire \dffre_d_in0[6]_input_1_0 ;
    wire \dffre_d_in0[6]_input_2_0 ;
    wire \dffre_d_in0[7]_input_1_0 ;
    wire \dffre_d_in0[7]_input_2_0 ;
    wire \dffre_d_in0[2]_input_1_0 ;
    wire \dffre_d_in0[2]_input_2_0 ;
    wire \dffre_d_in2[4]_input_1_0 ;
    wire \dffre_d_in2[4]_input_2_0 ;
    wire \dffre_d_in10[4]_input_1_0 ;
    wire \dffre_d_in10[4]_input_2_0 ;
    wire \dffre_d_in10[5]_input_1_0 ;
    wire \dffre_d_in10[5]_input_2_0 ;
    wire \dffre_d_in4[7]_input_1_0 ;
    wire \dffre_d_in4[7]_input_2_0 ;
    wire \dffre_d_in4[5]_input_1_0 ;
    wire \dffre_d_in4[5]_input_2_0 ;
    wire \dffre_d_in4[3]_input_1_0 ;
    wire \dffre_d_in4[3]_input_2_0 ;
    wire \dffre_d_in4[6]_input_1_0 ;
    wire \dffre_d_in4[6]_input_2_0 ;
    wire \dffre_d_in4[4]_input_1_0 ;
    wire \dffre_d_in4[4]_input_2_0 ;
    wire \dffre_d_in4[2]_input_1_0 ;
    wire \dffre_d_in4[2]_input_2_0 ;
    wire \dffre_d_in4[0]_input_1_0 ;
    wire \dffre_d_in4[0]_input_2_0 ;
    wire \dffre_d_in11[7]_input_1_0 ;
    wire \dffre_d_in11[7]_input_2_0 ;
    wire \dffre_d_in11[5]_input_1_0 ;
    wire \dffre_d_in11[5]_input_2_0 ;
    wire \dffre_d_in11[2]_input_1_0 ;
    wire \dffre_d_in11[2]_input_2_0 ;
    wire \dffre_d_in11[3]_input_1_0 ;
    wire \dffre_d_in11[3]_input_2_0 ;
    wire \dffre_d_in11[6]_input_1_0 ;
    wire \dffre_d_in11[6]_input_2_0 ;
    wire \dffre_d_in11[4]_input_1_0 ;
    wire \dffre_d_in11[4]_input_2_0 ;
    wire \dffre_d_in11[0]_input_1_0 ;
    wire \dffre_d_in11[0]_input_2_0 ;
    wire \dffre_d_in11[1]_input_1_0 ;
    wire \dffre_d_in11[1]_input_2_0 ;
    wire \dffre_d_in7[6]_input_1_0 ;
    wire \dffre_d_in7[6]_input_2_0 ;
    wire \dffre_d_in7[5]_input_1_0 ;
    wire \dffre_d_in7[5]_input_2_0 ;
    wire \dffre_d_in7[3]_input_1_0 ;
    wire \dffre_d_in7[3]_input_2_0 ;
    wire \dffre_d_in7[2]_input_1_0 ;
    wire \dffre_d_in7[2]_input_2_0 ;
    wire \dffre_d_in7[7]_input_1_0 ;
    wire \dffre_d_in7[7]_input_2_0 ;
    wire \dffre_d_in7[4]_input_1_0 ;
    wire \dffre_d_in7[4]_input_2_0 ;
    wire \dffre_d_in7[0]_input_1_0 ;
    wire \dffre_d_in7[0]_input_2_0 ;
    wire \dffre_d_in6[4]_input_1_0 ;
    wire \dffre_d_in6[4]_input_2_0 ;
    wire \dffre_d_in6[2]_input_1_0 ;
    wire \dffre_d_in6[2]_input_2_0 ;
    wire \dffre_d_in6[6]_input_1_0 ;
    wire \dffre_d_in6[6]_input_2_0 ;
    wire \dffre_d_in6[3]_input_1_0 ;
    wire \dffre_d_in6[3]_input_2_0 ;
    wire \dffre_d_in6[7]_input_1_0 ;
    wire \dffre_d_in6[7]_input_2_0 ;
    wire \dffre_d_in6[5]_input_1_0 ;
    wire \dffre_d_in6[5]_input_2_0 ;
    wire \dffre_d_in1[4]_input_1_0 ;
    wire \dffre_d_in1[4]_input_2_0 ;
    wire \dffre_d_in1[5]_input_1_0 ;
    wire \dffre_d_in1[5]_input_2_0 ;
    wire \dffre_d_in1[6]_input_1_0 ;
    wire \dffre_d_in1[6]_input_2_0 ;
    wire \dffre_d_in12[6]_input_1_0 ;
    wire \dffre_d_in12[6]_input_2_0 ;
    wire \dffre_d_in1[0]_input_1_0 ;
    wire \dffre_d_in1[0]_input_2_0 ;
    wire \dffre_d_in1[2]_input_1_0 ;
    wire \dffre_d_in1[2]_input_2_0 ;
    wire \dffre_d_in1[3]_input_1_0 ;
    wire \dffre_d_in1[3]_input_2_0 ;
    wire \dffre_d_in1[7]_input_1_0 ;
    wire \dffre_d_in1[7]_input_2_0 ;
    wire \dffre_d_in2[7]_input_1_0 ;
    wire \dffre_d_in2[7]_input_2_0 ;
    wire \dffre_d_in2[6]_input_1_0 ;
    wire \dffre_d_in2[6]_input_2_0 ;
    wire \dffre_d_in2[0]_input_1_0 ;
    wire \dffre_d_in2[0]_input_2_0 ;
    wire \dffre_d_in2[3]_input_1_0 ;
    wire \dffre_d_in2[3]_input_2_0 ;
    wire \dffre_d_in2[5]_input_1_0 ;
    wire \dffre_d_in2[5]_input_2_0 ;
    wire \dffre_d_in14[0]_input_1_0 ;
    wire \dffre_d_in14[0]_input_2_0 ;
    wire \dffre_d_in5[5]_input_1_0 ;
    wire \dffre_d_in5[5]_input_2_0 ;
    wire \dffre_d_in2[2]_input_1_0 ;
    wire \dffre_d_in2[2]_input_2_0 ;
    wire \dffre_d_in8[3]_input_1_0 ;
    wire \dffre_d_in8[3]_input_2_0 ;
    wire \dffre_d_in8[2]_input_1_0 ;
    wire \dffre_d_in8[2]_input_2_0 ;
    wire \dffre_d_in8[6]_input_1_0 ;
    wire \dffre_d_in8[6]_input_2_0 ;
    wire \dffre_d_in8[4]_input_1_0 ;
    wire \dffre_d_in8[4]_input_2_0 ;
    wire \dffre_d_in14[5]_input_1_0 ;
    wire \dffre_d_in14[5]_input_2_0 ;
    wire \dffre_d_in8[5]_input_1_0 ;
    wire \dffre_d_in8[5]_input_2_0 ;
    wire \dffre_d_in14[4]_input_1_0 ;
    wire \dffre_d_in14[4]_input_2_0 ;
    wire \dffre_d_in14[6]_input_1_0 ;
    wire \dffre_d_in14[6]_input_2_0 ;
    wire \dffre_d_in9[6]_input_1_0 ;
    wire \dffre_d_in9[6]_input_2_0 ;
    wire \dffre_d_in9[1]_input_1_0 ;
    wire \dffre_d_in9[1]_input_2_0 ;
    wire \dffre_d_in9[7]_input_1_0 ;
    wire \dffre_d_in9[7]_input_2_0 ;
    wire \dffre_d_in9[0]_input_1_0 ;
    wire \dffre_d_in9[0]_input_2_0 ;
    wire \dffre_d_in9[2]_input_1_0 ;
    wire \dffre_d_in9[2]_input_2_0 ;
    wire \dffre_d_in9[3]_input_1_0 ;
    wire \dffre_d_in9[3]_input_2_0 ;
    wire \dffre_tmp[230]_input_2_0 ;
    wire \dffre_tmp[262]_input_2_0 ;
    wire \dffre_tmp[294]_input_2_0 ;
    wire \dffre_tmp[6]_input_2_0 ;
    wire \dffre_tmp[358]_input_2_0 ;
    wire \dffre_tmp[326]_input_2_0 ;
    wire \dffre_tmp[422]_input_2_0 ;
    wire \dffre_tmp[390]_input_2_0 ;
    wire \dffre_tmp[102]_input_2_0 ;
    wire \dffre_tmp[134]_input_2_0 ;
    wire \dffre_tmp[38]_input_2_0 ;
    wire \dffre_tmp[70]_input_2_0 ;
    wire \dffre_tmp[198]_input_2_0 ;
    wire \dffre_tmp[166]_input_2_0 ;
    wire \dffre_d_in13[2]_input_1_0 ;
    wire \dffre_d_in13[2]_input_2_0 ;
    wire \dffre_d_in13[3]_input_1_0 ;
    wire \dffre_d_in13[3]_input_2_0 ;
    wire \dffre_d_in13[6]_input_1_0 ;
    wire \dffre_d_in13[6]_input_2_0 ;
    wire \dffre_d_in13[1]_input_1_0 ;
    wire \dffre_d_in13[1]_input_2_0 ;
    wire \dffre_d_in13[5]_input_1_0 ;
    wire \dffre_d_in13[5]_input_2_0 ;
    wire \dffre_d_in13[4]_input_1_0 ;
    wire \dffre_d_in13[4]_input_2_0 ;
    wire \dffre_d_in13[7]_input_1_0 ;
    wire \dffre_d_in13[7]_input_2_0 ;
    wire \dffre_d_in13[0]_input_1_0 ;
    wire \dffre_d_in13[0]_input_2_0 ;
    wire \dffre_d_in5[7]_input_1_0 ;
    wire \dffre_d_in5[7]_input_2_0 ;
    wire \dffre_d_in5[6]_input_1_0 ;
    wire \dffre_d_in5[6]_input_2_0 ;
    wire \dffre_d_in10[6]_input_1_0 ;
    wire \dffre_d_in10[6]_input_2_0 ;
    wire \dffre_d_in10[3]_input_1_0 ;
    wire \dffre_d_in10[3]_input_2_0 ;
    wire \dffre_d_in10[1]_input_1_0 ;
    wire \dffre_d_in10[1]_input_2_0 ;
    wire \dffre_d_in10[0]_input_1_0 ;
    wire \dffre_d_in10[0]_input_2_0 ;
    wire \dffre_d_in5[2]_input_1_0 ;
    wire \dffre_d_in5[2]_input_2_0 ;
    wire \dffre_d_in5[4]_input_1_0 ;
    wire \dffre_d_in5[4]_input_2_0 ;
    wire \dffre_d_in12[7]_input_1_0 ;
    wire \dffre_d_in12[7]_input_2_0 ;
    wire \dffre_d_in10[7]_input_1_0 ;
    wire \dffre_d_in10[7]_input_2_0 ;
    wire \dffre_d_in14[1]_input_1_0 ;
    wire \dffre_d_in14[1]_input_2_0 ;
    wire \dffre_d_in14[2]_input_1_0 ;
    wire \dffre_d_in14[2]_input_2_0 ;
    wire \dffre_d_in3[3]_input_1_0 ;
    wire \dffre_d_in3[3]_input_2_0 ;
    wire \dffre_d_in3[7]_input_1_0 ;
    wire \dffre_d_in3[7]_input_2_0 ;
    wire \dffre_d_in3[6]_input_1_0 ;
    wire \dffre_d_in3[6]_input_2_0 ;
    wire \dffre_d_in3[2]_input_1_0 ;
    wire \dffre_d_in3[2]_input_2_0 ;
    wire \dffre_d_in14[3]_input_1_0 ;
    wire \dffre_d_in14[3]_input_2_0 ;
    wire \dffre_d_in14[7]_input_1_0 ;
    wire \dffre_d_in14[7]_input_2_0 ;
    wire \dffre_d_in3[4]_input_1_0 ;
    wire \dffre_d_in3[4]_input_2_0 ;
    wire \dffre_d_in3[5]_input_1_0 ;
    wire \dffre_d_in3[5]_input_2_0 ;
    wire \dffre_d_in3[1]_input_1_0 ;
    wire \dffre_d_in3[1]_input_2_0 ;
    wire \dffre_d_in3[0]_input_1_0 ;
    wire \dffre_d_in3[0]_input_2_0 ;
    wire \dffre_d_in4[1]_input_1_0 ;
    wire \dffre_d_in4[1]_input_2_0 ;
    wire \dffre_d_in5[0]_input_1_0 ;
    wire \dffre_d_in5[0]_input_2_0 ;
    wire \dffre_tmp[135]_input_2_0 ;
    wire \dffre_tmp[167]_input_2_0 ;
    wire \dffre_tmp[199]_input_2_0 ;
    wire \dffre_tmp[231]_input_2_0 ;
    wire \dffre_tmp[103]_input_2_0 ;
    wire \dffre_tmp[71]_input_2_0 ;
    wire \dffre_tmp[295]_input_2_0 ;
    wire \dffre_tmp[263]_input_2_0 ;
    wire \dffre_tmp[7]_input_2_0 ;
    wire \dffre_tmp[39]_input_2_0 ;
    wire \dffre_tmp[327]_input_2_0 ;
    wire \dffre_tmp[359]_input_2_0 ;
    wire \dffre_tmp[391]_input_2_0 ;
    wire \dffre_tmp[423]_input_2_0 ;
    wire \dffre_tmp[194]_input_2_0 ;
    wire \dffre_tmp[162]_input_2_0 ;
    wire \dffre_tmp[130]_input_2_0 ;
    wire \dffre_tmp[98]_input_2_0 ;
    wire \dffre_tmp[226]_input_2_0 ;
    wire \dffre_tmp[258]_input_2_0 ;
    wire \dffre_tmp[2]_input_2_0 ;
    wire \dffre_tmp[66]_input_2_0 ;
    wire \dffre_tmp[322]_input_2_0 ;
    wire \dffre_tmp[290]_input_2_0 ;
    wire \dffre_tmp[354]_input_2_0 ;
    wire \dffre_tmp[386]_input_2_0 ;
    wire \dffre_tmp[34]_input_2_0 ;
    wire \dffre_tmp[418]_input_2_0 ;
    wire \dffre_tmp[450]_input_2_0 ;
    wire \dffre_tmp[224]_input_2_0 ;
    wire \dffre_tmp[192]_input_2_0 ;
    wire \dffre_tmp[160]_input_2_0 ;
    wire \dffre_tmp[128]_input_2_0 ;
    wire \dffre_tmp[256]_input_2_0 ;
    wire \dffre_tmp[288]_input_2_0 ;
    wire \dffre_tmp[0]_input_2_0 ;
    wire \dffre_tmp[32]_input_2_0 ;
    wire \dffre_tmp[352]_input_2_0 ;
    wire \dffre_tmp[320]_input_2_0 ;
    wire \dffre_tmp[384]_input_2_0 ;
    wire \dffre_tmp[416]_input_2_0 ;
    wire \dffre_tmp[64]_input_2_0 ;
    wire \dffre_tmp[96]_input_2_0 ;
    wire \dffre_tmp[448]_input_2_0 ;
    wire \dffre_tmp[67]_input_2_0 ;
    wire \dffre_tmp[225]_input_2_0 ;
    wire \dffre_tmp[193]_input_2_0 ;
    wire \dffre_tmp[33]_input_2_0 ;
    wire \dffre_tmp[1]_input_2_0 ;
    wire \dffre_tmp[257]_input_2_0 ;
    wire \dffre_tmp[289]_input_2_0 ;
    wire \dffre_tmp[65]_input_2_0 ;
    wire \dffre_tmp[97]_input_2_0 ;
    wire \dffre_tmp[353]_input_2_0 ;
    wire \dffre_tmp[321]_input_2_0 ;
    wire \dffre_tmp[385]_input_2_0 ;
    wire \dffre_tmp[417]_input_2_0 ;
    wire \dffre_tmp[129]_input_2_0 ;
    wire \dffre_tmp[161]_input_2_0 ;
    wire \dffre_tmp[449]_input_2_0 ;
    wire \dffre_tmp[99]_input_2_0 ;
    wire \dffre_tmp[35]_input_2_0 ;
    wire \dffre_tmp[3]_input_2_0 ;
    wire \dffre_tmp[37]_input_2_0 ;
    wire \dffre_tmp[69]_input_2_0 ;
    wire \dffre_tmp[197]_input_2_0 ;
    wire \dffre_tmp[229]_input_2_0 ;
    wire \dffre_tmp[5]_input_2_0 ;
    wire \dffre_tmp[101]_input_2_0 ;
    wire \dffre_tmp[293]_input_2_0 ;
    wire \dffre_tmp[261]_input_2_0 ;
    wire \dffre_tmp[325]_input_2_0 ;
    wire \dffre_tmp[357]_input_2_0 ;
    wire \dffre_tmp[133]_input_2_0 ;
    wire \dffre_tmp[165]_input_2_0 ;
    wire \dffre_tmp[389]_input_2_0 ;
    wire \dffre_tmp[421]_input_2_0 ;
    wire \dffre_tmp[4]_input_2_0 ;
    wire \dffre_tmp[36]_input_2_0 ;
    wire \dffre_tmp[100]_input_2_0 ;
    wire \dffre_tmp[68]_input_2_0 ;
    wire \dffre_tmp[260]_input_2_0 ;
    wire \dffre_tmp[292]_input_2_0 ;
    wire \dffre_tmp[132]_input_2_0 ;
    wire \dffre_tmp[164]_input_2_0 ;
    wire \dffre_tmp[356]_input_2_0 ;
    wire \dffre_tmp[324]_input_2_0 ;
    wire \dffre_tmp[388]_input_2_0 ;
    wire \dffre_tmp[420]_input_2_0 ;
    wire \dffre_tmp[196]_input_2_0 ;
    wire \dffre_tmp[228]_input_2_0 ;
    wire \dffre_tmp[452]_input_2_0 ;
    wire \dffre_tmp[454]_input_2_0 ;
    wire \dffre_tmp[131]_input_2_0 ;
    wire \dffre_tmp[163]_input_2_0 ;
    wire \dffre_tmp[227]_input_2_0 ;
    wire \dffre_tmp[195]_input_2_0 ;
    wire \dffre_tmp[387]_input_2_0 ;
    wire \dffre_tmp[419]_input_2_0 ;
    wire \dffre_tmp[259]_input_2_0 ;
    wire \dffre_tmp[291]_input_2_0 ;
    wire \dffre_tmp[455]_input_2_0 ;
    wire \dffre_tmp[451]_input_2_0 ;
    wire \dffre_tmp[453]_input_2_0 ;
    wire \dffre_tmp[323]_input_2_0 ;
    wire \dffre_tmp[355]_input_2_0 ;
    wire \dffre_d_in0[0]_input_1_0 ;
    wire \dffre_d_in0[0]_input_2_0 ;
    wire \dffre_d_in6[0]_input_1_0 ;
    wire \dffre_d_in6[0]_input_2_0 ;
    wire \dffre_d_in0[1]_input_1_0 ;
    wire \dffre_d_in0[1]_input_2_0 ;
    wire \dffre_d_in6[1]_input_1_0 ;
    wire \dffre_d_in6[1]_input_2_0 ;
    wire \dffre_d_in10[2]_input_1_0 ;
    wire \dffre_d_in10[2]_input_2_0 ;
    wire \dffre_d_in0[3]_input_1_0 ;
    wire \dffre_d_in0[3]_input_2_0 ;
    wire \dffre_tmp[32]_input_0_0 ;
    wire \dffre_d_in0[0]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n140___input_0_0 ;
    wire \lut_$abc$784685$new_new_n200___input_0_4 ;
    wire \lut_$abc$784685$new_new_n176___input_0_2 ;
    wire \lut_$abc$784685$new_new_n245___input_0_2 ;
    wire \lut_$abc$784685$new_new_n160___input_0_4 ;
    wire \dffre_tmp[33]_input_0_0 ;
    wire \dffre_d_in0[1]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n140___input_0_4 ;
    wire \lut_$abc$784685$new_new_n200___input_0_1 ;
    wire \lut_$abc$784685$new_new_n259___input_0_4 ;
    wire \lut_$abc$784685$new_new_n176___input_0_1 ;
    wire \lut_$abc$784685$new_new_n245___input_0_3 ;
    wire \dffre_d_in0[2]_input_0_0 ;
    wire \dffre_tmp[34]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n140___input_0_2 ;
    wire \lut_$abc$784685$new_new_n200___input_0_2 ;
    wire \lut_$abc$784685$new_new_n213___input_0_3 ;
    wire \lut_$abc$784685$new_new_n157___input_0_3 ;
    wire \lut_$abc$784685$new_new_n176___input_0_3 ;
    wire \lut_$abc$784685$new_new_n245___input_0_0 ;
    wire \dffre_tmp[35]_input_0_0 ;
    wire \dffre_d_in0[3]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n140___input_0_1 ;
    wire \lut_$abc$784685$new_new_n200___input_0_0 ;
    wire \lut_$abc$784685$new_new_n232___input_0_2 ;
    wire \lut_$abc$784685$new_new_n157___input_0_4 ;
    wire \lut_$abc$784685$new_new_n176___input_0_4 ;
    wire \lut_$abc$784685$new_new_n245___input_0_4 ;
    wire \dffre_d_in0[4]_input_0_0 ;
    wire \dffre_tmp[36]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n213___input_0_0 ;
    wire \lut_$abc$784685$new_new_n232___input_0_0 ;
    wire \lut_$abc$784685$new_new_n157___input_0_5 ;
    wire \lut_$abc$784685$new_new_n176___input_0_0 ;
    wire \dffre_d_in0[5]_input_0_0 ;
    wire \dffre_tmp[37]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n200___input_0_3 ;
    wire \lut_$abc$784685$new_new_n213___input_0_1 ;
    wire \lut_$abc$784685$new_new_n232___input_0_3 ;
    wire \lut_$abc$784685$new_new_n157___input_0_0 ;
    wire \dffre_d_in0[6]_input_0_0 ;
    wire \dffre_tmp[38]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n140___input_0_3 ;
    wire \lut_$abc$784685$new_new_n213___input_0_4 ;
    wire \lut_$abc$784685$new_new_n232___input_0_4 ;
    wire \lut_$abc$784685$new_new_n157___input_0_1 ;
    wire \dffre_d_in0[7]_input_0_0 ;
    wire \dffre_tmp[39]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n213___input_0_2 ;
    wire \lut_$abc$784685$new_new_n232___input_0_1 ;
    wire \lut_$abc$784685$new_new_n157___input_0_2 ;
    wire \lut_$abc$784685$new_new_n245___input_0_1 ;
    wire \dffre_d_in10[0]_input_0_0 ;
    wire \dffre_tmp[352]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n170___input_0_1 ;
    wire \lut_$abc$784685$new_new_n144___input_0_3 ;
    wire \lut_$abc$784685$new_new_n194___input_0_3 ;
    wire \lut_$abc$784685$new_new_n178___input_0_2 ;
    wire \dffre_d_in10[1]_input_0_0 ;
    wire \dffre_tmp[353]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n256___input_0_0 ;
    wire \lut_$abc$784685$new_new_n144___input_0_4 ;
    wire \lut_$abc$784685$new_new_n194___input_0_4 ;
    wire \lut_$abc$784685$new_new_n178___input_0_4 ;
    wire \dffre_tmp[354]_input_0_0 ;
    wire \dffre_d_in10[2]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n210___input_0_3 ;
    wire \lut_$abc$784685$new_new_n169___input_0_5 ;
    wire \lut_$abc$784685$new_new_n144___input_0_2 ;
    wire \lut_$abc$784685$new_new_n194___input_0_2 ;
    wire \lut_$abc$784685$new_new_n178___input_0_0 ;
    wire \dffre_d_in10[3]_input_0_0 ;
    wire \dffre_tmp[355]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n229___input_0_4 ;
    wire \lut_$abc$784685$new_new_n169___input_0_2 ;
    wire \lut_$abc$784685$new_new_n144___input_0_0 ;
    wire \lut_$abc$784685$new_new_n194___input_0_0 ;
    wire \lut_$abc$784685$new_new_n178___input_0_1 ;
    wire \dffre_d_in10[4]_input_0_0 ;
    wire \dffre_tmp[356]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n229___input_0_0 ;
    wire \lut_$abc$784685$new_new_n210___input_0_2 ;
    wire \lut_$abc$784685$new_new_n169___input_0_0 ;
    wire \lut_$abc$784685$new_new_n178___input_0_3 ;
    wire \dffre_d_in10[5]_input_0_0 ;
    wire \dffre_tmp[357]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n229___input_0_1 ;
    wire \lut_$abc$784685$new_new_n210___input_0_1 ;
    wire \lut_$abc$784685$new_new_n169___input_0_1 ;
    wire \lut_$abc$784685$new_new_n194___input_0_1 ;
    wire \dffre_tmp[358]_input_0_0 ;
    wire \dffre_d_in10[6]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n145___input_0_4 ;
    wire \lut_$abc$784685$new_new_n229___input_0_3 ;
    wire \lut_$abc$784685$new_new_n210___input_0_4 ;
    wire \lut_$abc$784685$new_new_n169___input_0_3 ;
    wire \dffre_d_in10[7]_input_0_0 ;
    wire \dffre_tmp[359]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n229___input_0_2 ;
    wire \lut_$abc$784685$new_new_n210___input_0_0 ;
    wire \lut_$abc$784685$new_new_n169___input_0_4 ;
    wire \lut_$abc$784685$new_new_n246___input_0_1 ;
    wire \dffre_d_in11[0]_input_0_0 ;
    wire \dffre_tmp[384]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n150___input_0_3 ;
    wire \lut_$abc$784685$new_new_n170___input_0_0 ;
    wire \lut_$abc$784685$new_new_n184___input_0_4 ;
    wire \lut_$abc$784685$new_new_n199___input_0_3 ;
    wire \lut_$abc$784685$new_new_n249___input_0_2 ;
    wire \dffre_d_in11[1]_input_0_0 ;
    wire \dffre_tmp[385]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n150___input_0_2 ;
    wire \lut_$abc$784685$new_new_n184___input_0_2 ;
    wire \lut_$abc$784685$new_new_n258___input_0_1 ;
    wire \lut_$abc$784685$new_new_n199___input_0_0 ;
    wire \lut_$abc$784685$new_new_n249___input_0_1 ;
    wire \dffre_d_in11[2]_input_0_0 ;
    wire \dffre_tmp[386]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n150___input_0_4 ;
    wire \lut_$abc$784685$new_new_n184___input_0_0 ;
    wire \lut_$abc$784685$new_new_n199___input_0_1 ;
    wire \lut_$abc$784685$new_new_n167___input_0_5 ;
    wire \lut_$abc$784685$new_new_n217___input_0_1 ;
    wire \lut_$abc$784685$new_new_n249___input_0_3 ;
    wire \dffre_d_in11[3]_input_0_0 ;
    wire \dffre_tmp[387]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n150___input_0_1 ;
    wire \lut_$abc$784685$new_new_n184___input_0_1 ;
    wire \lut_$abc$784685$new_new_n235___input_0_1 ;
    wire \lut_$abc$784685$new_new_n199___input_0_2 ;
    wire \lut_$abc$784685$new_new_n167___input_0_1 ;
    wire \lut_$abc$784685$new_new_n249___input_0_4 ;
    wire \dffre_d_in11[4]_input_0_0 ;
    wire \dffre_tmp[388]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n184___input_0_3 ;
    wire \lut_$abc$784685$new_new_n235___input_0_3 ;
    wire \lut_$abc$784685$new_new_n167___input_0_3 ;
    wire \lut_$abc$784685$new_new_n217___input_0_3 ;
    wire \dffre_d_in11[5]_input_0_0 ;
    wire \dffre_tmp[389]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n235___input_0_4 ;
    wire \lut_$abc$784685$new_new_n199___input_0_4 ;
    wire \lut_$abc$784685$new_new_n167___input_0_4 ;
    wire \lut_$abc$784685$new_new_n217___input_0_4 ;
    wire \dffre_d_in11[6]_input_0_0 ;
    wire \dffre_tmp[390]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n150___input_0_0 ;
    wire \lut_$abc$784685$new_new_n235___input_0_2 ;
    wire \lut_$abc$784685$new_new_n167___input_0_2 ;
    wire \lut_$abc$784685$new_new_n217___input_0_2 ;
    wire \dffre_d_in11[7]_input_0_0 ;
    wire \dffre_tmp[391]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n235___input_0_0 ;
    wire \lut_$abc$784685$new_new_n167___input_0_0 ;
    wire \lut_$abc$784685$new_new_n217___input_0_0 ;
    wire \lut_$abc$784685$new_new_n249___input_0_0 ;
    wire \dffre_d_in12[0]_input_0_0 ;
    wire \dffre_tmp[416]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n132___input_0_1 ;
    wire \lut_$abc$784685$new_new_n173___input_0_3 ;
    wire \dffre_d_in12[1]_input_0_0 ;
    wire \dffre_tmp[417]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n132___input_0_3 ;
    wire \lut_$abc$784685$new_new_n260___input_0_0 ;
    wire \dffre_d_in12[2]_input_0_0 ;
    wire \dffre_tmp[418]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n224___input_0_0 ;
    wire \lut_$abc$784685$new_new_n132___input_0_0 ;
    wire \lut_$abc$784685$new_new_n171___input_0_0 ;
    wire \dffre_d_in12[3]_input_0_0 ;
    wire \dffre_tmp[419]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n240___input_0_2 ;
    wire \lut_$abc$784685$new_new_n132___input_0_2 ;
    wire \lut_$abc$784685$new_new_n171___input_0_2 ;
    wire \dffre_d_in12[4]_input_0_0 ;
    wire \dffre_tmp[420]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n224___input_0_4 ;
    wire \lut_$abc$784685$new_new_n240___input_0_3 ;
    wire \lut_$abc$784685$new_new_n171___input_0_5 ;
    wire \lut_$abc$784685$new_new_n182___input_0_4 ;
    wire \dffre_d_in12[5]_input_0_0 ;
    wire \dffre_tmp[421]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n224___input_0_1 ;
    wire \lut_$abc$784685$new_new_n240___input_0_0 ;
    wire \lut_$abc$784685$new_new_n171___input_0_1 ;
    wire \lut_$abc$784685$new_new_n198___input_0_5 ;
    wire \dffre_d_in12[6]_input_0_0 ;
    wire \dffre_tmp[422]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n224___input_0_2 ;
    wire \lut_$abc$784685$new_new_n240___input_0_4 ;
    wire \lut_$abc$784685$new_new_n171___input_0_3 ;
    wire \lut_$abc$784685$new_new_n135___input_0_2 ;
    wire \dffre_d_in12[7]_input_0_0 ;
    wire \dffre_tmp[423]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n224___input_0_3 ;
    wire \lut_$abc$784685$new_new_n240___input_0_1 ;
    wire \lut_$abc$784685$new_new_n253___input_0_3 ;
    wire \lut_$abc$784685$new_new_n171___input_0_4 ;
    wire \dffre_d_in13[0]_input_0_0 ;
    wire \dffre_tmp[448]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n170___input_0_4 ;
    wire \lut_$abc$784685$new_new_n149___input_0_2 ;
    wire \lut_$abc$784685$new_new_n204___input_0_2 ;
    wire \lut_$abc$784685$new_new_n183___input_0_3 ;
    wire \dffre_d_in13[1]_input_0_0 ;
    wire \dffre_tmp[449]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n149___input_0_1 ;
    wire \lut_$abc$784685$new_new_n204___input_0_1 ;
    wire \lut_$abc$784685$new_new_n255___input_0_5 ;
    wire \lut_$abc$784685$new_new_n183___input_0_1 ;
    wire \dffre_d_in13[2]_input_0_0 ;
    wire \dffre_tmp[450]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n149___input_0_3 ;
    wire \lut_$abc$784685$new_new_n204___input_0_3 ;
    wire \lut_$abc$784685$new_new_n209___input_0_0 ;
    wire \lut_$abc$784685$new_new_n183___input_0_0 ;
    wire \lut_$abc$784685$new_new_n168___input_0_0 ;
    wire \dffre_d_in13[3]_input_0_0 ;
    wire \dffre_tmp[451]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n149___input_0_4 ;
    wire \lut_$abc$784685$new_new_n204___input_0_4 ;
    wire \lut_$abc$784685$new_new_n228___input_0_4 ;
    wire \lut_$abc$784685$new_new_n183___input_0_4 ;
    wire \lut_$abc$784685$new_new_n168___input_0_4 ;
    wire \dffre_d_in13[4]_input_0_0 ;
    wire \dffre_tmp[452]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n228___input_0_2 ;
    wire \lut_$abc$784685$new_new_n209___input_0_3 ;
    wire \lut_$abc$784685$new_new_n183___input_0_2 ;
    wire \lut_$abc$784685$new_new_n168___input_0_3 ;
    wire \dffre_d_in13[5]_input_0_0 ;
    wire \dffre_tmp[453]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n204___input_0_0 ;
    wire \lut_$abc$784685$new_new_n228___input_0_3 ;
    wire \lut_$abc$784685$new_new_n209___input_0_2 ;
    wire \lut_$abc$784685$new_new_n168___input_0_2 ;
    wire \dffre_d_in13[6]_input_0_0 ;
    wire \dffre_tmp[454]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n151___input_0_5 ;
    wire \lut_$abc$784685$new_new_n228___input_0_1 ;
    wire \lut_$abc$784685$new_new_n209___input_0_1 ;
    wire \lut_$abc$784685$new_new_n168___input_0_1 ;
    wire \dffre_d_in13[7]_input_0_0 ;
    wire \dffre_tmp[455]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n250___input_0_1 ;
    wire \lut_$abc$784685$new_new_n228___input_0_0 ;
    wire \lut_$abc$784685$new_new_n209___input_0_4 ;
    wire \lut_$abc$784685$new_new_n168___input_0_5 ;
    wire \dffre_d_in14[0]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n147___input_0_3 ;
    wire \lut_$abc$784685$new_new_n146___input_0_4 ;
    wire \lut_$abc$784685$new_new_n185___input_0_4 ;
    wire \lut_$abc$784685$new_new_n160___input_0_3 ;
    wire \dffre_d_in14[1]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n147___input_0_2 ;
    wire \lut_$abc$784685$new_new_n146___input_0_0 ;
    wire \lut_$abc$784685$new_new_n185___input_0_0 ;
    wire \lut_$abc$784685$new_new_n257___input_0_2 ;
    wire \dffre_d_in14[2]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n226___input_0_0 ;
    wire \lut_$abc$784685$new_new_n147___input_0_0 ;
    wire \lut_$abc$784685$new_new_n146___input_0_3 ;
    wire \lut_$abc$784685$new_new_n185___input_0_3 ;
    wire \lut_$abc$784685$new_new_n158___input_0_2 ;
    wire \dffre_d_in14[3]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n242___input_0_1 ;
    wire \lut_$abc$784685$new_new_n147___input_0_1 ;
    wire \lut_$abc$784685$new_new_n146___input_0_1 ;
    wire \lut_$abc$784685$new_new_n185___input_0_1 ;
    wire \lut_$abc$784685$new_new_n158___input_0_4 ;
    wire \dffre_d_in14[4]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n185___input_0_2 ;
    wire \lut_$abc$784685$new_new_n222___input_0_4 ;
    wire \lut_$abc$784685$new_new_n158___input_0_0 ;
    wire \dffre_d_in14[5]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n222___input_0_1 ;
    wire \lut_$abc$784685$new_new_n158___input_0_1 ;
    wire \lut_$abc$784685$new_new_n193___input_0_1 ;
    wire \dffre_d_in14[6]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n147___input_0_4 ;
    wire \lut_$abc$784685$new_new_n222___input_0_3 ;
    wire \lut_$abc$784685$new_new_n158___input_0_3 ;
    wire \dffre_d_in14[7]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n226___input_0_4 ;
    wire \lut_$abc$784685$new_new_n242___input_0_4 ;
    wire \lut_$abc$784685$new_new_n250___input_0_5 ;
    wire \lut_$abc$784685$new_new_n158___input_0_5 ;
    wire \dffre_d_in1[0]_input_0_0 ;
    wire \dffre_tmp[64]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n134___input_0_4 ;
    wire \lut_$abc$784685$new_new_n189___input_0_3 ;
    wire \lut_$abc$784685$new_new_n201___input_0_2 ;
    wire \lut_$abc$784685$new_new_n156___input_0_3 ;
    wire \dffre_d_in1[1]_input_0_0 ;
    wire \dffre_tmp[65]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n134___input_0_3 ;
    wire \lut_$abc$784685$new_new_n189___input_0_4 ;
    wire \lut_$abc$784685$new_new_n201___input_0_0 ;
    wire \lut_$abc$784685$new_new_n255___input_0_3 ;
    wire \dffre_d_in1[2]_input_0_0 ;
    wire \dffre_tmp[66]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n225___input_0_3 ;
    wire \lut_$abc$784685$new_new_n134___input_0_0 ;
    wire \lut_$abc$784685$new_new_n189___input_0_1 ;
    wire \lut_$abc$784685$new_new_n201___input_0_1 ;
    wire \lut_$abc$784685$new_new_n153___input_0_3 ;
    wire \dffre_d_in1[3]_input_0_0 ;
    wire \dffre_tmp[67]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n134___input_0_2 ;
    wire \lut_$abc$784685$new_new_n189___input_0_0 ;
    wire \lut_$abc$784685$new_new_n201___input_0_3 ;
    wire \lut_$abc$784685$new_new_n233___input_0_4 ;
    wire \lut_$abc$784685$new_new_n153___input_0_4 ;
    wire \dffre_d_in1[4]_input_0_0 ;
    wire \dffre_tmp[68]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n225___input_0_1 ;
    wire \lut_$abc$784685$new_new_n189___input_0_2 ;
    wire \lut_$abc$784685$new_new_n233___input_0_3 ;
    wire \lut_$abc$784685$new_new_n153___input_0_1 ;
    wire \dffre_d_in1[5]_input_0_0 ;
    wire \dffre_tmp[69]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n225___input_0_4 ;
    wire \lut_$abc$784685$new_new_n201___input_0_4 ;
    wire \lut_$abc$784685$new_new_n233___input_0_0 ;
    wire \lut_$abc$784685$new_new_n153___input_0_0 ;
    wire \dffre_d_in1[6]_input_0_0 ;
    wire \dffre_tmp[70]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n225___input_0_0 ;
    wire \lut_$abc$784685$new_new_n233___input_0_2 ;
    wire \lut_$abc$784685$new_new_n153___input_0_2 ;
    wire \lut_$abc$784685$new_new_n135___input_0_0 ;
    wire \dffre_d_in1[7]_input_0_0 ;
    wire \dffre_tmp[71]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n225___input_0_2 ;
    wire \lut_$abc$784685$new_new_n250___input_0_2 ;
    wire \lut_$abc$784685$new_new_n233___input_0_1 ;
    wire \lut_$abc$784685$new_new_n153___input_0_5 ;
    wire \dffre_d_in2[0]_input_0_0 ;
    wire \dffre_tmp[96]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n160___input_0_1 ;
    wire \lut_$abc$784685$new_new_n148___input_0_1 ;
    wire \dffre_d_in2[1]_input_0_0 ;
    wire \dffre_tmp[97]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n257___input_0_1 ;
    wire \lut_$abc$784685$new_new_n148___input_0_4 ;
    wire \dffre_d_in2[2]_input_0_0 ;
    wire \dffre_tmp[98]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n216___input_0_2 ;
    wire \lut_$abc$784685$new_new_n159___input_0_5 ;
    wire \lut_$abc$784685$new_new_n148___input_0_0 ;
    wire \dffre_d_in2[3]_input_0_0 ;
    wire \dffre_tmp[99]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n234___input_0_2 ;
    wire \lut_$abc$784685$new_new_n159___input_0_3 ;
    wire \lut_$abc$784685$new_new_n148___input_0_3 ;
    wire \dffre_d_in2[4]_input_0_0 ;
    wire \dffre_tmp[100]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n177___input_0_4 ;
    wire \lut_$abc$784685$new_new_n214___input_0_4 ;
    wire \lut_$abc$784685$new_new_n159___input_0_4 ;
    wire \dffre_d_in2[5]_input_0_0 ;
    wire \dffre_tmp[101]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n192___input_0_2 ;
    wire \lut_$abc$784685$new_new_n214___input_0_2 ;
    wire \lut_$abc$784685$new_new_n159___input_0_2 ;
    wire \dffre_d_in2[6]_input_0_0 ;
    wire \dffre_tmp[102]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n151___input_0_0 ;
    wire \lut_$abc$784685$new_new_n214___input_0_1 ;
    wire \lut_$abc$784685$new_new_n159___input_0_1 ;
    wire \dffre_d_in2[7]_input_0_0 ;
    wire \dffre_tmp[103]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n248___input_0_3 ;
    wire \lut_$abc$784685$new_new_n214___input_0_0 ;
    wire \lut_$abc$784685$new_new_n159___input_0_0 ;
    wire \dffre_d_in3[0]_input_0_0 ;
    wire \dffre_tmp[128]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n143___input_0_3 ;
    wire \lut_$abc$784685$new_new_n188___input_0_3 ;
    wire \lut_$abc$784685$new_new_n205___input_0_3 ;
    wire \lut_$abc$784685$new_new_n156___input_0_4 ;
    wire \dffre_d_in3[1]_input_0_0 ;
    wire \dffre_tmp[129]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n143___input_0_1 ;
    wire \lut_$abc$784685$new_new_n188___input_0_1 ;
    wire \lut_$abc$784685$new_new_n205___input_0_4 ;
    wire \lut_$abc$784685$new_new_n255___input_0_0 ;
    wire \dffre_d_in3[2]_input_0_0 ;
    wire \dffre_tmp[130]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n143___input_0_0 ;
    wire \lut_$abc$784685$new_new_n188___input_0_0 ;
    wire \lut_$abc$784685$new_new_n205___input_0_0 ;
    wire \lut_$abc$784685$new_new_n155___input_0_1 ;
    wire \lut_$abc$784685$new_new_n215___input_0_1 ;
    wire \dffre_d_in3[3]_input_0_0 ;
    wire \dffre_tmp[131]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n241___input_0_0 ;
    wire \lut_$abc$784685$new_new_n143___input_0_4 ;
    wire \lut_$abc$784685$new_new_n188___input_0_4 ;
    wire \lut_$abc$784685$new_new_n205___input_0_2 ;
    wire \lut_$abc$784685$new_new_n155___input_0_0 ;
    wire \dffre_d_in3[4]_input_0_0 ;
    wire \dffre_tmp[132]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n241___input_0_2 ;
    wire \lut_$abc$784685$new_new_n188___input_0_2 ;
    wire \lut_$abc$784685$new_new_n155___input_0_2 ;
    wire \lut_$abc$784685$new_new_n215___input_0_2 ;
    wire \dffre_d_in3[5]_input_0_0 ;
    wire \dffre_tmp[133]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n241___input_0_3 ;
    wire \lut_$abc$784685$new_new_n205___input_0_1 ;
    wire \lut_$abc$784685$new_new_n155___input_0_4 ;
    wire \lut_$abc$784685$new_new_n215___input_0_4 ;
    wire \dffre_tmp[134]_input_0_0 ;
    wire \dffre_d_in3[6]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n241___input_0_4 ;
    wire \lut_$abc$784685$new_new_n145___input_0_1 ;
    wire \lut_$abc$784685$new_new_n155___input_0_3 ;
    wire \lut_$abc$784685$new_new_n215___input_0_3 ;
    wire \dffre_d_in3[7]_input_0_0 ;
    wire \dffre_tmp[135]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n241___input_0_1 ;
    wire \lut_$abc$784685$new_new_n253___input_0_5 ;
    wire \lut_$abc$784685$new_new_n155___input_0_5 ;
    wire \lut_$abc$784685$new_new_n215___input_0_0 ;
    wire \dffre_d_in4[0]_input_0_0 ;
    wire \dffre_tmp[160]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n166___input_0_1 ;
    wire \lut_$abc$784685$new_new_n137___input_0_4 ;
    wire \lut_$abc$784685$new_new_n179___input_0_4 ;
    wire \lut_$abc$784685$new_new_n195___input_0_0 ;
    wire \dffre_d_in4[1]_input_0_0 ;
    wire \dffre_tmp[161]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n259___input_0_1 ;
    wire \lut_$abc$784685$new_new_n137___input_0_1 ;
    wire \lut_$abc$784685$new_new_n179___input_0_1 ;
    wire \lut_$abc$784685$new_new_n195___input_0_3 ;
    wire \dffre_d_in4[2]_input_0_0 ;
    wire \dffre_tmp[162]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n221___input_0_4 ;
    wire \lut_$abc$784685$new_new_n165___input_0_4 ;
    wire \lut_$abc$784685$new_new_n137___input_0_3 ;
    wire \lut_$abc$784685$new_new_n179___input_0_3 ;
    wire \lut_$abc$784685$new_new_n195___input_0_1 ;
    wire \dffre_d_in4[3]_input_0_0 ;
    wire \dffre_tmp[163]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n238___input_0_1 ;
    wire \lut_$abc$784685$new_new_n165___input_0_0 ;
    wire \lut_$abc$784685$new_new_n137___input_0_0 ;
    wire \lut_$abc$784685$new_new_n179___input_0_0 ;
    wire \lut_$abc$784685$new_new_n195___input_0_4 ;
    wire \dffre_d_in4[4]_input_0_0 ;
    wire \dffre_tmp[164]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n218___input_0_2 ;
    wire \lut_$abc$784685$new_new_n165___input_0_2 ;
    wire \lut_$abc$784685$new_new_n179___input_0_2 ;
    wire \dffre_d_in4[5]_input_0_0 ;
    wire \dffre_tmp[165]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n218___input_0_0 ;
    wire \lut_$abc$784685$new_new_n165___input_0_5 ;
    wire \lut_$abc$784685$new_new_n195___input_0_2 ;
    wire \dffre_d_in4[6]_input_0_0 ;
    wire \dffre_tmp[166]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n141___input_0_2 ;
    wire \lut_$abc$784685$new_new_n218___input_0_1 ;
    wire \lut_$abc$784685$new_new_n165___input_0_1 ;
    wire \dffre_d_in4[7]_input_0_0 ;
    wire \dffre_tmp[167]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n248___input_0_2 ;
    wire \lut_$abc$784685$new_new_n218___input_0_3 ;
    wire \lut_$abc$784685$new_new_n165___input_0_3 ;
    wire \dffre_d_in5[0]_input_0_0 ;
    wire \dffre_tmp[192]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n163___input_0_0 ;
    wire \lut_$abc$784685$new_new_n142___input_0_4 ;
    wire \lut_$abc$784685$new_new_n244___input_0_4 ;
    wire \dffre_d_in5[1]_input_0_0 ;
    wire \dffre_tmp[193]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n258___input_0_0 ;
    wire \lut_$abc$784685$new_new_n142___input_0_3 ;
    wire \lut_$abc$784685$new_new_n244___input_0_3 ;
    wire \dffre_d_in5[2]_input_0_0 ;
    wire \dffre_tmp[194]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n219___input_0_4 ;
    wire \lut_$abc$784685$new_new_n142___input_0_0 ;
    wire \lut_$abc$784685$new_new_n244___input_0_0 ;
    wire \lut_$abc$784685$new_new_n162___input_0_2 ;
    wire \dffre_d_in5[3]_input_0_0 ;
    wire \dffre_tmp[195]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n236___input_0_0 ;
    wire \lut_$abc$784685$new_new_n142___input_0_2 ;
    wire \lut_$abc$784685$new_new_n244___input_0_2 ;
    wire \lut_$abc$784685$new_new_n162___input_0_4 ;
    wire \dffre_d_in5[4]_input_0_0 ;
    wire \dffre_tmp[196]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n219___input_0_0 ;
    wire \lut_$abc$784685$new_new_n236___input_0_4 ;
    wire \lut_$abc$784685$new_new_n162___input_0_1 ;
    wire \lut_$abc$784685$new_new_n175___input_0_2 ;
    wire \dffre_d_in5[5]_input_0_0 ;
    wire \dffre_tmp[197]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n219___input_0_3 ;
    wire \lut_$abc$784685$new_new_n236___input_0_2 ;
    wire \lut_$abc$784685$new_new_n192___input_0_3 ;
    wire \lut_$abc$784685$new_new_n162___input_0_5 ;
    wire \dffre_tmp[198]_input_0_0 ;
    wire \dffre_d_in5[6]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n219___input_0_1 ;
    wire \lut_$abc$784685$new_new_n236___input_0_3 ;
    wire \lut_$abc$784685$new_new_n145___input_0_3 ;
    wire \lut_$abc$784685$new_new_n162___input_0_3 ;
    wire \dffre_d_in5[7]_input_0_0 ;
    wire \dffre_tmp[199]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n219___input_0_2 ;
    wire \lut_$abc$784685$new_new_n236___input_0_1 ;
    wire \lut_$abc$784685$new_new_n244___input_0_1 ;
    wire \lut_$abc$784685$new_new_n162___input_0_0 ;
    wire \dffre_tmp[224]_input_0_0 ;
    wire \dffre_d_in6[0]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n247___input_0_2 ;
    wire \lut_$abc$784685$new_new_n139___input_0_3 ;
    wire \lut_$abc$784685$new_new_n173___input_0_4 ;
    wire \lut_$abc$784685$new_new_n187___input_0_2 ;
    wire \lut_$abc$784685$new_new_n203___input_0_0 ;
    wire \dffre_tmp[225]_input_0_0 ;
    wire \dffre_d_in6[1]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n247___input_0_4 ;
    wire \lut_$abc$784685$new_new_n139___input_0_0 ;
    wire \lut_$abc$784685$new_new_n187___input_0_4 ;
    wire \lut_$abc$784685$new_new_n203___input_0_1 ;
    wire \lut_$abc$784685$new_new_n259___input_0_5 ;
    wire \dffre_d_in6[2]_input_0_0 ;
    wire \dffre_tmp[226]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n247___input_0_3 ;
    wire \lut_$abc$784685$new_new_n139___input_0_2 ;
    wire \lut_$abc$784685$new_new_n187___input_0_3 ;
    wire \lut_$abc$784685$new_new_n203___input_0_3 ;
    wire \lut_$abc$784685$new_new_n211___input_0_4 ;
    wire \lut_$abc$784685$new_new_n172___input_0_0 ;
    wire \dffre_d_in6[3]_input_0_0 ;
    wire \dffre_tmp[227]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n247___input_0_0 ;
    wire \lut_$abc$784685$new_new_n139___input_0_4 ;
    wire \lut_$abc$784685$new_new_n187___input_0_1 ;
    wire \lut_$abc$784685$new_new_n203___input_0_4 ;
    wire \lut_$abc$784685$new_new_n230___input_0_4 ;
    wire \lut_$abc$784685$new_new_n172___input_0_1 ;
    wire \dffre_d_in6[4]_input_0_0 ;
    wire \dffre_tmp[228]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n187___input_0_0 ;
    wire \lut_$abc$784685$new_new_n230___input_0_1 ;
    wire \lut_$abc$784685$new_new_n211___input_0_0 ;
    wire \lut_$abc$784685$new_new_n172___input_0_3 ;
    wire \dffre_d_in6[5]_input_0_0 ;
    wire \dffre_tmp[229]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n203___input_0_2 ;
    wire \lut_$abc$784685$new_new_n230___input_0_3 ;
    wire \lut_$abc$784685$new_new_n211___input_0_3 ;
    wire \lut_$abc$784685$new_new_n172___input_0_5 ;
    wire \dffre_d_in6[6]_input_0_0 ;
    wire \dffre_tmp[230]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n139___input_0_1 ;
    wire \lut_$abc$784685$new_new_n230___input_0_0 ;
    wire \lut_$abc$784685$new_new_n211___input_0_1 ;
    wire \lut_$abc$784685$new_new_n172___input_0_4 ;
    wire \dffre_d_in6[7]_input_0_0 ;
    wire \dffre_tmp[231]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n247___input_0_1 ;
    wire \lut_$abc$784685$new_new_n230___input_0_2 ;
    wire \lut_$abc$784685$new_new_n211___input_0_2 ;
    wire \lut_$abc$784685$new_new_n172___input_0_2 ;
    wire \dffre_d_in7[0]_input_0_0 ;
    wire \dffre_tmp[256]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n251___input_0_4 ;
    wire \lut_$abc$784685$new_new_n133___input_0_4 ;
    wire \lut_$abc$784685$new_new_n156___input_0_0 ;
    wire \dffre_d_in7[1]_input_0_0 ;
    wire \dffre_tmp[257]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n251___input_0_0 ;
    wire \lut_$abc$784685$new_new_n260___input_0_3 ;
    wire \lut_$abc$784685$new_new_n133___input_0_2 ;
    wire \dffre_d_in7[2]_input_0_0 ;
    wire \dffre_tmp[258]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n251___input_0_1 ;
    wire \lut_$abc$784685$new_new_n223___input_0_1 ;
    wire \lut_$abc$784685$new_new_n133___input_0_1 ;
    wire \lut_$abc$784685$new_new_n154___input_0_3 ;
    wire \dffre_d_in7[3]_input_0_0 ;
    wire \dffre_tmp[259]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n251___input_0_3 ;
    wire \lut_$abc$784685$new_new_n239___input_0_1 ;
    wire \lut_$abc$784685$new_new_n133___input_0_0 ;
    wire \lut_$abc$784685$new_new_n154___input_0_1 ;
    wire \dffre_d_in7[4]_input_0_0 ;
    wire \dffre_tmp[260]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n239___input_0_3 ;
    wire \lut_$abc$784685$new_new_n223___input_0_3 ;
    wire \lut_$abc$784685$new_new_n154___input_0_2 ;
    wire \lut_$abc$784685$new_new_n182___input_0_2 ;
    wire \dffre_d_in7[5]_input_0_0 ;
    wire \dffre_tmp[261]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n239___input_0_0 ;
    wire \lut_$abc$784685$new_new_n223___input_0_4 ;
    wire \lut_$abc$784685$new_new_n154___input_0_4 ;
    wire \lut_$abc$784685$new_new_n198___input_0_2 ;
    wire \dffre_d_in7[6]_input_0_0 ;
    wire \dffre_tmp[262]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n239___input_0_4 ;
    wire \lut_$abc$784685$new_new_n223___input_0_0 ;
    wire \lut_$abc$784685$new_new_n154___input_0_0 ;
    wire \lut_$abc$784685$new_new_n135___input_0_5 ;
    wire \dffre_d_in7[7]_input_0_0 ;
    wire \dffre_tmp[263]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n251___input_0_2 ;
    wire \lut_$abc$784685$new_new_n239___input_0_2 ;
    wire \lut_$abc$784685$new_new_n223___input_0_2 ;
    wire \lut_$abc$784685$new_new_n154___input_0_5 ;
    wire \dffre_d_in8[0]_input_0_0 ;
    wire \dffre_tmp[288]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n252___input_0_2 ;
    wire \lut_$abc$784685$new_new_n163___input_0_3 ;
    wire \lut_$abc$784685$new_new_n136___input_0_4 ;
    wire \lut_$abc$784685$new_new_n180___input_0_4 ;
    wire \dffre_d_in8[1]_input_0_0 ;
    wire \dffre_tmp[289]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n252___input_0_1 ;
    wire \lut_$abc$784685$new_new_n256___input_0_2 ;
    wire \lut_$abc$784685$new_new_n136___input_0_3 ;
    wire \lut_$abc$784685$new_new_n180___input_0_3 ;
    wire \dffre_d_in8[2]_input_0_0 ;
    wire \dffre_tmp[290]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n252___input_0_0 ;
    wire \lut_$abc$784685$new_new_n212___input_0_0 ;
    wire \lut_$abc$784685$new_new_n136___input_0_2 ;
    wire \lut_$abc$784685$new_new_n180___input_0_2 ;
    wire \lut_$abc$784685$new_new_n161___input_0_0 ;
    wire \dffre_d_in8[3]_input_0_0 ;
    wire \dffre_tmp[291]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n252___input_0_4 ;
    wire \lut_$abc$784685$new_new_n231___input_0_3 ;
    wire \lut_$abc$784685$new_new_n136___input_0_0 ;
    wire \lut_$abc$784685$new_new_n180___input_0_0 ;
    wire \lut_$abc$784685$new_new_n161___input_0_3 ;
    wire \dffre_d_in8[4]_input_0_0 ;
    wire \dffre_tmp[292]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n180___input_0_1 ;
    wire \lut_$abc$784685$new_new_n208___input_0_1 ;
    wire \lut_$abc$784685$new_new_n161___input_0_1 ;
    wire \dffre_d_in8[5]_input_0_0 ;
    wire \dffre_tmp[293]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n208___input_0_2 ;
    wire \lut_$abc$784685$new_new_n161___input_0_2 ;
    wire \lut_$abc$784685$new_new_n193___input_0_2 ;
    wire \dffre_d_in8[6]_input_0_0 ;
    wire \dffre_tmp[294]_input_0_0 ;
    wire \lut_$iopadmap$out[6]_input_0_4 ;
    wire \lut_$abc$784685$new_new_n208___input_0_0 ;
    wire \lut_$abc$784685$new_new_n161___input_0_4 ;
    wire \dffre_d_in8[7]_input_0_0 ;
    wire \dffre_tmp[295]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n252___input_0_3 ;
    wire \lut_$abc$784685$new_new_n208___input_0_3 ;
    wire \lut_$abc$784685$new_new_n161___input_0_5 ;
    wire \dffre_d_in9[0]_input_0_0 ;
    wire \dffre_tmp[320]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n166___input_0_2 ;
    wire \lut_$abc$784685$new_new_n138___input_0_4 ;
    wire \lut_$abc$784685$new_new_n196___input_0_4 ;
    wire \dffre_d_in9[1]_input_0_0 ;
    wire \dffre_tmp[321]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n256___input_0_3 ;
    wire \lut_$abc$784685$new_new_n138___input_0_0 ;
    wire \lut_$abc$784685$new_new_n196___input_0_0 ;
    wire \dffre_d_in9[2]_input_0_0 ;
    wire \dffre_tmp[322]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n220___input_0_4 ;
    wire \lut_$abc$784685$new_new_n138___input_0_1 ;
    wire \lut_$abc$784685$new_new_n196___input_0_1 ;
    wire \lut_$abc$784685$new_new_n164___input_0_5 ;
    wire \dffre_d_in9[3]_input_0_0 ;
    wire \dffre_tmp[323]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n237___input_0_4 ;
    wire \lut_$abc$784685$new_new_n138___input_0_2 ;
    wire \lut_$abc$784685$new_new_n196___input_0_2 ;
    wire \lut_$abc$784685$new_new_n164___input_0_4 ;
    wire \dffre_d_in9[4]_input_0_0 ;
    wire \dffre_tmp[324]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n220___input_0_3 ;
    wire \lut_$abc$784685$new_new_n237___input_0_3 ;
    wire \lut_$abc$784685$new_new_n164___input_0_2 ;
    wire \lut_$abc$784685$new_new_n175___input_0_1 ;
    wire \dffre_d_in9[5]_input_0_0 ;
    wire \dffre_tmp[325]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n220___input_0_0 ;
    wire \lut_$abc$784685$new_new_n237___input_0_0 ;
    wire \lut_$abc$784685$new_new_n196___input_0_3 ;
    wire \lut_$abc$784685$new_new_n164___input_0_1 ;
    wire \dffre_d_in9[6]_input_0_0 ;
    wire \dffre_tmp[326]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n220___input_0_2 ;
    wire \lut_$abc$784685$new_new_n237___input_0_1 ;
    wire \lut_$abc$784685$new_new_n141___input_0_5 ;
    wire \lut_$abc$784685$new_new_n164___input_0_0 ;
    wire \dffre_d_in9[7]_input_0_0 ;
    wire \dffre_tmp[327]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n220___input_0_1 ;
    wire \lut_$abc$784685$new_new_n237___input_0_2 ;
    wire \lut_$abc$784685$new_new_n246___input_0_5 ;
    wire \lut_$abc$784685$new_new_n164___input_0_3 ;
    wire \dffre_tmp[230]_input_1_0 ;
    wire \dffre_tmp[262]_input_1_0 ;
    wire \dffre_tmp[294]_input_1_0 ;
    wire \dffre_tmp[6]_input_1_0 ;
    wire \dffre_tmp[358]_input_1_0 ;
    wire \dffre_tmp[326]_input_1_0 ;
    wire \dffre_tmp[422]_input_1_0 ;
    wire \dffre_tmp[390]_input_1_0 ;
    wire \dffre_tmp[102]_input_1_0 ;
    wire \dffre_tmp[134]_input_1_0 ;
    wire \dffre_tmp[38]_input_1_0 ;
    wire \dffre_tmp[70]_input_1_0 ;
    wire \dffre_tmp[198]_input_1_0 ;
    wire \dffre_tmp[166]_input_1_0 ;
    wire \dffre_tmp[135]_input_1_0 ;
    wire \dffre_tmp[167]_input_1_0 ;
    wire \dffre_tmp[199]_input_1_0 ;
    wire \dffre_tmp[231]_input_1_0 ;
    wire \dffre_tmp[103]_input_1_0 ;
    wire \dffre_tmp[71]_input_1_0 ;
    wire \dffre_tmp[295]_input_1_0 ;
    wire \dffre_tmp[263]_input_1_0 ;
    wire \dffre_tmp[7]_input_1_0 ;
    wire \dffre_tmp[39]_input_1_0 ;
    wire \dffre_tmp[327]_input_1_0 ;
    wire \dffre_tmp[359]_input_1_0 ;
    wire \dffre_tmp[391]_input_1_0 ;
    wire \dffre_tmp[423]_input_1_0 ;
    wire \dffre_tmp[194]_input_1_0 ;
    wire \dffre_tmp[162]_input_1_0 ;
    wire \dffre_tmp[130]_input_1_0 ;
    wire \dffre_tmp[98]_input_1_0 ;
    wire \dffre_tmp[226]_input_1_0 ;
    wire \dffre_tmp[258]_input_1_0 ;
    wire \dffre_tmp[2]_input_1_0 ;
    wire \dffre_tmp[66]_input_1_0 ;
    wire \dffre_tmp[322]_input_1_0 ;
    wire \dffre_tmp[290]_input_1_0 ;
    wire \dffre_tmp[354]_input_1_0 ;
    wire \dffre_tmp[386]_input_1_0 ;
    wire \dffre_tmp[34]_input_1_0 ;
    wire \dffre_tmp[418]_input_1_0 ;
    wire \dffre_tmp[450]_input_1_0 ;
    wire \dffre_tmp[224]_input_1_0 ;
    wire \dffre_tmp[192]_input_1_0 ;
    wire \dffre_tmp[160]_input_1_0 ;
    wire \dffre_tmp[128]_input_1_0 ;
    wire \dffre_tmp[256]_input_1_0 ;
    wire \dffre_tmp[288]_input_1_0 ;
    wire \dffre_tmp[0]_input_1_0 ;
    wire \dffre_tmp[32]_input_1_0 ;
    wire \dffre_tmp[352]_input_1_0 ;
    wire \dffre_tmp[320]_input_1_0 ;
    wire \dffre_tmp[384]_input_1_0 ;
    wire \dffre_tmp[416]_input_1_0 ;
    wire \dffre_tmp[64]_input_1_0 ;
    wire \dffre_tmp[96]_input_1_0 ;
    wire \dffre_tmp[448]_input_1_0 ;
    wire \dffre_tmp[67]_input_1_0 ;
    wire \dffre_tmp[225]_input_1_0 ;
    wire \dffre_tmp[193]_input_1_0 ;
    wire \dffre_tmp[33]_input_1_0 ;
    wire \dffre_tmp[1]_input_1_0 ;
    wire \dffre_tmp[257]_input_1_0 ;
    wire \dffre_tmp[289]_input_1_0 ;
    wire \dffre_tmp[65]_input_1_0 ;
    wire \dffre_tmp[97]_input_1_0 ;
    wire \dffre_tmp[353]_input_1_0 ;
    wire \dffre_tmp[321]_input_1_0 ;
    wire \dffre_tmp[385]_input_1_0 ;
    wire \dffre_tmp[417]_input_1_0 ;
    wire \dffre_tmp[129]_input_1_0 ;
    wire \dffre_tmp[161]_input_1_0 ;
    wire \dffre_tmp[449]_input_1_0 ;
    wire \dffre_tmp[99]_input_1_0 ;
    wire \dffre_tmp[35]_input_1_0 ;
    wire \dffre_tmp[3]_input_1_0 ;
    wire \dffre_tmp[37]_input_1_0 ;
    wire \dffre_tmp[69]_input_1_0 ;
    wire \dffre_tmp[197]_input_1_0 ;
    wire \dffre_tmp[229]_input_1_0 ;
    wire \dffre_tmp[5]_input_1_0 ;
    wire \dffre_tmp[101]_input_1_0 ;
    wire \dffre_tmp[293]_input_1_0 ;
    wire \dffre_tmp[261]_input_1_0 ;
    wire \dffre_tmp[325]_input_1_0 ;
    wire \dffre_tmp[357]_input_1_0 ;
    wire \dffre_tmp[133]_input_1_0 ;
    wire \dffre_tmp[165]_input_1_0 ;
    wire \dffre_tmp[389]_input_1_0 ;
    wire \dffre_tmp[421]_input_1_0 ;
    wire \dffre_tmp[4]_input_1_0 ;
    wire \dffre_tmp[36]_input_1_0 ;
    wire \dffre_tmp[100]_input_1_0 ;
    wire \dffre_tmp[68]_input_1_0 ;
    wire \dffre_tmp[260]_input_1_0 ;
    wire \dffre_tmp[292]_input_1_0 ;
    wire \dffre_tmp[132]_input_1_0 ;
    wire \dffre_tmp[164]_input_1_0 ;
    wire \dffre_tmp[356]_input_1_0 ;
    wire \dffre_tmp[324]_input_1_0 ;
    wire \dffre_tmp[388]_input_1_0 ;
    wire \dffre_tmp[420]_input_1_0 ;
    wire \dffre_tmp[196]_input_1_0 ;
    wire \dffre_tmp[228]_input_1_0 ;
    wire \dffre_tmp[452]_input_1_0 ;
    wire \dffre_tmp[454]_input_1_0 ;
    wire \dffre_tmp[131]_input_1_0 ;
    wire \dffre_tmp[163]_input_1_0 ;
    wire \dffre_tmp[227]_input_1_0 ;
    wire \dffre_tmp[195]_input_1_0 ;
    wire \dffre_tmp[387]_input_1_0 ;
    wire \dffre_tmp[419]_input_1_0 ;
    wire \dffre_tmp[259]_input_1_0 ;
    wire \dffre_tmp[291]_input_1_0 ;
    wire \dffre_tmp[455]_input_1_0 ;
    wire \dffre_tmp[451]_input_1_0 ;
    wire \dffre_tmp[453]_input_1_0 ;
    wire \dffre_tmp[323]_input_1_0 ;
    wire \dffre_tmp[355]_input_1_0 ;
    wire \lut_$abc$784685$new_new_n253___input_0_4 ;
    wire \lut_$abc$784685$new_new_n182___input_0_0 ;
    wire \lut_$abc$784685$new_new_n135___input_0_3 ;
    wire \lut_$abc$784685$new_new_n198___input_0_0 ;
    wire \lut_$abc$784685$new_new_n182___input_0_3 ;
    wire \lut_$abc$784685$new_new_n135___input_0_4 ;
    wire \lut_$abc$784685$new_new_n198___input_0_4 ;
    wire \lut_$abc$784685$new_new_n250___input_0_3 ;
    wire \lut_$abc$784685$new_new_n135___input_0_1 ;
    wire \lut_$iopadmap$out[6]_input_0_3 ;
    wire \lut_$iopadmap$out[6]_input_0_1 ;
    wire \lut_$abc$784685$new_new_n193___input_0_0 ;
    wire \lut_$abc$784685$new_new_n248___input_0_0 ;
    wire \lut_$abc$784685$new_new_n141___input_0_1 ;
    wire \lut_$abc$784685$new_new_n141___input_0_0 ;
    wire \lut_$abc$784685$new_new_n246___input_0_4 ;
    wire \lut_$abc$784685$new_new_n175___input_0_4 ;
    wire \lut_$abc$784685$new_new_n141___input_0_3 ;
    wire \lut_$abc$784685$new_new_n141___input_0_4 ;
    wire \lut_$iopadmap$out[6]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n145___input_0_5 ;
    wire \lut_$abc$784685$new_new_n192___input_0_1 ;
    wire \lut_$abc$784685$new_new_n175___input_0_0 ;
    wire \lut_$abc$784685$new_new_n253___input_0_1 ;
    wire \lut_$abc$784685$new_new_n145___input_0_2 ;
    wire \lut_$abc$784685$new_new_n145___input_0_0 ;
    wire \lut_$abc$784685$new_new_n246___input_0_2 ;
    wire \lut_$iopadmap$out[6]_input_0_2 ;
    wire \lut_$abc$784685$new_new_n250___input_0_4 ;
    wire \lut_$abc$784685$new_new_n193___input_0_3 ;
    wire \lut_$abc$784685$new_new_n151___input_0_1 ;
    wire \lut_$abc$784685$new_new_n248___input_0_1 ;
    wire \lut_$abc$784685$new_new_n151___input_0_3 ;
    wire \lut_$abc$784685$new_new_n177___input_0_2 ;
    wire \lut_$abc$784685$new_new_n192___input_0_5 ;
    wire \lut_$abc$784685$new_new_n250___input_0_0 ;
    wire \lut_$abc$784685$new_new_n151___input_0_4 ;
    wire \lut_$abc$784685$new_new_n151___input_0_2 ;
    wire \lut_$iopadmap$out[6]_input_0_5 ;
    wire \lut_$abc$784685$new_new_n190___input_0_4 ;
    wire \lut_$abc$784685$new_new_n202___input_0_0 ;
    wire \lut_$abc$784685$new_new_n255___input_0_2 ;
    wire \lut_$abc$784685$new_new_n156___input_0_2 ;
    wire \lut_$abc$784685$new_new_n260___input_0_1 ;
    wire \lut_$abc$784685$new_new_n182___input_0_5 ;
    wire \lut_$abc$784685$new_new_n156___input_0_5 ;
    wire \lut_$abc$784685$new_new_n198___input_0_3 ;
    wire \lut_$abc$784685$new_new_n190___input_0_5 ;
    wire \lut_$abc$784685$new_new_n206___input_0_4 ;
    wire \lut_$abc$784685$new_new_n255___input_0_4 ;
    wire \lut_$abc$784685$new_new_n156___input_0_1 ;
    wire \lut_$iopadmap$out[0]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n202___input_0_1 ;
    wire \lut_$abc$784685$new_new_n259___input_0_0 ;
    wire \lut_$abc$784685$new_new_n177___input_0_3 ;
    wire \lut_$abc$784685$new_new_n160___input_0_2 ;
    wire \lut_$abc$784685$new_new_n186___input_0_2 ;
    wire \lut_$abc$784685$new_new_n257___input_0_0 ;
    wire \lut_$abc$784685$new_new_n160___input_0_0 ;
    wire \lut_$abc$784685$new_new_n193___input_0_4 ;
    wire \lut_$abc$784685$new_new_n257___input_0_4 ;
    wire \lut_$abc$784685$new_new_n177___input_0_1 ;
    wire \lut_$abc$784685$new_new_n192___input_0_0 ;
    wire \lut_$abc$784685$new_new_n160___input_0_5 ;
    wire \lut_$iopadmap$out[0]_input_0_2 ;
    wire \lut_$abc$784685$new_new_n163___input_0_2 ;
    wire \lut_$abc$784685$new_new_n256___input_0_1 ;
    wire \lut_$abc$784685$new_new_n181___input_0_0 ;
    wire \lut_$abc$784685$new_new_n193___input_0_5 ;
    wire \lut_$abc$784685$new_new_n163___input_0_1 ;
    wire \lut_$abc$784685$new_new_n258___input_0_4 ;
    wire \lut_$abc$784685$new_new_n192___input_0_4 ;
    wire \lut_$abc$784685$new_new_n175___input_0_5 ;
    wire \lut_$iopadmap$out[0]_input_0_4 ;
    wire \lut_$abc$784685$new_new_n166___input_0_0 ;
    wire \lut_$abc$784685$new_new_n256___input_0_4 ;
    wire \lut_$abc$784685$new_new_n197___input_0_3 ;
    wire \lut_$abc$784685$new_new_n175___input_0_3 ;
    wire \lut_$abc$784685$new_new_n166___input_0_3 ;
    wire \lut_$abc$784685$new_new_n259___input_0_2 ;
    wire \lut_$abc$784685$new_new_n181___input_0_1 ;
    wire \lut_$abc$784685$new_new_n197___input_0_5 ;
    wire \lut_$iopadmap$out[0]_input_0_1 ;
    wire \lut_$abc$784685$new_new_n170___input_0_3 ;
    wire \lut_$abc$784685$new_new_n186___input_0_0 ;
    wire \lut_$abc$784685$new_new_n202___input_0_2 ;
    wire \lut_$abc$784685$new_new_n258___input_0_2 ;
    wire \lut_$abc$784685$new_new_n170___input_0_5 ;
    wire \lut_$abc$784685$new_new_n186___input_0_5 ;
    wire \lut_$abc$784685$new_new_n206___input_0_5 ;
    wire \lut_$abc$784685$new_new_n255___input_0_1 ;
    wire \lut_$abc$784685$new_new_n170___input_0_2 ;
    wire \lut_$abc$784685$new_new_n256___input_0_5 ;
    wire \lut_$abc$784685$new_new_n181___input_0_2 ;
    wire \lut_$abc$784685$new_new_n197___input_0_4 ;
    wire \lut_$iopadmap$out[0]_input_0_3 ;
    wire \lut_$abc$784685$new_new_n173___input_0_1 ;
    wire \lut_$abc$784685$new_new_n260___input_0_4 ;
    wire \lut_$abc$784685$new_new_n182___input_0_1 ;
    wire \lut_$abc$784685$new_new_n198___input_0_1 ;
    wire \lut_$abc$784685$new_new_n173___input_0_0 ;
    wire \lut_$abc$784685$new_new_n190___input_0_3 ;
    wire \lut_$abc$784685$new_new_n206___input_0_3 ;
    wire \lut_$abc$784685$new_new_n259___input_0_3 ;
    wire \lut_$iopadmap$out[0]_input_0_5 ;
    wire \lut_$iopadmap$out[4]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n177___input_0_0 ;
    wire \lut_$iopadmap$out[4]_input_0_3 ;
    wire \lut_$abc$784685$new_new_n181___input_0_4 ;
    wire \lut_$abc$784685$new_new_n181___input_0_5 ;
    wire \lut_$abc$784685$new_new_n181___input_0_3 ;
    wire \lut_$iopadmap$out[4]_input_0_1 ;
    wire \lut_$iopadmap$out[4]_input_0_4 ;
    wire \lut_$abc$784685$new_new_n186___input_0_1 ;
    wire \lut_$abc$784685$new_new_n186___input_0_3 ;
    wire \lut_$abc$784685$new_new_n186___input_0_4 ;
    wire \lut_$iopadmap$out[4]_input_0_2 ;
    wire \lut_$abc$784685$new_new_n190___input_0_0 ;
    wire \lut_$abc$784685$new_new_n190___input_0_1 ;
    wire \lut_$abc$784685$new_new_n190___input_0_2 ;
    wire \lut_$iopadmap$out[4]_input_0_5 ;
    wire \lut_$iopadmap$out[5]_input_0_0 ;
    wire \lut_$iopadmap$out[5]_input_0_4 ;
    wire \lut_$abc$784685$new_new_n197___input_0_0 ;
    wire \lut_$abc$784685$new_new_n197___input_0_2 ;
    wire \lut_$abc$784685$new_new_n197___input_0_1 ;
    wire \lut_$iopadmap$out[5]_input_0_1 ;
    wire \lut_$iopadmap$out[5]_input_0_3 ;
    wire \lut_$abc$784685$new_new_n202___input_0_5 ;
    wire \lut_$abc$784685$new_new_n202___input_0_3 ;
    wire \lut_$abc$784685$new_new_n202___input_0_4 ;
    wire \lut_$iopadmap$out[5]_input_0_2 ;
    wire \lut_$abc$784685$new_new_n206___input_0_0 ;
    wire \lut_$abc$784685$new_new_n206___input_0_1 ;
    wire \lut_$abc$784685$new_new_n206___input_0_2 ;
    wire \lut_$iopadmap$out[5]_input_0_5 ;
    wire \lut_$abc$784685$new_new_n231___input_0_0 ;
    wire \lut_$abc$784685$new_new_n212___input_0_4 ;
    wire \lut_$abc$784685$new_new_n212___input_0_1 ;
    wire \lut_$abc$784685$new_new_n212___input_0_3 ;
    wire \lut_$abc$784685$new_new_n212___input_0_2 ;
    wire \lut_$iopadmap$out[2]_input_0_4 ;
    wire \lut_$abc$784685$new_new_n216___input_0_1 ;
    wire \lut_$abc$784685$new_new_n216___input_0_3 ;
    wire \lut_$abc$784685$new_new_n234___input_0_3 ;
    wire \lut_$abc$784685$new_new_n216___input_0_4 ;
    wire \lut_$iopadmap$out[2]_input_0_3 ;
    wire \lut_$abc$784685$new_new_n221___input_0_3 ;
    wire \lut_$abc$784685$new_new_n221___input_0_2 ;
    wire \lut_$abc$784685$new_new_n238___input_0_2 ;
    wire \lut_$abc$784685$new_new_n221___input_0_0 ;
    wire \lut_$abc$784685$new_new_n221___input_0_1 ;
    wire \lut_$iopadmap$out[2]_input_0_2 ;
    wire \lut_$abc$784685$new_new_n226___input_0_3 ;
    wire \lut_$abc$784685$new_new_n242___input_0_3 ;
    wire \lut_$abc$784685$new_new_n226___input_0_2 ;
    wire \lut_$abc$784685$new_new_n226___input_0_1 ;
    wire \lut_$abc$784685$new_new_n226___input_0_5 ;
    wire \lut_$iopadmap$out[2]_input_0_1 ;
    wire \lut_$abc$784685$new_new_n231___input_0_1 ;
    wire \lut_$abc$784685$new_new_n231___input_0_2 ;
    wire \lut_$abc$784685$new_new_n231___input_0_4 ;
    wire \lut_$iopadmap$out[3]_input_0_2 ;
    wire \lut_$abc$784685$new_new_n234___input_0_0 ;
    wire \lut_$abc$784685$new_new_n234___input_0_1 ;
    wire \lut_$iopadmap$out[3]_input_0_3 ;
    wire \lut_$abc$784685$new_new_n238___input_0_4 ;
    wire \lut_$abc$784685$new_new_n238___input_0_3 ;
    wire \lut_$abc$784685$new_new_n238___input_0_0 ;
    wire \lut_$iopadmap$out[3]_input_0_1 ;
    wire \lut_$abc$784685$new_new_n242___input_0_2 ;
    wire \lut_$abc$784685$new_new_n242___input_0_5 ;
    wire \lut_$abc$784685$new_new_n242___input_0_0 ;
    wire \lut_$iopadmap$out[3]_input_0_0 ;
    wire \lut_$abc$784685$new_new_n246___input_0_3 ;
    wire \lut_$abc$784685$new_new_n246___input_0_0 ;
    wire \lut_$iopadmap$out[7]_input_0_2 ;
    wire \lut_$abc$784685$new_new_n248___input_0_4 ;
    wire \lut_$iopadmap$out[7]_input_0_1 ;
    wire \lut_$iopadmap$out[7]_input_0_0 ;
    wire \lut_$iopadmap$out[7]_input_0_4 ;
    wire \lut_$abc$784685$new_new_n253___input_0_0 ;
    wire \lut_$abc$784685$new_new_n253___input_0_2 ;
    wire \lut_$iopadmap$out[7]_input_0_3 ;
    wire \lut_$iopadmap$out[1]_input_0_4 ;
    wire \lut_$iopadmap$out[1]_input_0_0 ;
    wire \lut_$iopadmap$out[1]_input_0_5 ;
    wire \lut_$iopadmap$out[1]_input_0_1 ;
    wire \lut_$iopadmap$out[1]_input_0_3 ;
    wire \lut_$iopadmap$out[1]_input_0_2 ;

    //IO assignments
    assign \$iopadmap$out[2]  = \$iopadmap$out[2]_input_0_0 ;
    assign \$iopadmap$out[3]  = \$iopadmap$out[3]_input_0_0 ;
    assign \$iopadmap$out[7]  = \$iopadmap$out[7]_input_0_0 ;
    assign \$iopadmap$out[0]  = \$iopadmap$out[0]_input_0_0 ;
    assign \$iopadmap$out[1]  = \$iopadmap$out[1]_input_0_0 ;
    assign \$iopadmap$out[4]  = \$iopadmap$out[4]_input_0_0 ;
    assign \$iopadmap$out[5]  = \$iopadmap$out[5]_input_0_0 ;
    assign \$iopadmap$out[6]  = \$iopadmap$out[6]_input_0_0 ;
    assign \$iopadmap$out[8]  = \$iopadmap$out[8]_input_0_0 ;
    assign \$iopadmap$out[9]  = \$iopadmap$out[9]_input_0_0 ;
    assign \$iopadmap$out[10]  = \$iopadmap$out[10]_input_0_0 ;
    assign \$iopadmap$out[11]  = \$iopadmap$out[11]_input_0_0 ;
    assign \$iopadmap$out[12]  = \$iopadmap$out[12]_input_0_0 ;
    assign \$iopadmap$out[13]  = \$iopadmap$out[13]_input_0_0 ;
    assign \$iopadmap$out[14]  = \$iopadmap$out[14]_input_0_0 ;
    assign \$iopadmap$out[15]  = \$iopadmap$out[15]_input_0_0 ;
    assign \$iopadmap$out[16]  = \$iopadmap$out[16]_input_0_0 ;
    assign \$iopadmap$out[17]  = \$iopadmap$out[17]_input_0_0 ;
    assign \$iopadmap$out[18]  = \$iopadmap$out[18]_input_0_0 ;
    assign \$iopadmap$out[19]  = \$iopadmap$out[19]_input_0_0 ;
    assign \$iopadmap$out[20]  = \$iopadmap$out[20]_input_0_0 ;
    assign \$iopadmap$out[21]  = \$iopadmap$out[21]_input_0_0 ;
    assign \$iopadmap$out[22]  = \$iopadmap$out[22]_input_0_0 ;
    assign \$iopadmap$out[23]  = \$iopadmap$out[23]_input_0_0 ;
    assign \$iopadmap$out[24]  = \$iopadmap$out[24]_input_0_0 ;
    assign \$iopadmap$out[25]  = \$iopadmap$out[25]_input_0_0 ;
    assign \$iopadmap$out[26]  = \$iopadmap$out[26]_input_0_0 ;
    assign \$iopadmap$out[27]  = \$iopadmap$out[27]_input_0_0 ;
    assign \$iopadmap$out[28]  = \$iopadmap$out[28]_input_0_0 ;
    assign \$iopadmap$out[29]  = \$iopadmap$out[29]_input_0_0 ;
    assign \$iopadmap$out[30]  = \$iopadmap$out[30]_input_0_0 ;
    assign \$iopadmap$out[31]  = \$iopadmap$out[31]_input_0_0 ;
    assign \$auto$clkbufmap.cc:294:execute$784819_output_0_0  = \$auto$clkbufmap.cc:294:execute$784819 ;
    assign \$iopadmap$rst_output_0_0  = \$iopadmap$rst ;
    assign \$iopadmap$in[0]_output_0_0  = \$iopadmap$in[0] ;
    assign \$iopadmap$in[1]_output_0_0  = \$iopadmap$in[1] ;
    assign \$iopadmap$in[2]_output_0_0  = \$iopadmap$in[2] ;
    assign \$iopadmap$in[3]_output_0_0  = \$iopadmap$in[3] ;
    assign \$iopadmap$in[4]_output_0_0  = \$iopadmap$in[4] ;
    assign \$iopadmap$in[5]_output_0_0  = \$iopadmap$in[5] ;
    assign \$iopadmap$in[6]_output_0_0  = \$iopadmap$in[6] ;
    assign \$iopadmap$in[7]_output_0_0  = \$iopadmap$in[7] ;

    //Interconnect
    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in9[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in9[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in9[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in9[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in5[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in5[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in12[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in12[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in8[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in8[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in12[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in12[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in12[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in12[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in12[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in12[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in12[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in12[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in8[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in8[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in12[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in12[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in5[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in5[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in8[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in8[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in1[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in1[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in7[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in7[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in2[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in2[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in0[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in0[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in0[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in0[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in0[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in0[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in0[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in0[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in0[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in0[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in2[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in2[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in10[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in10[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in10[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in10[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in4[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in4[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in4[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in4[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in4[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in4[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in4[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in4[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in4[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in4[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in4[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in4[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in4[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in4[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in11[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in11[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in11[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in11[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in11[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in11[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in11[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in11[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in11[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in11[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in11[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in11[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in11[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in11[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in11[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in11[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in7[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in7[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in7[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in7[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in7[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in7[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in7[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in7[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in7[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in7[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in7[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in7[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in7[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in7[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in6[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in6[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in6[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in6[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in6[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in6[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in6[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in6[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in6[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in6[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in6[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in6[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in1[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in1[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in1[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in1[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in1[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in1[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in12[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in12[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in1[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in1[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in1[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in1[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in1[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in1[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in1[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in1[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in2[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in2[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in2[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in2[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in2[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in2[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in2[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in2[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in2[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in2[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in14[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in14[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in5[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in5[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in2[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in2[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in8[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in8[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in8[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in8[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in8[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in8[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in8[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in8[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in14[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in14[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in8[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in8[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in14[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in14[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in14[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in14[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in9[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in9[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in9[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in9[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in9[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in9[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in9[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in9[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in9[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in9[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in9[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in9[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[230]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[230]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[262]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[262]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[294]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[294]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[358]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[358]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[326]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[326]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[422]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[422]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[390]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[390]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[102]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[102]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[134]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[134]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[38]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[38]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[70]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[70]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[198]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[198]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[166]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[166]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in13[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in13[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in13[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in13[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in13[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in13[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in13[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in13[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in13[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in13[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in13[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in13[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in13[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in13[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in13[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in13[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in5[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in5[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in5[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in5[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in10[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in10[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in10[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in10[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in10[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in10[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in10[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in10[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in5[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in5[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in5[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in5[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in12[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in12[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in10[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in10[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in14[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in14[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in14[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in14[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in3[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in3[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in3[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in3[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in3[6]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in3[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in3[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in3[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in14[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in14[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in14[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in14[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in3[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in3[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in3[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in3[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in3[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in3[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in3[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in3[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in4[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in4[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in5[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in5[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[135]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[135]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[167]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[167]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[199]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[199]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[231]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[231]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[103]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[103]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[71]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[71]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[295]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[295]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[263]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[263]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[7]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[39]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[39]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[327]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[327]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[359]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[359]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[391]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[391]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[423]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[423]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[194]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[194]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[162]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[162]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[130]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[130]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[98]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[98]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[226]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[226]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[258]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[258]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[66]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[66]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[322]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[322]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[290]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[290]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[354]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[354]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[386]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[386]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[34]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[34]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[418]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[418]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[450]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[450]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[224]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[224]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[192]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[192]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[160]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[160]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[128]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[128]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[256]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[256]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[288]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[288]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[32]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[32]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[352]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[352]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[320]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[320]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[384]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[384]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[416]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[416]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[64]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[64]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[96]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[96]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[448]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[448]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[67]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[67]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[225]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[225]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[193]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[193]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[33]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[33]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[257]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[257]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[289]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[289]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[65]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[65]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[97]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[97]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[353]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[353]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[321]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[321]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[385]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[385]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[417]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[417]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[129]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[129]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[161]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[161]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[449]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[449]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[99]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[99]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[35]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[35]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[37]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[37]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[69]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[69]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[197]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[197]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[229]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[229]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[5]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[101]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[101]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[293]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[293]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[261]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[261]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[325]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[325]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[357]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[357]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[133]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[133]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[165]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[165]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[389]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[389]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[421]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[421]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[4]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[36]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[36]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[100]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[100]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[68]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[68]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[260]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[260]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[292]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[292]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[132]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[132]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[164]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[164]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[356]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[356]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[324]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[324]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[388]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[388]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[420]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[420]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[196]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[196]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[228]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[228]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[452]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[452]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[454]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[454]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[131]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[131]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[163]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[163]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[227]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[227]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[195]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[195]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[387]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[387]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[419]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[419]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[259]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[259]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[291]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[291]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[455]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[455]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[451]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[451]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[453]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[453]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[323]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[323]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_tmp[355]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_tmp[355]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in0[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in0[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in6[0]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in6[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in0[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in0[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in6[1]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in6[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in10[2]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in10[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$auto$clkbufmap.cc:294:execute$784819_output_0_0_to_dffre_d_in0[3]_clock_0_0  (
        .datain(\$auto$clkbufmap.cc:294:execute$784819_output_0_0 ),
        .dataout(\dffre_d_in0[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$rst_output_0_0_to_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_input_0_0  (
        .datain(\$iopadmap$rst_output_0_0 ),
        .dataout(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$in[0]_output_0_0_to_dffre_tmp[0]_input_0_0  (
        .datain(\$iopadmap$in[0]_output_0_0 ),
        .dataout(\dffre_tmp[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$in[1]_output_0_0_to_dffre_tmp[1]_input_0_0  (
        .datain(\$iopadmap$in[1]_output_0_0 ),
        .dataout(\dffre_tmp[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$in[2]_output_0_0_to_dffre_tmp[2]_input_0_0  (
        .datain(\$iopadmap$in[2]_output_0_0 ),
        .dataout(\dffre_tmp[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$in[3]_output_0_0_to_dffre_tmp[3]_input_0_0  (
        .datain(\$iopadmap$in[3]_output_0_0 ),
        .dataout(\dffre_tmp[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$in[4]_output_0_0_to_dffre_tmp[4]_input_0_0  (
        .datain(\$iopadmap$in[4]_output_0_0 ),
        .dataout(\dffre_tmp[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$in[5]_output_0_0_to_dffre_tmp[5]_input_0_0  (
        .datain(\$iopadmap$in[5]_output_0_0 ),
        .dataout(\dffre_tmp[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$in[6]_output_0_0_to_dffre_tmp[6]_input_0_0  (
        .datain(\$iopadmap$in[6]_output_0_0 ),
        .dataout(\dffre_tmp[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_$iopadmap$in[7]_output_0_0_to_dffre_tmp[7]_input_0_0  (
        .datain(\$iopadmap$in[7]_output_0_0 ),
        .dataout(\dffre_tmp[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[0]_output_0_0_to_$iopadmap$out[0]_input_0_0  (
        .datain(\lut_$iopadmap$out[0]_output_0_0 ),
        .dataout(\$iopadmap$out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[1]_output_0_0_to_$iopadmap$out[1]_input_0_0  (
        .datain(\lut_$iopadmap$out[1]_output_0_0 ),
        .dataout(\$iopadmap$out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[2]_output_0_0_to_$iopadmap$out[2]_input_0_0  (
        .datain(\lut_$iopadmap$out[2]_output_0_0 ),
        .dataout(\$iopadmap$out[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[3]_output_0_0_to_$iopadmap$out[3]_input_0_0  (
        .datain(\lut_$iopadmap$out[3]_output_0_0 ),
        .dataout(\$iopadmap$out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[4]_output_0_0_to_$iopadmap$out[4]_input_0_0  (
        .datain(\lut_$iopadmap$out[4]_output_0_0 ),
        .dataout(\$iopadmap$out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[5]_output_0_0_to_$iopadmap$out[5]_input_0_0  (
        .datain(\lut_$iopadmap$out[5]_output_0_0 ),
        .dataout(\$iopadmap$out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[6]_output_0_0_to_$iopadmap$out[6]_input_0_0  (
        .datain(\lut_$iopadmap$out[6]_output_0_0 ),
        .dataout(\$iopadmap$out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[7]_output_0_0_to_$iopadmap$out[7]_input_0_0  (
        .datain(\lut_$iopadmap$out[7]_output_0_0 ),
        .dataout(\$iopadmap$out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[8]_output_0_0_to_$iopadmap$out[8]_input_0_0  (
        .datain(\lut_$iopadmap$out[8]_output_0_0 ),
        .dataout(\$iopadmap$out[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[9]_output_0_0_to_$iopadmap$out[9]_input_0_0  (
        .datain(\lut_$iopadmap$out[9]_output_0_0 ),
        .dataout(\$iopadmap$out[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[10]_output_0_0_to_$iopadmap$out[10]_input_0_0  (
        .datain(\lut_$iopadmap$out[10]_output_0_0 ),
        .dataout(\$iopadmap$out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[11]_output_0_0_to_$iopadmap$out[11]_input_0_0  (
        .datain(\lut_$iopadmap$out[11]_output_0_0 ),
        .dataout(\$iopadmap$out[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[12]_output_0_0_to_$iopadmap$out[12]_input_0_0  (
        .datain(\lut_$iopadmap$out[12]_output_0_0 ),
        .dataout(\$iopadmap$out[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[13]_output_0_0_to_$iopadmap$out[13]_input_0_0  (
        .datain(\lut_$iopadmap$out[13]_output_0_0 ),
        .dataout(\$iopadmap$out[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[14]_output_0_0_to_$iopadmap$out[14]_input_0_0  (
        .datain(\lut_$iopadmap$out[14]_output_0_0 ),
        .dataout(\$iopadmap$out[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[15]_output_0_0_to_$iopadmap$out[15]_input_0_0  (
        .datain(\lut_$iopadmap$out[15]_output_0_0 ),
        .dataout(\$iopadmap$out[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[16]_output_0_0_to_$iopadmap$out[16]_input_0_0  (
        .datain(\lut_$iopadmap$out[16]_output_0_0 ),
        .dataout(\$iopadmap$out[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[17]_output_0_0_to_$iopadmap$out[17]_input_0_0  (
        .datain(\lut_$iopadmap$out[17]_output_0_0 ),
        .dataout(\$iopadmap$out[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[18]_output_0_0_to_$iopadmap$out[18]_input_0_0  (
        .datain(\lut_$iopadmap$out[18]_output_0_0 ),
        .dataout(\$iopadmap$out[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[19]_output_0_0_to_$iopadmap$out[19]_input_0_0  (
        .datain(\lut_$iopadmap$out[19]_output_0_0 ),
        .dataout(\$iopadmap$out[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[20]_output_0_0_to_$iopadmap$out[20]_input_0_0  (
        .datain(\lut_$iopadmap$out[20]_output_0_0 ),
        .dataout(\$iopadmap$out[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[21]_output_0_0_to_$iopadmap$out[21]_input_0_0  (
        .datain(\lut_$iopadmap$out[21]_output_0_0 ),
        .dataout(\$iopadmap$out[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[22]_output_0_0_to_$iopadmap$out[22]_input_0_0  (
        .datain(\lut_$iopadmap$out[22]_output_0_0 ),
        .dataout(\$iopadmap$out[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[23]_output_0_0_to_$iopadmap$out[23]_input_0_0  (
        .datain(\lut_$iopadmap$out[23]_output_0_0 ),
        .dataout(\$iopadmap$out[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[24]_output_0_0_to_$iopadmap$out[24]_input_0_0  (
        .datain(\lut_$iopadmap$out[24]_output_0_0 ),
        .dataout(\$iopadmap$out[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[25]_output_0_0_to_$iopadmap$out[25]_input_0_0  (
        .datain(\lut_$iopadmap$out[25]_output_0_0 ),
        .dataout(\$iopadmap$out[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[26]_output_0_0_to_$iopadmap$out[26]_input_0_0  (
        .datain(\lut_$iopadmap$out[26]_output_0_0 ),
        .dataout(\$iopadmap$out[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[27]_output_0_0_to_$iopadmap$out[27]_input_0_0  (
        .datain(\lut_$iopadmap$out[27]_output_0_0 ),
        .dataout(\$iopadmap$out[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[28]_output_0_0_to_$iopadmap$out[28]_input_0_0  (
        .datain(\lut_$iopadmap$out[28]_output_0_0 ),
        .dataout(\$iopadmap$out[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[29]_output_0_0_to_$iopadmap$out[29]_input_0_0  (
        .datain(\lut_$iopadmap$out[29]_output_0_0 ),
        .dataout(\$iopadmap$out[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[30]_output_0_0_to_$iopadmap$out[30]_input_0_0  (
        .datain(\lut_$iopadmap$out[30]_output_0_0 ),
        .dataout(\$iopadmap$out[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$iopadmap$out[31]_output_0_0_to_$iopadmap$out[31]_input_0_0  (
        .datain(\lut_$iopadmap$out[31]_output_0_0 ),
        .dataout(\$iopadmap$out[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[21]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[21]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[20]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[20]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[26]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[26]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[27]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[27]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[19]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[19]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[18]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[18]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[29]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[29]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[28]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[28]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[24]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[24]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[25]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[25]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[23]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[23]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[22]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[22]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[8]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[8]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[31]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[31]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[30]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[30]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[10]_input_0_0  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[11]_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[11]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[12]_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[12]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[9]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[9]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[17]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[17]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[16]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[16]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[15]_input_0_4  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[15]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[14]_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[14]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$false_output_0_0_to_lut_$iopadmap$out[13]_input_0_2  (
        .datain(\lut_$false_output_0_0 ),
        .dataout(\lut_$iopadmap$out[13]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in11[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in11[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in7[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in7[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in1[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in1[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in2[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in2[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in8[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in8[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in9[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in9[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[230]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[230]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[262]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[262]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[294]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[294]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[358]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[358]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[326]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[326]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[422]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[422]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[390]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[390]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[102]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[102]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[134]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[134]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[38]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[38]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[70]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[70]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[198]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[198]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[166]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[166]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in13[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in13[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in12[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in12[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in14[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in14[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in3[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in3[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in4[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in4[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in5[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in5[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[135]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[135]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[167]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[167]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[199]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[199]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[231]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[231]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[103]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[103]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[71]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[71]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[295]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[295]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[263]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[263]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[39]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[39]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[327]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[327]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[359]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[359]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[391]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[391]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[423]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[423]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[194]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[194]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[162]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[162]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[130]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[130]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[98]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[98]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[226]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[226]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[258]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[258]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[66]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[66]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[322]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[322]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[290]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[290]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[354]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[354]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[386]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[386]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[34]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[34]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[418]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[418]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[450]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[450]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[224]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[224]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[192]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[192]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[160]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[160]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[128]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[128]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[256]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[256]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[288]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[288]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[32]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[32]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[352]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[352]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[320]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[320]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[384]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[384]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[416]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[416]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[64]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[64]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[96]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[96]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[448]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[448]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[67]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[67]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[225]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[225]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[193]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[193]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[33]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[33]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[257]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[257]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[289]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[289]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[65]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[65]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[97]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[97]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[353]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[353]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[321]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[321]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[385]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[385]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[417]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[417]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[129]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[129]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[161]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[161]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[449]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[449]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[99]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[99]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[35]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[35]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[37]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[37]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[69]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[69]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[197]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[197]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[229]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[229]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[101]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[101]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[293]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[293]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[261]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[261]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[325]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[325]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[357]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[357]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[133]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[133]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[165]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[165]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[389]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[389]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[421]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[421]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[36]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[36]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[100]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[100]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[68]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[68]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[260]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[260]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[292]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[292]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[132]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[132]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[164]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[164]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[356]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[356]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[324]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[324]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[388]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[388]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[420]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[420]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[196]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[196]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[228]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[228]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[452]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[452]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[454]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[454]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[131]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[131]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[163]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[163]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[227]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[227]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[195]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[195]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[387]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[387]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[419]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[419]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[259]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[259]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[291]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[291]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[455]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[455]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[451]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[451]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[453]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[453]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[323]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[323]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_tmp[355]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_tmp[355]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in6[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in6[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in10[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in10[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffre_d_in0[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffre_d_in0[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[0]_output_0_0_to_dffre_tmp[32]_input_0_0  (
        .datain(\dffre_tmp[0]_output_0_0 ),
        .dataout(\dffre_tmp[32]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[0]_output_0_0_to_dffre_d_in0[0]_input_0_0  (
        .datain(\dffre_tmp[0]_output_0_0 ),
        .dataout(\dffre_d_in0[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[0]_output_0_0_to_lut_$abc$784685$new_new_n140___input_0_0  (
        .datain(\dffre_d_in0[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n140___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[0]_output_0_0_to_lut_$abc$784685$new_new_n200___input_0_4  (
        .datain(\dffre_d_in0[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n200___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[0]_output_0_0_to_lut_$abc$784685$new_new_n176___input_0_2  (
        .datain(\dffre_d_in0[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n176___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[0]_output_0_0_to_lut_$abc$784685$new_new_n245___input_0_2  (
        .datain(\dffre_d_in0[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n245___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[0]_output_0_0_to_lut_$abc$784685$new_new_n160___input_0_4  (
        .datain(\dffre_d_in0[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n160___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[1]_output_0_0_to_dffre_tmp[33]_input_0_0  (
        .datain(\dffre_tmp[1]_output_0_0 ),
        .dataout(\dffre_tmp[33]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[1]_output_0_0_to_dffre_d_in0[1]_input_0_0  (
        .datain(\dffre_tmp[1]_output_0_0 ),
        .dataout(\dffre_d_in0[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[1]_output_0_0_to_lut_$abc$784685$new_new_n140___input_0_4  (
        .datain(\dffre_d_in0[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n140___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[1]_output_0_0_to_lut_$abc$784685$new_new_n200___input_0_1  (
        .datain(\dffre_d_in0[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n200___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[1]_output_0_0_to_lut_$abc$784685$new_new_n259___input_0_4  (
        .datain(\dffre_d_in0[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n259___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[1]_output_0_0_to_lut_$abc$784685$new_new_n176___input_0_1  (
        .datain(\dffre_d_in0[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n176___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[1]_output_0_0_to_lut_$abc$784685$new_new_n245___input_0_3  (
        .datain(\dffre_d_in0[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n245___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[2]_output_0_0_to_dffre_d_in0[2]_input_0_0  (
        .datain(\dffre_tmp[2]_output_0_0 ),
        .dataout(\dffre_d_in0[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[2]_output_0_0_to_dffre_tmp[34]_input_0_0  (
        .datain(\dffre_tmp[2]_output_0_0 ),
        .dataout(\dffre_tmp[34]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[2]_output_0_0_to_lut_$abc$784685$new_new_n140___input_0_2  (
        .datain(\dffre_d_in0[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n140___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[2]_output_0_0_to_lut_$abc$784685$new_new_n200___input_0_2  (
        .datain(\dffre_d_in0[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n200___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[2]_output_0_0_to_lut_$abc$784685$new_new_n213___input_0_3  (
        .datain(\dffre_d_in0[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n213___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[2]_output_0_0_to_lut_$abc$784685$new_new_n157___input_0_3  (
        .datain(\dffre_d_in0[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n157___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[2]_output_0_0_to_lut_$abc$784685$new_new_n176___input_0_3  (
        .datain(\dffre_d_in0[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n176___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[2]_output_0_0_to_lut_$abc$784685$new_new_n245___input_0_0  (
        .datain(\dffre_d_in0[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n245___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[3]_output_0_0_to_dffre_tmp[35]_input_0_0  (
        .datain(\dffre_tmp[3]_output_0_0 ),
        .dataout(\dffre_tmp[35]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[3]_output_0_0_to_dffre_d_in0[3]_input_0_0  (
        .datain(\dffre_tmp[3]_output_0_0 ),
        .dataout(\dffre_d_in0[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[3]_output_0_0_to_lut_$abc$784685$new_new_n140___input_0_1  (
        .datain(\dffre_d_in0[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n140___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[3]_output_0_0_to_lut_$abc$784685$new_new_n200___input_0_0  (
        .datain(\dffre_d_in0[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n200___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[3]_output_0_0_to_lut_$abc$784685$new_new_n232___input_0_2  (
        .datain(\dffre_d_in0[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n232___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[3]_output_0_0_to_lut_$abc$784685$new_new_n157___input_0_4  (
        .datain(\dffre_d_in0[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n157___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[3]_output_0_0_to_lut_$abc$784685$new_new_n176___input_0_4  (
        .datain(\dffre_d_in0[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n176___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[3]_output_0_0_to_lut_$abc$784685$new_new_n245___input_0_4  (
        .datain(\dffre_d_in0[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n245___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[4]_output_0_0_to_dffre_d_in0[4]_input_0_0  (
        .datain(\dffre_tmp[4]_output_0_0 ),
        .dataout(\dffre_d_in0[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[4]_output_0_0_to_dffre_tmp[36]_input_0_0  (
        .datain(\dffre_tmp[4]_output_0_0 ),
        .dataout(\dffre_tmp[36]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[4]_output_0_0_to_lut_$abc$784685$new_new_n213___input_0_0  (
        .datain(\dffre_d_in0[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n213___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[4]_output_0_0_to_lut_$abc$784685$new_new_n232___input_0_0  (
        .datain(\dffre_d_in0[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n232___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[4]_output_0_0_to_lut_$abc$784685$new_new_n157___input_0_5  (
        .datain(\dffre_d_in0[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n157___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[4]_output_0_0_to_lut_$abc$784685$new_new_n176___input_0_0  (
        .datain(\dffre_d_in0[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n176___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[5]_output_0_0_to_dffre_d_in0[5]_input_0_0  (
        .datain(\dffre_tmp[5]_output_0_0 ),
        .dataout(\dffre_d_in0[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[5]_output_0_0_to_dffre_tmp[37]_input_0_0  (
        .datain(\dffre_tmp[5]_output_0_0 ),
        .dataout(\dffre_tmp[37]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[5]_output_0_0_to_lut_$abc$784685$new_new_n200___input_0_3  (
        .datain(\dffre_d_in0[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n200___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[5]_output_0_0_to_lut_$abc$784685$new_new_n213___input_0_1  (
        .datain(\dffre_d_in0[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n213___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[5]_output_0_0_to_lut_$abc$784685$new_new_n232___input_0_3  (
        .datain(\dffre_d_in0[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n232___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[5]_output_0_0_to_lut_$abc$784685$new_new_n157___input_0_0  (
        .datain(\dffre_d_in0[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n157___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[6]_output_0_0_to_dffre_d_in0[6]_input_0_0  (
        .datain(\dffre_tmp[6]_output_0_0 ),
        .dataout(\dffre_d_in0[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[6]_output_0_0_to_dffre_tmp[38]_input_0_0  (
        .datain(\dffre_tmp[6]_output_0_0 ),
        .dataout(\dffre_tmp[38]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[6]_output_0_0_to_lut_$abc$784685$new_new_n140___input_0_3  (
        .datain(\dffre_d_in0[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n140___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[6]_output_0_0_to_lut_$abc$784685$new_new_n213___input_0_4  (
        .datain(\dffre_d_in0[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n213___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[6]_output_0_0_to_lut_$abc$784685$new_new_n232___input_0_4  (
        .datain(\dffre_d_in0[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n232___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[6]_output_0_0_to_lut_$abc$784685$new_new_n157___input_0_1  (
        .datain(\dffre_d_in0[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n157___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[7]_output_0_0_to_dffre_d_in0[7]_input_0_0  (
        .datain(\dffre_tmp[7]_output_0_0 ),
        .dataout(\dffre_d_in0[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[7]_output_0_0_to_dffre_tmp[39]_input_0_0  (
        .datain(\dffre_tmp[7]_output_0_0 ),
        .dataout(\dffre_tmp[39]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[7]_output_0_0_to_lut_$abc$784685$new_new_n213___input_0_2  (
        .datain(\dffre_d_in0[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n213___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[7]_output_0_0_to_lut_$abc$784685$new_new_n232___input_0_1  (
        .datain(\dffre_d_in0[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n232___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[7]_output_0_0_to_lut_$abc$784685$new_new_n157___input_0_2  (
        .datain(\dffre_d_in0[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n157___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in0[7]_output_0_0_to_lut_$abc$784685$new_new_n245___input_0_1  (
        .datain(\dffre_d_in0[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n245___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[320]_output_0_0_to_dffre_d_in10[0]_input_0_0  (
        .datain(\dffre_tmp[320]_output_0_0 ),
        .dataout(\dffre_d_in10[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[320]_output_0_0_to_dffre_tmp[352]_input_0_0  (
        .datain(\dffre_tmp[320]_output_0_0 ),
        .dataout(\dffre_tmp[352]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[0]_output_0_0_to_lut_$abc$784685$new_new_n170___input_0_1  (
        .datain(\dffre_d_in10[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n170___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[0]_output_0_0_to_lut_$abc$784685$new_new_n144___input_0_3  (
        .datain(\dffre_d_in10[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n144___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[0]_output_0_0_to_lut_$abc$784685$new_new_n194___input_0_3  (
        .datain(\dffre_d_in10[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n194___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[0]_output_0_0_to_lut_$abc$784685$new_new_n178___input_0_2  (
        .datain(\dffre_d_in10[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n178___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[321]_output_0_0_to_dffre_d_in10[1]_input_0_0  (
        .datain(\dffre_tmp[321]_output_0_0 ),
        .dataout(\dffre_d_in10[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[321]_output_0_0_to_dffre_tmp[353]_input_0_0  (
        .datain(\dffre_tmp[321]_output_0_0 ),
        .dataout(\dffre_tmp[353]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[1]_output_0_0_to_lut_$abc$784685$new_new_n256___input_0_0  (
        .datain(\dffre_d_in10[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n256___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[1]_output_0_0_to_lut_$abc$784685$new_new_n144___input_0_4  (
        .datain(\dffre_d_in10[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n144___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[1]_output_0_0_to_lut_$abc$784685$new_new_n194___input_0_4  (
        .datain(\dffre_d_in10[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n194___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[1]_output_0_0_to_lut_$abc$784685$new_new_n178___input_0_4  (
        .datain(\dffre_d_in10[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n178___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[322]_output_0_0_to_dffre_tmp[354]_input_0_0  (
        .datain(\dffre_tmp[322]_output_0_0 ),
        .dataout(\dffre_tmp[354]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[322]_output_0_0_to_dffre_d_in10[2]_input_0_0  (
        .datain(\dffre_tmp[322]_output_0_0 ),
        .dataout(\dffre_d_in10[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[2]_output_0_0_to_lut_$abc$784685$new_new_n210___input_0_3  (
        .datain(\dffre_d_in10[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n210___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[2]_output_0_0_to_lut_$abc$784685$new_new_n169___input_0_5  (
        .datain(\dffre_d_in10[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n169___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[2]_output_0_0_to_lut_$abc$784685$new_new_n144___input_0_2  (
        .datain(\dffre_d_in10[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n144___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[2]_output_0_0_to_lut_$abc$784685$new_new_n194___input_0_2  (
        .datain(\dffre_d_in10[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n194___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[2]_output_0_0_to_lut_$abc$784685$new_new_n178___input_0_0  (
        .datain(\dffre_d_in10[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n178___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[323]_output_0_0_to_dffre_d_in10[3]_input_0_0  (
        .datain(\dffre_tmp[323]_output_0_0 ),
        .dataout(\dffre_d_in10[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[323]_output_0_0_to_dffre_tmp[355]_input_0_0  (
        .datain(\dffre_tmp[323]_output_0_0 ),
        .dataout(\dffre_tmp[355]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[3]_output_0_0_to_lut_$abc$784685$new_new_n229___input_0_4  (
        .datain(\dffre_d_in10[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n229___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[3]_output_0_0_to_lut_$abc$784685$new_new_n169___input_0_2  (
        .datain(\dffre_d_in10[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n169___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[3]_output_0_0_to_lut_$abc$784685$new_new_n144___input_0_0  (
        .datain(\dffre_d_in10[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n144___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[3]_output_0_0_to_lut_$abc$784685$new_new_n194___input_0_0  (
        .datain(\dffre_d_in10[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n194___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[3]_output_0_0_to_lut_$abc$784685$new_new_n178___input_0_1  (
        .datain(\dffre_d_in10[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n178___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[324]_output_0_0_to_dffre_d_in10[4]_input_0_0  (
        .datain(\dffre_tmp[324]_output_0_0 ),
        .dataout(\dffre_d_in10[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[324]_output_0_0_to_dffre_tmp[356]_input_0_0  (
        .datain(\dffre_tmp[324]_output_0_0 ),
        .dataout(\dffre_tmp[356]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[4]_output_0_0_to_lut_$abc$784685$new_new_n229___input_0_0  (
        .datain(\dffre_d_in10[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n229___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[4]_output_0_0_to_lut_$abc$784685$new_new_n210___input_0_2  (
        .datain(\dffre_d_in10[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n210___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[4]_output_0_0_to_lut_$abc$784685$new_new_n169___input_0_0  (
        .datain(\dffre_d_in10[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n169___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[4]_output_0_0_to_lut_$abc$784685$new_new_n178___input_0_3  (
        .datain(\dffre_d_in10[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n178___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[325]_output_0_0_to_dffre_d_in10[5]_input_0_0  (
        .datain(\dffre_tmp[325]_output_0_0 ),
        .dataout(\dffre_d_in10[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[325]_output_0_0_to_dffre_tmp[357]_input_0_0  (
        .datain(\dffre_tmp[325]_output_0_0 ),
        .dataout(\dffre_tmp[357]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[5]_output_0_0_to_lut_$abc$784685$new_new_n229___input_0_1  (
        .datain(\dffre_d_in10[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n229___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[5]_output_0_0_to_lut_$abc$784685$new_new_n210___input_0_1  (
        .datain(\dffre_d_in10[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n210___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[5]_output_0_0_to_lut_$abc$784685$new_new_n169___input_0_1  (
        .datain(\dffre_d_in10[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n169___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[5]_output_0_0_to_lut_$abc$784685$new_new_n194___input_0_1  (
        .datain(\dffre_d_in10[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n194___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[326]_output_0_0_to_dffre_tmp[358]_input_0_0  (
        .datain(\dffre_tmp[326]_output_0_0 ),
        .dataout(\dffre_tmp[358]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[326]_output_0_0_to_dffre_d_in10[6]_input_0_0  (
        .datain(\dffre_tmp[326]_output_0_0 ),
        .dataout(\dffre_d_in10[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[6]_output_0_0_to_lut_$abc$784685$new_new_n145___input_0_4  (
        .datain(\dffre_d_in10[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n145___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[6]_output_0_0_to_lut_$abc$784685$new_new_n229___input_0_3  (
        .datain(\dffre_d_in10[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n229___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[6]_output_0_0_to_lut_$abc$784685$new_new_n210___input_0_4  (
        .datain(\dffre_d_in10[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n210___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[6]_output_0_0_to_lut_$abc$784685$new_new_n169___input_0_3  (
        .datain(\dffre_d_in10[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n169___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[327]_output_0_0_to_dffre_d_in10[7]_input_0_0  (
        .datain(\dffre_tmp[327]_output_0_0 ),
        .dataout(\dffre_d_in10[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[327]_output_0_0_to_dffre_tmp[359]_input_0_0  (
        .datain(\dffre_tmp[327]_output_0_0 ),
        .dataout(\dffre_tmp[359]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[7]_output_0_0_to_lut_$abc$784685$new_new_n229___input_0_2  (
        .datain(\dffre_d_in10[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n229___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[7]_output_0_0_to_lut_$abc$784685$new_new_n210___input_0_0  (
        .datain(\dffre_d_in10[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n210___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[7]_output_0_0_to_lut_$abc$784685$new_new_n169___input_0_4  (
        .datain(\dffre_d_in10[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n169___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in10[7]_output_0_0_to_lut_$abc$784685$new_new_n246___input_0_1  (
        .datain(\dffre_d_in10[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n246___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[352]_output_0_0_to_dffre_d_in11[0]_input_0_0  (
        .datain(\dffre_tmp[352]_output_0_0 ),
        .dataout(\dffre_d_in11[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[352]_output_0_0_to_dffre_tmp[384]_input_0_0  (
        .datain(\dffre_tmp[352]_output_0_0 ),
        .dataout(\dffre_tmp[384]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[0]_output_0_0_to_lut_$abc$784685$new_new_n150___input_0_3  (
        .datain(\dffre_d_in11[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n150___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[0]_output_0_0_to_lut_$abc$784685$new_new_n170___input_0_0  (
        .datain(\dffre_d_in11[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n170___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[0]_output_0_0_to_lut_$abc$784685$new_new_n184___input_0_4  (
        .datain(\dffre_d_in11[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n184___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[0]_output_0_0_to_lut_$abc$784685$new_new_n199___input_0_3  (
        .datain(\dffre_d_in11[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n199___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[0]_output_0_0_to_lut_$abc$784685$new_new_n249___input_0_2  (
        .datain(\dffre_d_in11[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n249___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[353]_output_0_0_to_dffre_d_in11[1]_input_0_0  (
        .datain(\dffre_tmp[353]_output_0_0 ),
        .dataout(\dffre_d_in11[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[353]_output_0_0_to_dffre_tmp[385]_input_0_0  (
        .datain(\dffre_tmp[353]_output_0_0 ),
        .dataout(\dffre_tmp[385]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[1]_output_0_0_to_lut_$abc$784685$new_new_n150___input_0_2  (
        .datain(\dffre_d_in11[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n150___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[1]_output_0_0_to_lut_$abc$784685$new_new_n184___input_0_2  (
        .datain(\dffre_d_in11[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n184___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[1]_output_0_0_to_lut_$abc$784685$new_new_n258___input_0_1  (
        .datain(\dffre_d_in11[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n258___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[1]_output_0_0_to_lut_$abc$784685$new_new_n199___input_0_0  (
        .datain(\dffre_d_in11[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n199___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[1]_output_0_0_to_lut_$abc$784685$new_new_n249___input_0_1  (
        .datain(\dffre_d_in11[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n249___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[354]_output_0_0_to_dffre_d_in11[2]_input_0_0  (
        .datain(\dffre_tmp[354]_output_0_0 ),
        .dataout(\dffre_d_in11[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[354]_output_0_0_to_dffre_tmp[386]_input_0_0  (
        .datain(\dffre_tmp[354]_output_0_0 ),
        .dataout(\dffre_tmp[386]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[2]_output_0_0_to_lut_$abc$784685$new_new_n150___input_0_4  (
        .datain(\dffre_d_in11[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n150___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[2]_output_0_0_to_lut_$abc$784685$new_new_n184___input_0_0  (
        .datain(\dffre_d_in11[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n184___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[2]_output_0_0_to_lut_$abc$784685$new_new_n199___input_0_1  (
        .datain(\dffre_d_in11[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n199___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[2]_output_0_0_to_lut_$abc$784685$new_new_n167___input_0_5  (
        .datain(\dffre_d_in11[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n167___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[2]_output_0_0_to_lut_$abc$784685$new_new_n217___input_0_1  (
        .datain(\dffre_d_in11[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n217___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[2]_output_0_0_to_lut_$abc$784685$new_new_n249___input_0_3  (
        .datain(\dffre_d_in11[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n249___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[355]_output_0_0_to_dffre_d_in11[3]_input_0_0  (
        .datain(\dffre_tmp[355]_output_0_0 ),
        .dataout(\dffre_d_in11[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[355]_output_0_0_to_dffre_tmp[387]_input_0_0  (
        .datain(\dffre_tmp[355]_output_0_0 ),
        .dataout(\dffre_tmp[387]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[3]_output_0_0_to_lut_$abc$784685$new_new_n150___input_0_1  (
        .datain(\dffre_d_in11[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n150___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[3]_output_0_0_to_lut_$abc$784685$new_new_n184___input_0_1  (
        .datain(\dffre_d_in11[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n184___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[3]_output_0_0_to_lut_$abc$784685$new_new_n235___input_0_1  (
        .datain(\dffre_d_in11[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n235___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[3]_output_0_0_to_lut_$abc$784685$new_new_n199___input_0_2  (
        .datain(\dffre_d_in11[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n199___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[3]_output_0_0_to_lut_$abc$784685$new_new_n167___input_0_1  (
        .datain(\dffre_d_in11[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n167___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[3]_output_0_0_to_lut_$abc$784685$new_new_n249___input_0_4  (
        .datain(\dffre_d_in11[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n249___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[356]_output_0_0_to_dffre_d_in11[4]_input_0_0  (
        .datain(\dffre_tmp[356]_output_0_0 ),
        .dataout(\dffre_d_in11[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[356]_output_0_0_to_dffre_tmp[388]_input_0_0  (
        .datain(\dffre_tmp[356]_output_0_0 ),
        .dataout(\dffre_tmp[388]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[4]_output_0_0_to_lut_$abc$784685$new_new_n184___input_0_3  (
        .datain(\dffre_d_in11[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n184___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[4]_output_0_0_to_lut_$abc$784685$new_new_n235___input_0_3  (
        .datain(\dffre_d_in11[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n235___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[4]_output_0_0_to_lut_$abc$784685$new_new_n167___input_0_3  (
        .datain(\dffre_d_in11[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n167___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[4]_output_0_0_to_lut_$abc$784685$new_new_n217___input_0_3  (
        .datain(\dffre_d_in11[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n217___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[357]_output_0_0_to_dffre_d_in11[5]_input_0_0  (
        .datain(\dffre_tmp[357]_output_0_0 ),
        .dataout(\dffre_d_in11[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[357]_output_0_0_to_dffre_tmp[389]_input_0_0  (
        .datain(\dffre_tmp[357]_output_0_0 ),
        .dataout(\dffre_tmp[389]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[5]_output_0_0_to_lut_$abc$784685$new_new_n235___input_0_4  (
        .datain(\dffre_d_in11[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n235___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[5]_output_0_0_to_lut_$abc$784685$new_new_n199___input_0_4  (
        .datain(\dffre_d_in11[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n199___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[5]_output_0_0_to_lut_$abc$784685$new_new_n167___input_0_4  (
        .datain(\dffre_d_in11[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n167___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[5]_output_0_0_to_lut_$abc$784685$new_new_n217___input_0_4  (
        .datain(\dffre_d_in11[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n217___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[358]_output_0_0_to_dffre_d_in11[6]_input_0_0  (
        .datain(\dffre_tmp[358]_output_0_0 ),
        .dataout(\dffre_d_in11[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[358]_output_0_0_to_dffre_tmp[390]_input_0_0  (
        .datain(\dffre_tmp[358]_output_0_0 ),
        .dataout(\dffre_tmp[390]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[6]_output_0_0_to_lut_$abc$784685$new_new_n150___input_0_0  (
        .datain(\dffre_d_in11[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n150___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[6]_output_0_0_to_lut_$abc$784685$new_new_n235___input_0_2  (
        .datain(\dffre_d_in11[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n235___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[6]_output_0_0_to_lut_$abc$784685$new_new_n167___input_0_2  (
        .datain(\dffre_d_in11[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n167___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[6]_output_0_0_to_lut_$abc$784685$new_new_n217___input_0_2  (
        .datain(\dffre_d_in11[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n217___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[359]_output_0_0_to_dffre_d_in11[7]_input_0_0  (
        .datain(\dffre_tmp[359]_output_0_0 ),
        .dataout(\dffre_d_in11[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[359]_output_0_0_to_dffre_tmp[391]_input_0_0  (
        .datain(\dffre_tmp[359]_output_0_0 ),
        .dataout(\dffre_tmp[391]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[7]_output_0_0_to_lut_$abc$784685$new_new_n235___input_0_0  (
        .datain(\dffre_d_in11[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n235___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[7]_output_0_0_to_lut_$abc$784685$new_new_n167___input_0_0  (
        .datain(\dffre_d_in11[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n167___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[7]_output_0_0_to_lut_$abc$784685$new_new_n217___input_0_0  (
        .datain(\dffre_d_in11[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n217___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in11[7]_output_0_0_to_lut_$abc$784685$new_new_n249___input_0_0  (
        .datain(\dffre_d_in11[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n249___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[384]_output_0_0_to_dffre_d_in12[0]_input_0_0  (
        .datain(\dffre_tmp[384]_output_0_0 ),
        .dataout(\dffre_d_in12[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[384]_output_0_0_to_dffre_tmp[416]_input_0_0  (
        .datain(\dffre_tmp[384]_output_0_0 ),
        .dataout(\dffre_tmp[416]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[0]_output_0_0_to_lut_$abc$784685$new_new_n132___input_0_1  (
        .datain(\dffre_d_in12[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n132___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[0]_output_0_0_to_lut_$abc$784685$new_new_n173___input_0_3  (
        .datain(\dffre_d_in12[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n173___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[385]_output_0_0_to_dffre_d_in12[1]_input_0_0  (
        .datain(\dffre_tmp[385]_output_0_0 ),
        .dataout(\dffre_d_in12[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[385]_output_0_0_to_dffre_tmp[417]_input_0_0  (
        .datain(\dffre_tmp[385]_output_0_0 ),
        .dataout(\dffre_tmp[417]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[1]_output_0_0_to_lut_$abc$784685$new_new_n132___input_0_3  (
        .datain(\dffre_d_in12[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n132___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[1]_output_0_0_to_lut_$abc$784685$new_new_n260___input_0_0  (
        .datain(\dffre_d_in12[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n260___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[386]_output_0_0_to_dffre_d_in12[2]_input_0_0  (
        .datain(\dffre_tmp[386]_output_0_0 ),
        .dataout(\dffre_d_in12[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[386]_output_0_0_to_dffre_tmp[418]_input_0_0  (
        .datain(\dffre_tmp[386]_output_0_0 ),
        .dataout(\dffre_tmp[418]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[2]_output_0_0_to_lut_$abc$784685$new_new_n224___input_0_0  (
        .datain(\dffre_d_in12[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n224___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[2]_output_0_0_to_lut_$abc$784685$new_new_n132___input_0_0  (
        .datain(\dffre_d_in12[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n132___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[2]_output_0_0_to_lut_$abc$784685$new_new_n171___input_0_0  (
        .datain(\dffre_d_in12[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n171___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[387]_output_0_0_to_dffre_d_in12[3]_input_0_0  (
        .datain(\dffre_tmp[387]_output_0_0 ),
        .dataout(\dffre_d_in12[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[387]_output_0_0_to_dffre_tmp[419]_input_0_0  (
        .datain(\dffre_tmp[387]_output_0_0 ),
        .dataout(\dffre_tmp[419]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[3]_output_0_0_to_lut_$abc$784685$new_new_n240___input_0_2  (
        .datain(\dffre_d_in12[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n240___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[3]_output_0_0_to_lut_$abc$784685$new_new_n132___input_0_2  (
        .datain(\dffre_d_in12[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n132___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[3]_output_0_0_to_lut_$abc$784685$new_new_n171___input_0_2  (
        .datain(\dffre_d_in12[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n171___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[388]_output_0_0_to_dffre_d_in12[4]_input_0_0  (
        .datain(\dffre_tmp[388]_output_0_0 ),
        .dataout(\dffre_d_in12[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[388]_output_0_0_to_dffre_tmp[420]_input_0_0  (
        .datain(\dffre_tmp[388]_output_0_0 ),
        .dataout(\dffre_tmp[420]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[4]_output_0_0_to_lut_$abc$784685$new_new_n224___input_0_4  (
        .datain(\dffre_d_in12[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n224___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[4]_output_0_0_to_lut_$abc$784685$new_new_n240___input_0_3  (
        .datain(\dffre_d_in12[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n240___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[4]_output_0_0_to_lut_$abc$784685$new_new_n171___input_0_5  (
        .datain(\dffre_d_in12[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n171___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[4]_output_0_0_to_lut_$abc$784685$new_new_n182___input_0_4  (
        .datain(\dffre_d_in12[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n182___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[389]_output_0_0_to_dffre_d_in12[5]_input_0_0  (
        .datain(\dffre_tmp[389]_output_0_0 ),
        .dataout(\dffre_d_in12[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[389]_output_0_0_to_dffre_tmp[421]_input_0_0  (
        .datain(\dffre_tmp[389]_output_0_0 ),
        .dataout(\dffre_tmp[421]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[5]_output_0_0_to_lut_$abc$784685$new_new_n224___input_0_1  (
        .datain(\dffre_d_in12[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n224___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[5]_output_0_0_to_lut_$abc$784685$new_new_n240___input_0_0  (
        .datain(\dffre_d_in12[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n240___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[5]_output_0_0_to_lut_$abc$784685$new_new_n171___input_0_1  (
        .datain(\dffre_d_in12[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n171___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[5]_output_0_0_to_lut_$abc$784685$new_new_n198___input_0_5  (
        .datain(\dffre_d_in12[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n198___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[390]_output_0_0_to_dffre_d_in12[6]_input_0_0  (
        .datain(\dffre_tmp[390]_output_0_0 ),
        .dataout(\dffre_d_in12[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[390]_output_0_0_to_dffre_tmp[422]_input_0_0  (
        .datain(\dffre_tmp[390]_output_0_0 ),
        .dataout(\dffre_tmp[422]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[6]_output_0_0_to_lut_$abc$784685$new_new_n224___input_0_2  (
        .datain(\dffre_d_in12[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n224___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[6]_output_0_0_to_lut_$abc$784685$new_new_n240___input_0_4  (
        .datain(\dffre_d_in12[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n240___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[6]_output_0_0_to_lut_$abc$784685$new_new_n171___input_0_3  (
        .datain(\dffre_d_in12[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n171___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[6]_output_0_0_to_lut_$abc$784685$new_new_n135___input_0_2  (
        .datain(\dffre_d_in12[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n135___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[391]_output_0_0_to_dffre_d_in12[7]_input_0_0  (
        .datain(\dffre_tmp[391]_output_0_0 ),
        .dataout(\dffre_d_in12[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[391]_output_0_0_to_dffre_tmp[423]_input_0_0  (
        .datain(\dffre_tmp[391]_output_0_0 ),
        .dataout(\dffre_tmp[423]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[7]_output_0_0_to_lut_$abc$784685$new_new_n224___input_0_3  (
        .datain(\dffre_d_in12[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n224___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[7]_output_0_0_to_lut_$abc$784685$new_new_n240___input_0_1  (
        .datain(\dffre_d_in12[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n240___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[7]_output_0_0_to_lut_$abc$784685$new_new_n253___input_0_3  (
        .datain(\dffre_d_in12[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n253___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in12[7]_output_0_0_to_lut_$abc$784685$new_new_n171___input_0_4  (
        .datain(\dffre_d_in12[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n171___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[416]_output_0_0_to_dffre_d_in13[0]_input_0_0  (
        .datain(\dffre_tmp[416]_output_0_0 ),
        .dataout(\dffre_d_in13[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[416]_output_0_0_to_dffre_tmp[448]_input_0_0  (
        .datain(\dffre_tmp[416]_output_0_0 ),
        .dataout(\dffre_tmp[448]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[0]_output_0_0_to_lut_$abc$784685$new_new_n170___input_0_4  (
        .datain(\dffre_d_in13[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n170___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[0]_output_0_0_to_lut_$abc$784685$new_new_n149___input_0_2  (
        .datain(\dffre_d_in13[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n149___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[0]_output_0_0_to_lut_$abc$784685$new_new_n204___input_0_2  (
        .datain(\dffre_d_in13[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n204___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[0]_output_0_0_to_lut_$abc$784685$new_new_n183___input_0_3  (
        .datain(\dffre_d_in13[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n183___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[417]_output_0_0_to_dffre_d_in13[1]_input_0_0  (
        .datain(\dffre_tmp[417]_output_0_0 ),
        .dataout(\dffre_d_in13[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[417]_output_0_0_to_dffre_tmp[449]_input_0_0  (
        .datain(\dffre_tmp[417]_output_0_0 ),
        .dataout(\dffre_tmp[449]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[1]_output_0_0_to_lut_$abc$784685$new_new_n149___input_0_1  (
        .datain(\dffre_d_in13[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n149___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[1]_output_0_0_to_lut_$abc$784685$new_new_n204___input_0_1  (
        .datain(\dffre_d_in13[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n204___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[1]_output_0_0_to_lut_$abc$784685$new_new_n255___input_0_5  (
        .datain(\dffre_d_in13[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n255___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[1]_output_0_0_to_lut_$abc$784685$new_new_n183___input_0_1  (
        .datain(\dffre_d_in13[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n183___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[418]_output_0_0_to_dffre_d_in13[2]_input_0_0  (
        .datain(\dffre_tmp[418]_output_0_0 ),
        .dataout(\dffre_d_in13[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[418]_output_0_0_to_dffre_tmp[450]_input_0_0  (
        .datain(\dffre_tmp[418]_output_0_0 ),
        .dataout(\dffre_tmp[450]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[2]_output_0_0_to_lut_$abc$784685$new_new_n149___input_0_3  (
        .datain(\dffre_d_in13[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n149___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[2]_output_0_0_to_lut_$abc$784685$new_new_n204___input_0_3  (
        .datain(\dffre_d_in13[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n204___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[2]_output_0_0_to_lut_$abc$784685$new_new_n209___input_0_0  (
        .datain(\dffre_d_in13[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n209___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[2]_output_0_0_to_lut_$abc$784685$new_new_n183___input_0_0  (
        .datain(\dffre_d_in13[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n183___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[2]_output_0_0_to_lut_$abc$784685$new_new_n168___input_0_0  (
        .datain(\dffre_d_in13[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n168___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[419]_output_0_0_to_dffre_d_in13[3]_input_0_0  (
        .datain(\dffre_tmp[419]_output_0_0 ),
        .dataout(\dffre_d_in13[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[419]_output_0_0_to_dffre_tmp[451]_input_0_0  (
        .datain(\dffre_tmp[419]_output_0_0 ),
        .dataout(\dffre_tmp[451]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[3]_output_0_0_to_lut_$abc$784685$new_new_n149___input_0_4  (
        .datain(\dffre_d_in13[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n149___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[3]_output_0_0_to_lut_$abc$784685$new_new_n204___input_0_4  (
        .datain(\dffre_d_in13[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n204___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[3]_output_0_0_to_lut_$abc$784685$new_new_n228___input_0_4  (
        .datain(\dffre_d_in13[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n228___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[3]_output_0_0_to_lut_$abc$784685$new_new_n183___input_0_4  (
        .datain(\dffre_d_in13[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n183___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[3]_output_0_0_to_lut_$abc$784685$new_new_n168___input_0_4  (
        .datain(\dffre_d_in13[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n168___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[420]_output_0_0_to_dffre_d_in13[4]_input_0_0  (
        .datain(\dffre_tmp[420]_output_0_0 ),
        .dataout(\dffre_d_in13[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[420]_output_0_0_to_dffre_tmp[452]_input_0_0  (
        .datain(\dffre_tmp[420]_output_0_0 ),
        .dataout(\dffre_tmp[452]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[4]_output_0_0_to_lut_$abc$784685$new_new_n228___input_0_2  (
        .datain(\dffre_d_in13[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n228___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[4]_output_0_0_to_lut_$abc$784685$new_new_n209___input_0_3  (
        .datain(\dffre_d_in13[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n209___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[4]_output_0_0_to_lut_$abc$784685$new_new_n183___input_0_2  (
        .datain(\dffre_d_in13[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n183___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[4]_output_0_0_to_lut_$abc$784685$new_new_n168___input_0_3  (
        .datain(\dffre_d_in13[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n168___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[421]_output_0_0_to_dffre_d_in13[5]_input_0_0  (
        .datain(\dffre_tmp[421]_output_0_0 ),
        .dataout(\dffre_d_in13[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[421]_output_0_0_to_dffre_tmp[453]_input_0_0  (
        .datain(\dffre_tmp[421]_output_0_0 ),
        .dataout(\dffre_tmp[453]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[5]_output_0_0_to_lut_$abc$784685$new_new_n204___input_0_0  (
        .datain(\dffre_d_in13[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n204___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[5]_output_0_0_to_lut_$abc$784685$new_new_n228___input_0_3  (
        .datain(\dffre_d_in13[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n228___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[5]_output_0_0_to_lut_$abc$784685$new_new_n209___input_0_2  (
        .datain(\dffre_d_in13[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n209___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[5]_output_0_0_to_lut_$abc$784685$new_new_n168___input_0_2  (
        .datain(\dffre_d_in13[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n168___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[422]_output_0_0_to_dffre_d_in13[6]_input_0_0  (
        .datain(\dffre_tmp[422]_output_0_0 ),
        .dataout(\dffre_d_in13[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[422]_output_0_0_to_dffre_tmp[454]_input_0_0  (
        .datain(\dffre_tmp[422]_output_0_0 ),
        .dataout(\dffre_tmp[454]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[6]_output_0_0_to_lut_$abc$784685$new_new_n151___input_0_5  (
        .datain(\dffre_d_in13[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n151___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[6]_output_0_0_to_lut_$abc$784685$new_new_n228___input_0_1  (
        .datain(\dffre_d_in13[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n228___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[6]_output_0_0_to_lut_$abc$784685$new_new_n209___input_0_1  (
        .datain(\dffre_d_in13[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n209___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[6]_output_0_0_to_lut_$abc$784685$new_new_n168___input_0_1  (
        .datain(\dffre_d_in13[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n168___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[423]_output_0_0_to_dffre_d_in13[7]_input_0_0  (
        .datain(\dffre_tmp[423]_output_0_0 ),
        .dataout(\dffre_d_in13[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[423]_output_0_0_to_dffre_tmp[455]_input_0_0  (
        .datain(\dffre_tmp[423]_output_0_0 ),
        .dataout(\dffre_tmp[455]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[7]_output_0_0_to_lut_$abc$784685$new_new_n250___input_0_1  (
        .datain(\dffre_d_in13[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n250___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[7]_output_0_0_to_lut_$abc$784685$new_new_n228___input_0_0  (
        .datain(\dffre_d_in13[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n228___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[7]_output_0_0_to_lut_$abc$784685$new_new_n209___input_0_4  (
        .datain(\dffre_d_in13[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n209___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in13[7]_output_0_0_to_lut_$abc$784685$new_new_n168___input_0_5  (
        .datain(\dffre_d_in13[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n168___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[448]_output_0_0_to_dffre_d_in14[0]_input_0_0  (
        .datain(\dffre_tmp[448]_output_0_0 ),
        .dataout(\dffre_d_in14[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[0]_output_0_0_to_lut_$abc$784685$new_new_n147___input_0_3  (
        .datain(\dffre_d_in14[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n147___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[0]_output_0_0_to_lut_$abc$784685$new_new_n146___input_0_4  (
        .datain(\dffre_d_in14[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n146___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[0]_output_0_0_to_lut_$abc$784685$new_new_n185___input_0_4  (
        .datain(\dffre_d_in14[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n185___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[0]_output_0_0_to_lut_$abc$784685$new_new_n160___input_0_3  (
        .datain(\dffre_d_in14[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n160___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[449]_output_0_0_to_dffre_d_in14[1]_input_0_0  (
        .datain(\dffre_tmp[449]_output_0_0 ),
        .dataout(\dffre_d_in14[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[1]_output_0_0_to_lut_$abc$784685$new_new_n147___input_0_2  (
        .datain(\dffre_d_in14[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n147___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[1]_output_0_0_to_lut_$abc$784685$new_new_n146___input_0_0  (
        .datain(\dffre_d_in14[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n146___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[1]_output_0_0_to_lut_$abc$784685$new_new_n185___input_0_0  (
        .datain(\dffre_d_in14[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n185___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[1]_output_0_0_to_lut_$abc$784685$new_new_n257___input_0_2  (
        .datain(\dffre_d_in14[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n257___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[450]_output_0_0_to_dffre_d_in14[2]_input_0_0  (
        .datain(\dffre_tmp[450]_output_0_0 ),
        .dataout(\dffre_d_in14[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[2]_output_0_0_to_lut_$abc$784685$new_new_n226___input_0_0  (
        .datain(\dffre_d_in14[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n226___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[2]_output_0_0_to_lut_$abc$784685$new_new_n147___input_0_0  (
        .datain(\dffre_d_in14[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n147___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[2]_output_0_0_to_lut_$abc$784685$new_new_n146___input_0_3  (
        .datain(\dffre_d_in14[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n146___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[2]_output_0_0_to_lut_$abc$784685$new_new_n185___input_0_3  (
        .datain(\dffre_d_in14[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n185___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[2]_output_0_0_to_lut_$abc$784685$new_new_n158___input_0_2  (
        .datain(\dffre_d_in14[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n158___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[451]_output_0_0_to_dffre_d_in14[3]_input_0_0  (
        .datain(\dffre_tmp[451]_output_0_0 ),
        .dataout(\dffre_d_in14[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[3]_output_0_0_to_lut_$abc$784685$new_new_n242___input_0_1  (
        .datain(\dffre_d_in14[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n242___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[3]_output_0_0_to_lut_$abc$784685$new_new_n147___input_0_1  (
        .datain(\dffre_d_in14[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n147___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[3]_output_0_0_to_lut_$abc$784685$new_new_n146___input_0_1  (
        .datain(\dffre_d_in14[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n146___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[3]_output_0_0_to_lut_$abc$784685$new_new_n185___input_0_1  (
        .datain(\dffre_d_in14[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n185___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[3]_output_0_0_to_lut_$abc$784685$new_new_n158___input_0_4  (
        .datain(\dffre_d_in14[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n158___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[452]_output_0_0_to_dffre_d_in14[4]_input_0_0  (
        .datain(\dffre_tmp[452]_output_0_0 ),
        .dataout(\dffre_d_in14[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[4]_output_0_0_to_lut_$abc$784685$new_new_n185___input_0_2  (
        .datain(\dffre_d_in14[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n185___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[4]_output_0_0_to_lut_$abc$784685$new_new_n222___input_0_4  (
        .datain(\dffre_d_in14[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n222___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[4]_output_0_0_to_lut_$abc$784685$new_new_n158___input_0_0  (
        .datain(\dffre_d_in14[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n158___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[453]_output_0_0_to_dffre_d_in14[5]_input_0_0  (
        .datain(\dffre_tmp[453]_output_0_0 ),
        .dataout(\dffre_d_in14[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[5]_output_0_0_to_lut_$abc$784685$new_new_n222___input_0_1  (
        .datain(\dffre_d_in14[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n222___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[5]_output_0_0_to_lut_$abc$784685$new_new_n158___input_0_1  (
        .datain(\dffre_d_in14[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n158___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[5]_output_0_0_to_lut_$abc$784685$new_new_n193___input_0_1  (
        .datain(\dffre_d_in14[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n193___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[454]_output_0_0_to_dffre_d_in14[6]_input_0_0  (
        .datain(\dffre_tmp[454]_output_0_0 ),
        .dataout(\dffre_d_in14[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[6]_output_0_0_to_lut_$abc$784685$new_new_n147___input_0_4  (
        .datain(\dffre_d_in14[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n147___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[6]_output_0_0_to_lut_$abc$784685$new_new_n222___input_0_3  (
        .datain(\dffre_d_in14[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n222___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[6]_output_0_0_to_lut_$abc$784685$new_new_n158___input_0_3  (
        .datain(\dffre_d_in14[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n158___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[455]_output_0_0_to_dffre_d_in14[7]_input_0_0  (
        .datain(\dffre_tmp[455]_output_0_0 ),
        .dataout(\dffre_d_in14[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[7]_output_0_0_to_lut_$abc$784685$new_new_n226___input_0_4  (
        .datain(\dffre_d_in14[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n226___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[7]_output_0_0_to_lut_$abc$784685$new_new_n242___input_0_4  (
        .datain(\dffre_d_in14[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n242___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[7]_output_0_0_to_lut_$abc$784685$new_new_n250___input_0_5  (
        .datain(\dffre_d_in14[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n250___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in14[7]_output_0_0_to_lut_$abc$784685$new_new_n158___input_0_5  (
        .datain(\dffre_d_in14[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n158___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[32]_output_0_0_to_dffre_d_in1[0]_input_0_0  (
        .datain(\dffre_tmp[32]_output_0_0 ),
        .dataout(\dffre_d_in1[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[32]_output_0_0_to_dffre_tmp[64]_input_0_0  (
        .datain(\dffre_tmp[32]_output_0_0 ),
        .dataout(\dffre_tmp[64]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[0]_output_0_0_to_lut_$abc$784685$new_new_n134___input_0_4  (
        .datain(\dffre_d_in1[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n134___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[0]_output_0_0_to_lut_$abc$784685$new_new_n189___input_0_3  (
        .datain(\dffre_d_in1[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n189___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[0]_output_0_0_to_lut_$abc$784685$new_new_n201___input_0_2  (
        .datain(\dffre_d_in1[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n201___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[0]_output_0_0_to_lut_$abc$784685$new_new_n156___input_0_3  (
        .datain(\dffre_d_in1[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n156___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[33]_output_0_0_to_dffre_d_in1[1]_input_0_0  (
        .datain(\dffre_tmp[33]_output_0_0 ),
        .dataout(\dffre_d_in1[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[33]_output_0_0_to_dffre_tmp[65]_input_0_0  (
        .datain(\dffre_tmp[33]_output_0_0 ),
        .dataout(\dffre_tmp[65]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[1]_output_0_0_to_lut_$abc$784685$new_new_n134___input_0_3  (
        .datain(\dffre_d_in1[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n134___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[1]_output_0_0_to_lut_$abc$784685$new_new_n189___input_0_4  (
        .datain(\dffre_d_in1[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n189___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[1]_output_0_0_to_lut_$abc$784685$new_new_n201___input_0_0  (
        .datain(\dffre_d_in1[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n201___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[1]_output_0_0_to_lut_$abc$784685$new_new_n255___input_0_3  (
        .datain(\dffre_d_in1[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n255___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[34]_output_0_0_to_dffre_d_in1[2]_input_0_0  (
        .datain(\dffre_tmp[34]_output_0_0 ),
        .dataout(\dffre_d_in1[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[34]_output_0_0_to_dffre_tmp[66]_input_0_0  (
        .datain(\dffre_tmp[34]_output_0_0 ),
        .dataout(\dffre_tmp[66]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[2]_output_0_0_to_lut_$abc$784685$new_new_n225___input_0_3  (
        .datain(\dffre_d_in1[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n225___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[2]_output_0_0_to_lut_$abc$784685$new_new_n134___input_0_0  (
        .datain(\dffre_d_in1[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n134___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[2]_output_0_0_to_lut_$abc$784685$new_new_n189___input_0_1  (
        .datain(\dffre_d_in1[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n189___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[2]_output_0_0_to_lut_$abc$784685$new_new_n201___input_0_1  (
        .datain(\dffre_d_in1[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n201___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[2]_output_0_0_to_lut_$abc$784685$new_new_n153___input_0_3  (
        .datain(\dffre_d_in1[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n153___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[35]_output_0_0_to_dffre_d_in1[3]_input_0_0  (
        .datain(\dffre_tmp[35]_output_0_0 ),
        .dataout(\dffre_d_in1[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[35]_output_0_0_to_dffre_tmp[67]_input_0_0  (
        .datain(\dffre_tmp[35]_output_0_0 ),
        .dataout(\dffre_tmp[67]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[3]_output_0_0_to_lut_$abc$784685$new_new_n134___input_0_2  (
        .datain(\dffre_d_in1[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n134___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[3]_output_0_0_to_lut_$abc$784685$new_new_n189___input_0_0  (
        .datain(\dffre_d_in1[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n189___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[3]_output_0_0_to_lut_$abc$784685$new_new_n201___input_0_3  (
        .datain(\dffre_d_in1[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n201___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[3]_output_0_0_to_lut_$abc$784685$new_new_n233___input_0_4  (
        .datain(\dffre_d_in1[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n233___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[3]_output_0_0_to_lut_$abc$784685$new_new_n153___input_0_4  (
        .datain(\dffre_d_in1[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n153___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[36]_output_0_0_to_dffre_d_in1[4]_input_0_0  (
        .datain(\dffre_tmp[36]_output_0_0 ),
        .dataout(\dffre_d_in1[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[36]_output_0_0_to_dffre_tmp[68]_input_0_0  (
        .datain(\dffre_tmp[36]_output_0_0 ),
        .dataout(\dffre_tmp[68]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[4]_output_0_0_to_lut_$abc$784685$new_new_n225___input_0_1  (
        .datain(\dffre_d_in1[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n225___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[4]_output_0_0_to_lut_$abc$784685$new_new_n189___input_0_2  (
        .datain(\dffre_d_in1[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n189___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[4]_output_0_0_to_lut_$abc$784685$new_new_n233___input_0_3  (
        .datain(\dffre_d_in1[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n233___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[4]_output_0_0_to_lut_$abc$784685$new_new_n153___input_0_1  (
        .datain(\dffre_d_in1[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n153___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[37]_output_0_0_to_dffre_d_in1[5]_input_0_0  (
        .datain(\dffre_tmp[37]_output_0_0 ),
        .dataout(\dffre_d_in1[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[37]_output_0_0_to_dffre_tmp[69]_input_0_0  (
        .datain(\dffre_tmp[37]_output_0_0 ),
        .dataout(\dffre_tmp[69]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[5]_output_0_0_to_lut_$abc$784685$new_new_n225___input_0_4  (
        .datain(\dffre_d_in1[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n225___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[5]_output_0_0_to_lut_$abc$784685$new_new_n201___input_0_4  (
        .datain(\dffre_d_in1[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n201___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[5]_output_0_0_to_lut_$abc$784685$new_new_n233___input_0_0  (
        .datain(\dffre_d_in1[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n233___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[5]_output_0_0_to_lut_$abc$784685$new_new_n153___input_0_0  (
        .datain(\dffre_d_in1[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n153___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[38]_output_0_0_to_dffre_d_in1[6]_input_0_0  (
        .datain(\dffre_tmp[38]_output_0_0 ),
        .dataout(\dffre_d_in1[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[38]_output_0_0_to_dffre_tmp[70]_input_0_0  (
        .datain(\dffre_tmp[38]_output_0_0 ),
        .dataout(\dffre_tmp[70]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[6]_output_0_0_to_lut_$abc$784685$new_new_n225___input_0_0  (
        .datain(\dffre_d_in1[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n225___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[6]_output_0_0_to_lut_$abc$784685$new_new_n233___input_0_2  (
        .datain(\dffre_d_in1[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n233___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[6]_output_0_0_to_lut_$abc$784685$new_new_n153___input_0_2  (
        .datain(\dffre_d_in1[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n153___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[6]_output_0_0_to_lut_$abc$784685$new_new_n135___input_0_0  (
        .datain(\dffre_d_in1[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n135___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[39]_output_0_0_to_dffre_d_in1[7]_input_0_0  (
        .datain(\dffre_tmp[39]_output_0_0 ),
        .dataout(\dffre_d_in1[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[39]_output_0_0_to_dffre_tmp[71]_input_0_0  (
        .datain(\dffre_tmp[39]_output_0_0 ),
        .dataout(\dffre_tmp[71]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[7]_output_0_0_to_lut_$abc$784685$new_new_n225___input_0_2  (
        .datain(\dffre_d_in1[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n225___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[7]_output_0_0_to_lut_$abc$784685$new_new_n250___input_0_2  (
        .datain(\dffre_d_in1[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n250___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[7]_output_0_0_to_lut_$abc$784685$new_new_n233___input_0_1  (
        .datain(\dffre_d_in1[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n233___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in1[7]_output_0_0_to_lut_$abc$784685$new_new_n153___input_0_5  (
        .datain(\dffre_d_in1[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n153___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[64]_output_0_0_to_dffre_d_in2[0]_input_0_0  (
        .datain(\dffre_tmp[64]_output_0_0 ),
        .dataout(\dffre_d_in2[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[64]_output_0_0_to_dffre_tmp[96]_input_0_0  (
        .datain(\dffre_tmp[64]_output_0_0 ),
        .dataout(\dffre_tmp[96]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[0]_output_0_0_to_lut_$abc$784685$new_new_n160___input_0_1  (
        .datain(\dffre_d_in2[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n160___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[0]_output_0_0_to_lut_$abc$784685$new_new_n148___input_0_1  (
        .datain(\dffre_d_in2[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n148___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[65]_output_0_0_to_dffre_d_in2[1]_input_0_0  (
        .datain(\dffre_tmp[65]_output_0_0 ),
        .dataout(\dffre_d_in2[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[65]_output_0_0_to_dffre_tmp[97]_input_0_0  (
        .datain(\dffre_tmp[65]_output_0_0 ),
        .dataout(\dffre_tmp[97]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[1]_output_0_0_to_lut_$abc$784685$new_new_n257___input_0_1  (
        .datain(\dffre_d_in2[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n257___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[1]_output_0_0_to_lut_$abc$784685$new_new_n148___input_0_4  (
        .datain(\dffre_d_in2[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n148___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[66]_output_0_0_to_dffre_d_in2[2]_input_0_0  (
        .datain(\dffre_tmp[66]_output_0_0 ),
        .dataout(\dffre_d_in2[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[66]_output_0_0_to_dffre_tmp[98]_input_0_0  (
        .datain(\dffre_tmp[66]_output_0_0 ),
        .dataout(\dffre_tmp[98]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[2]_output_0_0_to_lut_$abc$784685$new_new_n216___input_0_2  (
        .datain(\dffre_d_in2[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n216___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[2]_output_0_0_to_lut_$abc$784685$new_new_n159___input_0_5  (
        .datain(\dffre_d_in2[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n159___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[2]_output_0_0_to_lut_$abc$784685$new_new_n148___input_0_0  (
        .datain(\dffre_d_in2[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n148___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[67]_output_0_0_to_dffre_d_in2[3]_input_0_0  (
        .datain(\dffre_tmp[67]_output_0_0 ),
        .dataout(\dffre_d_in2[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[67]_output_0_0_to_dffre_tmp[99]_input_0_0  (
        .datain(\dffre_tmp[67]_output_0_0 ),
        .dataout(\dffre_tmp[99]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[3]_output_0_0_to_lut_$abc$784685$new_new_n234___input_0_2  (
        .datain(\dffre_d_in2[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n234___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[3]_output_0_0_to_lut_$abc$784685$new_new_n159___input_0_3  (
        .datain(\dffre_d_in2[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n159___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[3]_output_0_0_to_lut_$abc$784685$new_new_n148___input_0_3  (
        .datain(\dffre_d_in2[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n148___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[68]_output_0_0_to_dffre_d_in2[4]_input_0_0  (
        .datain(\dffre_tmp[68]_output_0_0 ),
        .dataout(\dffre_d_in2[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[68]_output_0_0_to_dffre_tmp[100]_input_0_0  (
        .datain(\dffre_tmp[68]_output_0_0 ),
        .dataout(\dffre_tmp[100]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[4]_output_0_0_to_lut_$abc$784685$new_new_n177___input_0_4  (
        .datain(\dffre_d_in2[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n177___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[4]_output_0_0_to_lut_$abc$784685$new_new_n214___input_0_4  (
        .datain(\dffre_d_in2[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n214___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[4]_output_0_0_to_lut_$abc$784685$new_new_n159___input_0_4  (
        .datain(\dffre_d_in2[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n159___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[69]_output_0_0_to_dffre_d_in2[5]_input_0_0  (
        .datain(\dffre_tmp[69]_output_0_0 ),
        .dataout(\dffre_d_in2[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[69]_output_0_0_to_dffre_tmp[101]_input_0_0  (
        .datain(\dffre_tmp[69]_output_0_0 ),
        .dataout(\dffre_tmp[101]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[5]_output_0_0_to_lut_$abc$784685$new_new_n192___input_0_2  (
        .datain(\dffre_d_in2[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n192___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[5]_output_0_0_to_lut_$abc$784685$new_new_n214___input_0_2  (
        .datain(\dffre_d_in2[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n214___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[5]_output_0_0_to_lut_$abc$784685$new_new_n159___input_0_2  (
        .datain(\dffre_d_in2[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n159___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[70]_output_0_0_to_dffre_d_in2[6]_input_0_0  (
        .datain(\dffre_tmp[70]_output_0_0 ),
        .dataout(\dffre_d_in2[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[70]_output_0_0_to_dffre_tmp[102]_input_0_0  (
        .datain(\dffre_tmp[70]_output_0_0 ),
        .dataout(\dffre_tmp[102]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[6]_output_0_0_to_lut_$abc$784685$new_new_n151___input_0_0  (
        .datain(\dffre_d_in2[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n151___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[6]_output_0_0_to_lut_$abc$784685$new_new_n214___input_0_1  (
        .datain(\dffre_d_in2[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n214___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[6]_output_0_0_to_lut_$abc$784685$new_new_n159___input_0_1  (
        .datain(\dffre_d_in2[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n159___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[71]_output_0_0_to_dffre_d_in2[7]_input_0_0  (
        .datain(\dffre_tmp[71]_output_0_0 ),
        .dataout(\dffre_d_in2[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[71]_output_0_0_to_dffre_tmp[103]_input_0_0  (
        .datain(\dffre_tmp[71]_output_0_0 ),
        .dataout(\dffre_tmp[103]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[7]_output_0_0_to_lut_$abc$784685$new_new_n248___input_0_3  (
        .datain(\dffre_d_in2[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n248___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[7]_output_0_0_to_lut_$abc$784685$new_new_n214___input_0_0  (
        .datain(\dffre_d_in2[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n214___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in2[7]_output_0_0_to_lut_$abc$784685$new_new_n159___input_0_0  (
        .datain(\dffre_d_in2[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n159___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[96]_output_0_0_to_dffre_d_in3[0]_input_0_0  (
        .datain(\dffre_tmp[96]_output_0_0 ),
        .dataout(\dffre_d_in3[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[96]_output_0_0_to_dffre_tmp[128]_input_0_0  (
        .datain(\dffre_tmp[96]_output_0_0 ),
        .dataout(\dffre_tmp[128]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[0]_output_0_0_to_lut_$abc$784685$new_new_n143___input_0_3  (
        .datain(\dffre_d_in3[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n143___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[0]_output_0_0_to_lut_$abc$784685$new_new_n188___input_0_3  (
        .datain(\dffre_d_in3[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n188___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[0]_output_0_0_to_lut_$abc$784685$new_new_n205___input_0_3  (
        .datain(\dffre_d_in3[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n205___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[0]_output_0_0_to_lut_$abc$784685$new_new_n156___input_0_4  (
        .datain(\dffre_d_in3[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n156___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[97]_output_0_0_to_dffre_d_in3[1]_input_0_0  (
        .datain(\dffre_tmp[97]_output_0_0 ),
        .dataout(\dffre_d_in3[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[97]_output_0_0_to_dffre_tmp[129]_input_0_0  (
        .datain(\dffre_tmp[97]_output_0_0 ),
        .dataout(\dffre_tmp[129]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[1]_output_0_0_to_lut_$abc$784685$new_new_n143___input_0_1  (
        .datain(\dffre_d_in3[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n143___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[1]_output_0_0_to_lut_$abc$784685$new_new_n188___input_0_1  (
        .datain(\dffre_d_in3[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n188___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[1]_output_0_0_to_lut_$abc$784685$new_new_n205___input_0_4  (
        .datain(\dffre_d_in3[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n205___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[1]_output_0_0_to_lut_$abc$784685$new_new_n255___input_0_0  (
        .datain(\dffre_d_in3[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n255___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[98]_output_0_0_to_dffre_d_in3[2]_input_0_0  (
        .datain(\dffre_tmp[98]_output_0_0 ),
        .dataout(\dffre_d_in3[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[98]_output_0_0_to_dffre_tmp[130]_input_0_0  (
        .datain(\dffre_tmp[98]_output_0_0 ),
        .dataout(\dffre_tmp[130]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[2]_output_0_0_to_lut_$abc$784685$new_new_n143___input_0_0  (
        .datain(\dffre_d_in3[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n143___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[2]_output_0_0_to_lut_$abc$784685$new_new_n188___input_0_0  (
        .datain(\dffre_d_in3[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n188___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[2]_output_0_0_to_lut_$abc$784685$new_new_n205___input_0_0  (
        .datain(\dffre_d_in3[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n205___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[2]_output_0_0_to_lut_$abc$784685$new_new_n155___input_0_1  (
        .datain(\dffre_d_in3[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n155___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[2]_output_0_0_to_lut_$abc$784685$new_new_n215___input_0_1  (
        .datain(\dffre_d_in3[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n215___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[99]_output_0_0_to_dffre_d_in3[3]_input_0_0  (
        .datain(\dffre_tmp[99]_output_0_0 ),
        .dataout(\dffre_d_in3[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[99]_output_0_0_to_dffre_tmp[131]_input_0_0  (
        .datain(\dffre_tmp[99]_output_0_0 ),
        .dataout(\dffre_tmp[131]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[3]_output_0_0_to_lut_$abc$784685$new_new_n241___input_0_0  (
        .datain(\dffre_d_in3[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n241___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[3]_output_0_0_to_lut_$abc$784685$new_new_n143___input_0_4  (
        .datain(\dffre_d_in3[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n143___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[3]_output_0_0_to_lut_$abc$784685$new_new_n188___input_0_4  (
        .datain(\dffre_d_in3[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n188___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[3]_output_0_0_to_lut_$abc$784685$new_new_n205___input_0_2  (
        .datain(\dffre_d_in3[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n205___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[3]_output_0_0_to_lut_$abc$784685$new_new_n155___input_0_0  (
        .datain(\dffre_d_in3[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n155___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[100]_output_0_0_to_dffre_d_in3[4]_input_0_0  (
        .datain(\dffre_tmp[100]_output_0_0 ),
        .dataout(\dffre_d_in3[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[100]_output_0_0_to_dffre_tmp[132]_input_0_0  (
        .datain(\dffre_tmp[100]_output_0_0 ),
        .dataout(\dffre_tmp[132]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[4]_output_0_0_to_lut_$abc$784685$new_new_n241___input_0_2  (
        .datain(\dffre_d_in3[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n241___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[4]_output_0_0_to_lut_$abc$784685$new_new_n188___input_0_2  (
        .datain(\dffre_d_in3[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n188___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[4]_output_0_0_to_lut_$abc$784685$new_new_n155___input_0_2  (
        .datain(\dffre_d_in3[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n155___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[4]_output_0_0_to_lut_$abc$784685$new_new_n215___input_0_2  (
        .datain(\dffre_d_in3[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n215___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[101]_output_0_0_to_dffre_d_in3[5]_input_0_0  (
        .datain(\dffre_tmp[101]_output_0_0 ),
        .dataout(\dffre_d_in3[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[101]_output_0_0_to_dffre_tmp[133]_input_0_0  (
        .datain(\dffre_tmp[101]_output_0_0 ),
        .dataout(\dffre_tmp[133]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[5]_output_0_0_to_lut_$abc$784685$new_new_n241___input_0_3  (
        .datain(\dffre_d_in3[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n241___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[5]_output_0_0_to_lut_$abc$784685$new_new_n205___input_0_1  (
        .datain(\dffre_d_in3[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n205___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[5]_output_0_0_to_lut_$abc$784685$new_new_n155___input_0_4  (
        .datain(\dffre_d_in3[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n155___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[5]_output_0_0_to_lut_$abc$784685$new_new_n215___input_0_4  (
        .datain(\dffre_d_in3[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n215___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[102]_output_0_0_to_dffre_tmp[134]_input_0_0  (
        .datain(\dffre_tmp[102]_output_0_0 ),
        .dataout(\dffre_tmp[134]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[102]_output_0_0_to_dffre_d_in3[6]_input_0_0  (
        .datain(\dffre_tmp[102]_output_0_0 ),
        .dataout(\dffre_d_in3[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[6]_output_0_0_to_lut_$abc$784685$new_new_n241___input_0_4  (
        .datain(\dffre_d_in3[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n241___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[6]_output_0_0_to_lut_$abc$784685$new_new_n145___input_0_1  (
        .datain(\dffre_d_in3[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n145___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[6]_output_0_0_to_lut_$abc$784685$new_new_n155___input_0_3  (
        .datain(\dffre_d_in3[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n155___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[6]_output_0_0_to_lut_$abc$784685$new_new_n215___input_0_3  (
        .datain(\dffre_d_in3[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n215___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[103]_output_0_0_to_dffre_d_in3[7]_input_0_0  (
        .datain(\dffre_tmp[103]_output_0_0 ),
        .dataout(\dffre_d_in3[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[103]_output_0_0_to_dffre_tmp[135]_input_0_0  (
        .datain(\dffre_tmp[103]_output_0_0 ),
        .dataout(\dffre_tmp[135]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[7]_output_0_0_to_lut_$abc$784685$new_new_n241___input_0_1  (
        .datain(\dffre_d_in3[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n241___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[7]_output_0_0_to_lut_$abc$784685$new_new_n253___input_0_5  (
        .datain(\dffre_d_in3[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n253___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[7]_output_0_0_to_lut_$abc$784685$new_new_n155___input_0_5  (
        .datain(\dffre_d_in3[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n155___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in3[7]_output_0_0_to_lut_$abc$784685$new_new_n215___input_0_0  (
        .datain(\dffre_d_in3[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n215___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[128]_output_0_0_to_dffre_d_in4[0]_input_0_0  (
        .datain(\dffre_tmp[128]_output_0_0 ),
        .dataout(\dffre_d_in4[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[128]_output_0_0_to_dffre_tmp[160]_input_0_0  (
        .datain(\dffre_tmp[128]_output_0_0 ),
        .dataout(\dffre_tmp[160]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[0]_output_0_0_to_lut_$abc$784685$new_new_n166___input_0_1  (
        .datain(\dffre_d_in4[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n166___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[0]_output_0_0_to_lut_$abc$784685$new_new_n137___input_0_4  (
        .datain(\dffre_d_in4[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n137___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[0]_output_0_0_to_lut_$abc$784685$new_new_n179___input_0_4  (
        .datain(\dffre_d_in4[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n179___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[0]_output_0_0_to_lut_$abc$784685$new_new_n195___input_0_0  (
        .datain(\dffre_d_in4[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n195___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[129]_output_0_0_to_dffre_d_in4[1]_input_0_0  (
        .datain(\dffre_tmp[129]_output_0_0 ),
        .dataout(\dffre_d_in4[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[129]_output_0_0_to_dffre_tmp[161]_input_0_0  (
        .datain(\dffre_tmp[129]_output_0_0 ),
        .dataout(\dffre_tmp[161]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[1]_output_0_0_to_lut_$abc$784685$new_new_n259___input_0_1  (
        .datain(\dffre_d_in4[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n259___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[1]_output_0_0_to_lut_$abc$784685$new_new_n137___input_0_1  (
        .datain(\dffre_d_in4[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n137___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[1]_output_0_0_to_lut_$abc$784685$new_new_n179___input_0_1  (
        .datain(\dffre_d_in4[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n179___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[1]_output_0_0_to_lut_$abc$784685$new_new_n195___input_0_3  (
        .datain(\dffre_d_in4[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n195___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[130]_output_0_0_to_dffre_d_in4[2]_input_0_0  (
        .datain(\dffre_tmp[130]_output_0_0 ),
        .dataout(\dffre_d_in4[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[130]_output_0_0_to_dffre_tmp[162]_input_0_0  (
        .datain(\dffre_tmp[130]_output_0_0 ),
        .dataout(\dffre_tmp[162]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[2]_output_0_0_to_lut_$abc$784685$new_new_n221___input_0_4  (
        .datain(\dffre_d_in4[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n221___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[2]_output_0_0_to_lut_$abc$784685$new_new_n165___input_0_4  (
        .datain(\dffre_d_in4[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n165___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[2]_output_0_0_to_lut_$abc$784685$new_new_n137___input_0_3  (
        .datain(\dffre_d_in4[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n137___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[2]_output_0_0_to_lut_$abc$784685$new_new_n179___input_0_3  (
        .datain(\dffre_d_in4[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n179___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[2]_output_0_0_to_lut_$abc$784685$new_new_n195___input_0_1  (
        .datain(\dffre_d_in4[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n195___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[131]_output_0_0_to_dffre_d_in4[3]_input_0_0  (
        .datain(\dffre_tmp[131]_output_0_0 ),
        .dataout(\dffre_d_in4[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[131]_output_0_0_to_dffre_tmp[163]_input_0_0  (
        .datain(\dffre_tmp[131]_output_0_0 ),
        .dataout(\dffre_tmp[163]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[3]_output_0_0_to_lut_$abc$784685$new_new_n238___input_0_1  (
        .datain(\dffre_d_in4[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n238___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[3]_output_0_0_to_lut_$abc$784685$new_new_n165___input_0_0  (
        .datain(\dffre_d_in4[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n165___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[3]_output_0_0_to_lut_$abc$784685$new_new_n137___input_0_0  (
        .datain(\dffre_d_in4[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n137___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[3]_output_0_0_to_lut_$abc$784685$new_new_n179___input_0_0  (
        .datain(\dffre_d_in4[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n179___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[3]_output_0_0_to_lut_$abc$784685$new_new_n195___input_0_4  (
        .datain(\dffre_d_in4[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n195___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[132]_output_0_0_to_dffre_d_in4[4]_input_0_0  (
        .datain(\dffre_tmp[132]_output_0_0 ),
        .dataout(\dffre_d_in4[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[132]_output_0_0_to_dffre_tmp[164]_input_0_0  (
        .datain(\dffre_tmp[132]_output_0_0 ),
        .dataout(\dffre_tmp[164]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[4]_output_0_0_to_lut_$abc$784685$new_new_n218___input_0_2  (
        .datain(\dffre_d_in4[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n218___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[4]_output_0_0_to_lut_$abc$784685$new_new_n165___input_0_2  (
        .datain(\dffre_d_in4[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n165___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[4]_output_0_0_to_lut_$abc$784685$new_new_n179___input_0_2  (
        .datain(\dffre_d_in4[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n179___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[133]_output_0_0_to_dffre_d_in4[5]_input_0_0  (
        .datain(\dffre_tmp[133]_output_0_0 ),
        .dataout(\dffre_d_in4[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[133]_output_0_0_to_dffre_tmp[165]_input_0_0  (
        .datain(\dffre_tmp[133]_output_0_0 ),
        .dataout(\dffre_tmp[165]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[5]_output_0_0_to_lut_$abc$784685$new_new_n218___input_0_0  (
        .datain(\dffre_d_in4[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n218___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[5]_output_0_0_to_lut_$abc$784685$new_new_n165___input_0_5  (
        .datain(\dffre_d_in4[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n165___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[5]_output_0_0_to_lut_$abc$784685$new_new_n195___input_0_2  (
        .datain(\dffre_d_in4[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n195___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[134]_output_0_0_to_dffre_d_in4[6]_input_0_0  (
        .datain(\dffre_tmp[134]_output_0_0 ),
        .dataout(\dffre_d_in4[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[134]_output_0_0_to_dffre_tmp[166]_input_0_0  (
        .datain(\dffre_tmp[134]_output_0_0 ),
        .dataout(\dffre_tmp[166]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[6]_output_0_0_to_lut_$abc$784685$new_new_n141___input_0_2  (
        .datain(\dffre_d_in4[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n141___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[6]_output_0_0_to_lut_$abc$784685$new_new_n218___input_0_1  (
        .datain(\dffre_d_in4[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n218___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[6]_output_0_0_to_lut_$abc$784685$new_new_n165___input_0_1  (
        .datain(\dffre_d_in4[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n165___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[135]_output_0_0_to_dffre_d_in4[7]_input_0_0  (
        .datain(\dffre_tmp[135]_output_0_0 ),
        .dataout(\dffre_d_in4[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[135]_output_0_0_to_dffre_tmp[167]_input_0_0  (
        .datain(\dffre_tmp[135]_output_0_0 ),
        .dataout(\dffre_tmp[167]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[7]_output_0_0_to_lut_$abc$784685$new_new_n248___input_0_2  (
        .datain(\dffre_d_in4[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n248___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[7]_output_0_0_to_lut_$abc$784685$new_new_n218___input_0_3  (
        .datain(\dffre_d_in4[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n218___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in4[7]_output_0_0_to_lut_$abc$784685$new_new_n165___input_0_3  (
        .datain(\dffre_d_in4[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n165___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[160]_output_0_0_to_dffre_d_in5[0]_input_0_0  (
        .datain(\dffre_tmp[160]_output_0_0 ),
        .dataout(\dffre_d_in5[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[160]_output_0_0_to_dffre_tmp[192]_input_0_0  (
        .datain(\dffre_tmp[160]_output_0_0 ),
        .dataout(\dffre_tmp[192]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[0]_output_0_0_to_lut_$abc$784685$new_new_n163___input_0_0  (
        .datain(\dffre_d_in5[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n163___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[0]_output_0_0_to_lut_$abc$784685$new_new_n142___input_0_4  (
        .datain(\dffre_d_in5[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n142___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[0]_output_0_0_to_lut_$abc$784685$new_new_n244___input_0_4  (
        .datain(\dffre_d_in5[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n244___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[161]_output_0_0_to_dffre_d_in5[1]_input_0_0  (
        .datain(\dffre_tmp[161]_output_0_0 ),
        .dataout(\dffre_d_in5[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[161]_output_0_0_to_dffre_tmp[193]_input_0_0  (
        .datain(\dffre_tmp[161]_output_0_0 ),
        .dataout(\dffre_tmp[193]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[1]_output_0_0_to_lut_$abc$784685$new_new_n258___input_0_0  (
        .datain(\dffre_d_in5[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n258___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[1]_output_0_0_to_lut_$abc$784685$new_new_n142___input_0_3  (
        .datain(\dffre_d_in5[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n142___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[1]_output_0_0_to_lut_$abc$784685$new_new_n244___input_0_3  (
        .datain(\dffre_d_in5[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n244___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[162]_output_0_0_to_dffre_d_in5[2]_input_0_0  (
        .datain(\dffre_tmp[162]_output_0_0 ),
        .dataout(\dffre_d_in5[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[162]_output_0_0_to_dffre_tmp[194]_input_0_0  (
        .datain(\dffre_tmp[162]_output_0_0 ),
        .dataout(\dffre_tmp[194]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[2]_output_0_0_to_lut_$abc$784685$new_new_n219___input_0_4  (
        .datain(\dffre_d_in5[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n219___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[2]_output_0_0_to_lut_$abc$784685$new_new_n142___input_0_0  (
        .datain(\dffre_d_in5[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n142___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[2]_output_0_0_to_lut_$abc$784685$new_new_n244___input_0_0  (
        .datain(\dffre_d_in5[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n244___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[2]_output_0_0_to_lut_$abc$784685$new_new_n162___input_0_2  (
        .datain(\dffre_d_in5[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n162___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[163]_output_0_0_to_dffre_d_in5[3]_input_0_0  (
        .datain(\dffre_tmp[163]_output_0_0 ),
        .dataout(\dffre_d_in5[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[163]_output_0_0_to_dffre_tmp[195]_input_0_0  (
        .datain(\dffre_tmp[163]_output_0_0 ),
        .dataout(\dffre_tmp[195]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[3]_output_0_0_to_lut_$abc$784685$new_new_n236___input_0_0  (
        .datain(\dffre_d_in5[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n236___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[3]_output_0_0_to_lut_$abc$784685$new_new_n142___input_0_2  (
        .datain(\dffre_d_in5[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n142___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[3]_output_0_0_to_lut_$abc$784685$new_new_n244___input_0_2  (
        .datain(\dffre_d_in5[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n244___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[3]_output_0_0_to_lut_$abc$784685$new_new_n162___input_0_4  (
        .datain(\dffre_d_in5[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n162___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[164]_output_0_0_to_dffre_d_in5[4]_input_0_0  (
        .datain(\dffre_tmp[164]_output_0_0 ),
        .dataout(\dffre_d_in5[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[164]_output_0_0_to_dffre_tmp[196]_input_0_0  (
        .datain(\dffre_tmp[164]_output_0_0 ),
        .dataout(\dffre_tmp[196]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[4]_output_0_0_to_lut_$abc$784685$new_new_n219___input_0_0  (
        .datain(\dffre_d_in5[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n219___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[4]_output_0_0_to_lut_$abc$784685$new_new_n236___input_0_4  (
        .datain(\dffre_d_in5[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n236___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[4]_output_0_0_to_lut_$abc$784685$new_new_n162___input_0_1  (
        .datain(\dffre_d_in5[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n162___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[4]_output_0_0_to_lut_$abc$784685$new_new_n175___input_0_2  (
        .datain(\dffre_d_in5[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n175___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[165]_output_0_0_to_dffre_d_in5[5]_input_0_0  (
        .datain(\dffre_tmp[165]_output_0_0 ),
        .dataout(\dffre_d_in5[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[165]_output_0_0_to_dffre_tmp[197]_input_0_0  (
        .datain(\dffre_tmp[165]_output_0_0 ),
        .dataout(\dffre_tmp[197]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[5]_output_0_0_to_lut_$abc$784685$new_new_n219___input_0_3  (
        .datain(\dffre_d_in5[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n219___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[5]_output_0_0_to_lut_$abc$784685$new_new_n236___input_0_2  (
        .datain(\dffre_d_in5[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n236___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[5]_output_0_0_to_lut_$abc$784685$new_new_n192___input_0_3  (
        .datain(\dffre_d_in5[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n192___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[5]_output_0_0_to_lut_$abc$784685$new_new_n162___input_0_5  (
        .datain(\dffre_d_in5[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n162___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[166]_output_0_0_to_dffre_tmp[198]_input_0_0  (
        .datain(\dffre_tmp[166]_output_0_0 ),
        .dataout(\dffre_tmp[198]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[166]_output_0_0_to_dffre_d_in5[6]_input_0_0  (
        .datain(\dffre_tmp[166]_output_0_0 ),
        .dataout(\dffre_d_in5[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[6]_output_0_0_to_lut_$abc$784685$new_new_n219___input_0_1  (
        .datain(\dffre_d_in5[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n219___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[6]_output_0_0_to_lut_$abc$784685$new_new_n236___input_0_3  (
        .datain(\dffre_d_in5[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n236___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[6]_output_0_0_to_lut_$abc$784685$new_new_n145___input_0_3  (
        .datain(\dffre_d_in5[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n145___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[6]_output_0_0_to_lut_$abc$784685$new_new_n162___input_0_3  (
        .datain(\dffre_d_in5[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n162___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[167]_output_0_0_to_dffre_d_in5[7]_input_0_0  (
        .datain(\dffre_tmp[167]_output_0_0 ),
        .dataout(\dffre_d_in5[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[167]_output_0_0_to_dffre_tmp[199]_input_0_0  (
        .datain(\dffre_tmp[167]_output_0_0 ),
        .dataout(\dffre_tmp[199]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[7]_output_0_0_to_lut_$abc$784685$new_new_n219___input_0_2  (
        .datain(\dffre_d_in5[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n219___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[7]_output_0_0_to_lut_$abc$784685$new_new_n236___input_0_1  (
        .datain(\dffre_d_in5[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n236___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[7]_output_0_0_to_lut_$abc$784685$new_new_n244___input_0_1  (
        .datain(\dffre_d_in5[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n244___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in5[7]_output_0_0_to_lut_$abc$784685$new_new_n162___input_0_0  (
        .datain(\dffre_d_in5[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n162___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[192]_output_0_0_to_dffre_tmp[224]_input_0_0  (
        .datain(\dffre_tmp[192]_output_0_0 ),
        .dataout(\dffre_tmp[224]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[192]_output_0_0_to_dffre_d_in6[0]_input_0_0  (
        .datain(\dffre_tmp[192]_output_0_0 ),
        .dataout(\dffre_d_in6[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[0]_output_0_0_to_lut_$abc$784685$new_new_n247___input_0_2  (
        .datain(\dffre_d_in6[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n247___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[0]_output_0_0_to_lut_$abc$784685$new_new_n139___input_0_3  (
        .datain(\dffre_d_in6[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n139___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[0]_output_0_0_to_lut_$abc$784685$new_new_n173___input_0_4  (
        .datain(\dffre_d_in6[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n173___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[0]_output_0_0_to_lut_$abc$784685$new_new_n187___input_0_2  (
        .datain(\dffre_d_in6[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n187___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[0]_output_0_0_to_lut_$abc$784685$new_new_n203___input_0_0  (
        .datain(\dffre_d_in6[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n203___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[193]_output_0_0_to_dffre_tmp[225]_input_0_0  (
        .datain(\dffre_tmp[193]_output_0_0 ),
        .dataout(\dffre_tmp[225]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[193]_output_0_0_to_dffre_d_in6[1]_input_0_0  (
        .datain(\dffre_tmp[193]_output_0_0 ),
        .dataout(\dffre_d_in6[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[1]_output_0_0_to_lut_$abc$784685$new_new_n247___input_0_4  (
        .datain(\dffre_d_in6[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n247___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[1]_output_0_0_to_lut_$abc$784685$new_new_n139___input_0_0  (
        .datain(\dffre_d_in6[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n139___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[1]_output_0_0_to_lut_$abc$784685$new_new_n187___input_0_4  (
        .datain(\dffre_d_in6[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n187___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[1]_output_0_0_to_lut_$abc$784685$new_new_n203___input_0_1  (
        .datain(\dffre_d_in6[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n203___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[1]_output_0_0_to_lut_$abc$784685$new_new_n259___input_0_5  (
        .datain(\dffre_d_in6[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n259___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[194]_output_0_0_to_dffre_d_in6[2]_input_0_0  (
        .datain(\dffre_tmp[194]_output_0_0 ),
        .dataout(\dffre_d_in6[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[194]_output_0_0_to_dffre_tmp[226]_input_0_0  (
        .datain(\dffre_tmp[194]_output_0_0 ),
        .dataout(\dffre_tmp[226]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[2]_output_0_0_to_lut_$abc$784685$new_new_n247___input_0_3  (
        .datain(\dffre_d_in6[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n247___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[2]_output_0_0_to_lut_$abc$784685$new_new_n139___input_0_2  (
        .datain(\dffre_d_in6[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n139___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[2]_output_0_0_to_lut_$abc$784685$new_new_n187___input_0_3  (
        .datain(\dffre_d_in6[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n187___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[2]_output_0_0_to_lut_$abc$784685$new_new_n203___input_0_3  (
        .datain(\dffre_d_in6[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n203___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[2]_output_0_0_to_lut_$abc$784685$new_new_n211___input_0_4  (
        .datain(\dffre_d_in6[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n211___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[2]_output_0_0_to_lut_$abc$784685$new_new_n172___input_0_0  (
        .datain(\dffre_d_in6[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n172___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[195]_output_0_0_to_dffre_d_in6[3]_input_0_0  (
        .datain(\dffre_tmp[195]_output_0_0 ),
        .dataout(\dffre_d_in6[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[195]_output_0_0_to_dffre_tmp[227]_input_0_0  (
        .datain(\dffre_tmp[195]_output_0_0 ),
        .dataout(\dffre_tmp[227]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[3]_output_0_0_to_lut_$abc$784685$new_new_n247___input_0_0  (
        .datain(\dffre_d_in6[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n247___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[3]_output_0_0_to_lut_$abc$784685$new_new_n139___input_0_4  (
        .datain(\dffre_d_in6[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n139___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[3]_output_0_0_to_lut_$abc$784685$new_new_n187___input_0_1  (
        .datain(\dffre_d_in6[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n187___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[3]_output_0_0_to_lut_$abc$784685$new_new_n203___input_0_4  (
        .datain(\dffre_d_in6[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n203___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[3]_output_0_0_to_lut_$abc$784685$new_new_n230___input_0_4  (
        .datain(\dffre_d_in6[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n230___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[3]_output_0_0_to_lut_$abc$784685$new_new_n172___input_0_1  (
        .datain(\dffre_d_in6[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n172___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[196]_output_0_0_to_dffre_d_in6[4]_input_0_0  (
        .datain(\dffre_tmp[196]_output_0_0 ),
        .dataout(\dffre_d_in6[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[196]_output_0_0_to_dffre_tmp[228]_input_0_0  (
        .datain(\dffre_tmp[196]_output_0_0 ),
        .dataout(\dffre_tmp[228]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[4]_output_0_0_to_lut_$abc$784685$new_new_n187___input_0_0  (
        .datain(\dffre_d_in6[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n187___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[4]_output_0_0_to_lut_$abc$784685$new_new_n230___input_0_1  (
        .datain(\dffre_d_in6[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n230___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[4]_output_0_0_to_lut_$abc$784685$new_new_n211___input_0_0  (
        .datain(\dffre_d_in6[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n211___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[4]_output_0_0_to_lut_$abc$784685$new_new_n172___input_0_3  (
        .datain(\dffre_d_in6[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n172___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[197]_output_0_0_to_dffre_d_in6[5]_input_0_0  (
        .datain(\dffre_tmp[197]_output_0_0 ),
        .dataout(\dffre_d_in6[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[197]_output_0_0_to_dffre_tmp[229]_input_0_0  (
        .datain(\dffre_tmp[197]_output_0_0 ),
        .dataout(\dffre_tmp[229]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[5]_output_0_0_to_lut_$abc$784685$new_new_n203___input_0_2  (
        .datain(\dffre_d_in6[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n203___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[5]_output_0_0_to_lut_$abc$784685$new_new_n230___input_0_3  (
        .datain(\dffre_d_in6[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n230___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[5]_output_0_0_to_lut_$abc$784685$new_new_n211___input_0_3  (
        .datain(\dffre_d_in6[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n211___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[5]_output_0_0_to_lut_$abc$784685$new_new_n172___input_0_5  (
        .datain(\dffre_d_in6[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n172___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[198]_output_0_0_to_dffre_d_in6[6]_input_0_0  (
        .datain(\dffre_tmp[198]_output_0_0 ),
        .dataout(\dffre_d_in6[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[198]_output_0_0_to_dffre_tmp[230]_input_0_0  (
        .datain(\dffre_tmp[198]_output_0_0 ),
        .dataout(\dffre_tmp[230]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[6]_output_0_0_to_lut_$abc$784685$new_new_n139___input_0_1  (
        .datain(\dffre_d_in6[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n139___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[6]_output_0_0_to_lut_$abc$784685$new_new_n230___input_0_0  (
        .datain(\dffre_d_in6[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n230___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[6]_output_0_0_to_lut_$abc$784685$new_new_n211___input_0_1  (
        .datain(\dffre_d_in6[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n211___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[6]_output_0_0_to_lut_$abc$784685$new_new_n172___input_0_4  (
        .datain(\dffre_d_in6[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n172___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[199]_output_0_0_to_dffre_d_in6[7]_input_0_0  (
        .datain(\dffre_tmp[199]_output_0_0 ),
        .dataout(\dffre_d_in6[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[199]_output_0_0_to_dffre_tmp[231]_input_0_0  (
        .datain(\dffre_tmp[199]_output_0_0 ),
        .dataout(\dffre_tmp[231]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[7]_output_0_0_to_lut_$abc$784685$new_new_n247___input_0_1  (
        .datain(\dffre_d_in6[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n247___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[7]_output_0_0_to_lut_$abc$784685$new_new_n230___input_0_2  (
        .datain(\dffre_d_in6[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n230___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[7]_output_0_0_to_lut_$abc$784685$new_new_n211___input_0_2  (
        .datain(\dffre_d_in6[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n211___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in6[7]_output_0_0_to_lut_$abc$784685$new_new_n172___input_0_2  (
        .datain(\dffre_d_in6[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n172___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[224]_output_0_0_to_dffre_d_in7[0]_input_0_0  (
        .datain(\dffre_tmp[224]_output_0_0 ),
        .dataout(\dffre_d_in7[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[224]_output_0_0_to_dffre_tmp[256]_input_0_0  (
        .datain(\dffre_tmp[224]_output_0_0 ),
        .dataout(\dffre_tmp[256]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[0]_output_0_0_to_lut_$abc$784685$new_new_n251___input_0_4  (
        .datain(\dffre_d_in7[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n251___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[0]_output_0_0_to_lut_$abc$784685$new_new_n133___input_0_4  (
        .datain(\dffre_d_in7[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n133___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[0]_output_0_0_to_lut_$abc$784685$new_new_n156___input_0_0  (
        .datain(\dffre_d_in7[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n156___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[225]_output_0_0_to_dffre_d_in7[1]_input_0_0  (
        .datain(\dffre_tmp[225]_output_0_0 ),
        .dataout(\dffre_d_in7[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[225]_output_0_0_to_dffre_tmp[257]_input_0_0  (
        .datain(\dffre_tmp[225]_output_0_0 ),
        .dataout(\dffre_tmp[257]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[1]_output_0_0_to_lut_$abc$784685$new_new_n251___input_0_0  (
        .datain(\dffre_d_in7[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n251___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[1]_output_0_0_to_lut_$abc$784685$new_new_n260___input_0_3  (
        .datain(\dffre_d_in7[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n260___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[1]_output_0_0_to_lut_$abc$784685$new_new_n133___input_0_2  (
        .datain(\dffre_d_in7[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n133___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[226]_output_0_0_to_dffre_d_in7[2]_input_0_0  (
        .datain(\dffre_tmp[226]_output_0_0 ),
        .dataout(\dffre_d_in7[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[226]_output_0_0_to_dffre_tmp[258]_input_0_0  (
        .datain(\dffre_tmp[226]_output_0_0 ),
        .dataout(\dffre_tmp[258]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[2]_output_0_0_to_lut_$abc$784685$new_new_n251___input_0_1  (
        .datain(\dffre_d_in7[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n251___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[2]_output_0_0_to_lut_$abc$784685$new_new_n223___input_0_1  (
        .datain(\dffre_d_in7[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n223___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[2]_output_0_0_to_lut_$abc$784685$new_new_n133___input_0_1  (
        .datain(\dffre_d_in7[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n133___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[2]_output_0_0_to_lut_$abc$784685$new_new_n154___input_0_3  (
        .datain(\dffre_d_in7[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n154___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[227]_output_0_0_to_dffre_d_in7[3]_input_0_0  (
        .datain(\dffre_tmp[227]_output_0_0 ),
        .dataout(\dffre_d_in7[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[227]_output_0_0_to_dffre_tmp[259]_input_0_0  (
        .datain(\dffre_tmp[227]_output_0_0 ),
        .dataout(\dffre_tmp[259]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[3]_output_0_0_to_lut_$abc$784685$new_new_n251___input_0_3  (
        .datain(\dffre_d_in7[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n251___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[3]_output_0_0_to_lut_$abc$784685$new_new_n239___input_0_1  (
        .datain(\dffre_d_in7[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n239___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[3]_output_0_0_to_lut_$abc$784685$new_new_n133___input_0_0  (
        .datain(\dffre_d_in7[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n133___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[3]_output_0_0_to_lut_$abc$784685$new_new_n154___input_0_1  (
        .datain(\dffre_d_in7[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n154___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[228]_output_0_0_to_dffre_d_in7[4]_input_0_0  (
        .datain(\dffre_tmp[228]_output_0_0 ),
        .dataout(\dffre_d_in7[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[228]_output_0_0_to_dffre_tmp[260]_input_0_0  (
        .datain(\dffre_tmp[228]_output_0_0 ),
        .dataout(\dffre_tmp[260]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[4]_output_0_0_to_lut_$abc$784685$new_new_n239___input_0_3  (
        .datain(\dffre_d_in7[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n239___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[4]_output_0_0_to_lut_$abc$784685$new_new_n223___input_0_3  (
        .datain(\dffre_d_in7[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n223___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[4]_output_0_0_to_lut_$abc$784685$new_new_n154___input_0_2  (
        .datain(\dffre_d_in7[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n154___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[4]_output_0_0_to_lut_$abc$784685$new_new_n182___input_0_2  (
        .datain(\dffre_d_in7[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n182___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[229]_output_0_0_to_dffre_d_in7[5]_input_0_0  (
        .datain(\dffre_tmp[229]_output_0_0 ),
        .dataout(\dffre_d_in7[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[229]_output_0_0_to_dffre_tmp[261]_input_0_0  (
        .datain(\dffre_tmp[229]_output_0_0 ),
        .dataout(\dffre_tmp[261]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[5]_output_0_0_to_lut_$abc$784685$new_new_n239___input_0_0  (
        .datain(\dffre_d_in7[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n239___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[5]_output_0_0_to_lut_$abc$784685$new_new_n223___input_0_4  (
        .datain(\dffre_d_in7[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n223___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[5]_output_0_0_to_lut_$abc$784685$new_new_n154___input_0_4  (
        .datain(\dffre_d_in7[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n154___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[5]_output_0_0_to_lut_$abc$784685$new_new_n198___input_0_2  (
        .datain(\dffre_d_in7[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n198___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[230]_output_0_0_to_dffre_d_in7[6]_input_0_0  (
        .datain(\dffre_tmp[230]_output_0_0 ),
        .dataout(\dffre_d_in7[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[230]_output_0_0_to_dffre_tmp[262]_input_0_0  (
        .datain(\dffre_tmp[230]_output_0_0 ),
        .dataout(\dffre_tmp[262]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[6]_output_0_0_to_lut_$abc$784685$new_new_n239___input_0_4  (
        .datain(\dffre_d_in7[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n239___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[6]_output_0_0_to_lut_$abc$784685$new_new_n223___input_0_0  (
        .datain(\dffre_d_in7[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n223___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[6]_output_0_0_to_lut_$abc$784685$new_new_n154___input_0_0  (
        .datain(\dffre_d_in7[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n154___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[6]_output_0_0_to_lut_$abc$784685$new_new_n135___input_0_5  (
        .datain(\dffre_d_in7[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n135___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[231]_output_0_0_to_dffre_d_in7[7]_input_0_0  (
        .datain(\dffre_tmp[231]_output_0_0 ),
        .dataout(\dffre_d_in7[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[231]_output_0_0_to_dffre_tmp[263]_input_0_0  (
        .datain(\dffre_tmp[231]_output_0_0 ),
        .dataout(\dffre_tmp[263]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[7]_output_0_0_to_lut_$abc$784685$new_new_n251___input_0_2  (
        .datain(\dffre_d_in7[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n251___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[7]_output_0_0_to_lut_$abc$784685$new_new_n239___input_0_2  (
        .datain(\dffre_d_in7[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n239___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[7]_output_0_0_to_lut_$abc$784685$new_new_n223___input_0_2  (
        .datain(\dffre_d_in7[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n223___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in7[7]_output_0_0_to_lut_$abc$784685$new_new_n154___input_0_5  (
        .datain(\dffre_d_in7[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n154___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[256]_output_0_0_to_dffre_d_in8[0]_input_0_0  (
        .datain(\dffre_tmp[256]_output_0_0 ),
        .dataout(\dffre_d_in8[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[256]_output_0_0_to_dffre_tmp[288]_input_0_0  (
        .datain(\dffre_tmp[256]_output_0_0 ),
        .dataout(\dffre_tmp[288]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[0]_output_0_0_to_lut_$abc$784685$new_new_n252___input_0_2  (
        .datain(\dffre_d_in8[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n252___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[0]_output_0_0_to_lut_$abc$784685$new_new_n163___input_0_3  (
        .datain(\dffre_d_in8[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n163___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[0]_output_0_0_to_lut_$abc$784685$new_new_n136___input_0_4  (
        .datain(\dffre_d_in8[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n136___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[0]_output_0_0_to_lut_$abc$784685$new_new_n180___input_0_4  (
        .datain(\dffre_d_in8[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n180___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[257]_output_0_0_to_dffre_d_in8[1]_input_0_0  (
        .datain(\dffre_tmp[257]_output_0_0 ),
        .dataout(\dffre_d_in8[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[257]_output_0_0_to_dffre_tmp[289]_input_0_0  (
        .datain(\dffre_tmp[257]_output_0_0 ),
        .dataout(\dffre_tmp[289]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[1]_output_0_0_to_lut_$abc$784685$new_new_n252___input_0_1  (
        .datain(\dffre_d_in8[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n252___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[1]_output_0_0_to_lut_$abc$784685$new_new_n256___input_0_2  (
        .datain(\dffre_d_in8[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n256___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[1]_output_0_0_to_lut_$abc$784685$new_new_n136___input_0_3  (
        .datain(\dffre_d_in8[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n136___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[1]_output_0_0_to_lut_$abc$784685$new_new_n180___input_0_3  (
        .datain(\dffre_d_in8[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n180___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[258]_output_0_0_to_dffre_d_in8[2]_input_0_0  (
        .datain(\dffre_tmp[258]_output_0_0 ),
        .dataout(\dffre_d_in8[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[258]_output_0_0_to_dffre_tmp[290]_input_0_0  (
        .datain(\dffre_tmp[258]_output_0_0 ),
        .dataout(\dffre_tmp[290]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[2]_output_0_0_to_lut_$abc$784685$new_new_n252___input_0_0  (
        .datain(\dffre_d_in8[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n252___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[2]_output_0_0_to_lut_$abc$784685$new_new_n212___input_0_0  (
        .datain(\dffre_d_in8[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n212___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[2]_output_0_0_to_lut_$abc$784685$new_new_n136___input_0_2  (
        .datain(\dffre_d_in8[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n136___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[2]_output_0_0_to_lut_$abc$784685$new_new_n180___input_0_2  (
        .datain(\dffre_d_in8[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n180___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[2]_output_0_0_to_lut_$abc$784685$new_new_n161___input_0_0  (
        .datain(\dffre_d_in8[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n161___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[259]_output_0_0_to_dffre_d_in8[3]_input_0_0  (
        .datain(\dffre_tmp[259]_output_0_0 ),
        .dataout(\dffre_d_in8[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[259]_output_0_0_to_dffre_tmp[291]_input_0_0  (
        .datain(\dffre_tmp[259]_output_0_0 ),
        .dataout(\dffre_tmp[291]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[3]_output_0_0_to_lut_$abc$784685$new_new_n252___input_0_4  (
        .datain(\dffre_d_in8[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n252___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[3]_output_0_0_to_lut_$abc$784685$new_new_n231___input_0_3  (
        .datain(\dffre_d_in8[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n231___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[3]_output_0_0_to_lut_$abc$784685$new_new_n136___input_0_0  (
        .datain(\dffre_d_in8[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n136___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[3]_output_0_0_to_lut_$abc$784685$new_new_n180___input_0_0  (
        .datain(\dffre_d_in8[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n180___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[3]_output_0_0_to_lut_$abc$784685$new_new_n161___input_0_3  (
        .datain(\dffre_d_in8[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n161___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[260]_output_0_0_to_dffre_d_in8[4]_input_0_0  (
        .datain(\dffre_tmp[260]_output_0_0 ),
        .dataout(\dffre_d_in8[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[260]_output_0_0_to_dffre_tmp[292]_input_0_0  (
        .datain(\dffre_tmp[260]_output_0_0 ),
        .dataout(\dffre_tmp[292]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[4]_output_0_0_to_lut_$abc$784685$new_new_n180___input_0_1  (
        .datain(\dffre_d_in8[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n180___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[4]_output_0_0_to_lut_$abc$784685$new_new_n208___input_0_1  (
        .datain(\dffre_d_in8[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n208___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[4]_output_0_0_to_lut_$abc$784685$new_new_n161___input_0_1  (
        .datain(\dffre_d_in8[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n161___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[261]_output_0_0_to_dffre_d_in8[5]_input_0_0  (
        .datain(\dffre_tmp[261]_output_0_0 ),
        .dataout(\dffre_d_in8[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[261]_output_0_0_to_dffre_tmp[293]_input_0_0  (
        .datain(\dffre_tmp[261]_output_0_0 ),
        .dataout(\dffre_tmp[293]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[5]_output_0_0_to_lut_$abc$784685$new_new_n208___input_0_2  (
        .datain(\dffre_d_in8[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n208___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[5]_output_0_0_to_lut_$abc$784685$new_new_n161___input_0_2  (
        .datain(\dffre_d_in8[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n161___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[5]_output_0_0_to_lut_$abc$784685$new_new_n193___input_0_2  (
        .datain(\dffre_d_in8[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n193___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[262]_output_0_0_to_dffre_d_in8[6]_input_0_0  (
        .datain(\dffre_tmp[262]_output_0_0 ),
        .dataout(\dffre_d_in8[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[262]_output_0_0_to_dffre_tmp[294]_input_0_0  (
        .datain(\dffre_tmp[262]_output_0_0 ),
        .dataout(\dffre_tmp[294]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[6]_output_0_0_to_lut_$iopadmap$out[6]_input_0_4  (
        .datain(\dffre_d_in8[6]_output_0_0 ),
        .dataout(\lut_$iopadmap$out[6]_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[6]_output_0_0_to_lut_$abc$784685$new_new_n208___input_0_0  (
        .datain(\dffre_d_in8[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n208___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[6]_output_0_0_to_lut_$abc$784685$new_new_n161___input_0_4  (
        .datain(\dffre_d_in8[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n161___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[263]_output_0_0_to_dffre_d_in8[7]_input_0_0  (
        .datain(\dffre_tmp[263]_output_0_0 ),
        .dataout(\dffre_d_in8[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[263]_output_0_0_to_dffre_tmp[295]_input_0_0  (
        .datain(\dffre_tmp[263]_output_0_0 ),
        .dataout(\dffre_tmp[295]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[7]_output_0_0_to_lut_$abc$784685$new_new_n252___input_0_3  (
        .datain(\dffre_d_in8[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n252___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[7]_output_0_0_to_lut_$abc$784685$new_new_n208___input_0_3  (
        .datain(\dffre_d_in8[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n208___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in8[7]_output_0_0_to_lut_$abc$784685$new_new_n161___input_0_5  (
        .datain(\dffre_d_in8[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n161___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[288]_output_0_0_to_dffre_d_in9[0]_input_0_0  (
        .datain(\dffre_tmp[288]_output_0_0 ),
        .dataout(\dffre_d_in9[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[288]_output_0_0_to_dffre_tmp[320]_input_0_0  (
        .datain(\dffre_tmp[288]_output_0_0 ),
        .dataout(\dffre_tmp[320]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[0]_output_0_0_to_lut_$abc$784685$new_new_n166___input_0_2  (
        .datain(\dffre_d_in9[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n166___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[0]_output_0_0_to_lut_$abc$784685$new_new_n138___input_0_4  (
        .datain(\dffre_d_in9[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n138___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[0]_output_0_0_to_lut_$abc$784685$new_new_n196___input_0_4  (
        .datain(\dffre_d_in9[0]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n196___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[289]_output_0_0_to_dffre_d_in9[1]_input_0_0  (
        .datain(\dffre_tmp[289]_output_0_0 ),
        .dataout(\dffre_d_in9[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[289]_output_0_0_to_dffre_tmp[321]_input_0_0  (
        .datain(\dffre_tmp[289]_output_0_0 ),
        .dataout(\dffre_tmp[321]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[1]_output_0_0_to_lut_$abc$784685$new_new_n256___input_0_3  (
        .datain(\dffre_d_in9[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n256___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[1]_output_0_0_to_lut_$abc$784685$new_new_n138___input_0_0  (
        .datain(\dffre_d_in9[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n138___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[1]_output_0_0_to_lut_$abc$784685$new_new_n196___input_0_0  (
        .datain(\dffre_d_in9[1]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n196___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[290]_output_0_0_to_dffre_d_in9[2]_input_0_0  (
        .datain(\dffre_tmp[290]_output_0_0 ),
        .dataout(\dffre_d_in9[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[290]_output_0_0_to_dffre_tmp[322]_input_0_0  (
        .datain(\dffre_tmp[290]_output_0_0 ),
        .dataout(\dffre_tmp[322]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[2]_output_0_0_to_lut_$abc$784685$new_new_n220___input_0_4  (
        .datain(\dffre_d_in9[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n220___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[2]_output_0_0_to_lut_$abc$784685$new_new_n138___input_0_1  (
        .datain(\dffre_d_in9[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n138___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[2]_output_0_0_to_lut_$abc$784685$new_new_n196___input_0_1  (
        .datain(\dffre_d_in9[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n196___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[2]_output_0_0_to_lut_$abc$784685$new_new_n164___input_0_5  (
        .datain(\dffre_d_in9[2]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n164___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[291]_output_0_0_to_dffre_d_in9[3]_input_0_0  (
        .datain(\dffre_tmp[291]_output_0_0 ),
        .dataout(\dffre_d_in9[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[291]_output_0_0_to_dffre_tmp[323]_input_0_0  (
        .datain(\dffre_tmp[291]_output_0_0 ),
        .dataout(\dffre_tmp[323]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[3]_output_0_0_to_lut_$abc$784685$new_new_n237___input_0_4  (
        .datain(\dffre_d_in9[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n237___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[3]_output_0_0_to_lut_$abc$784685$new_new_n138___input_0_2  (
        .datain(\dffre_d_in9[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n138___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[3]_output_0_0_to_lut_$abc$784685$new_new_n196___input_0_2  (
        .datain(\dffre_d_in9[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n196___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[3]_output_0_0_to_lut_$abc$784685$new_new_n164___input_0_4  (
        .datain(\dffre_d_in9[3]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n164___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[292]_output_0_0_to_dffre_d_in9[4]_input_0_0  (
        .datain(\dffre_tmp[292]_output_0_0 ),
        .dataout(\dffre_d_in9[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[292]_output_0_0_to_dffre_tmp[324]_input_0_0  (
        .datain(\dffre_tmp[292]_output_0_0 ),
        .dataout(\dffre_tmp[324]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[4]_output_0_0_to_lut_$abc$784685$new_new_n220___input_0_3  (
        .datain(\dffre_d_in9[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n220___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[4]_output_0_0_to_lut_$abc$784685$new_new_n237___input_0_3  (
        .datain(\dffre_d_in9[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n237___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[4]_output_0_0_to_lut_$abc$784685$new_new_n164___input_0_2  (
        .datain(\dffre_d_in9[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n164___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[4]_output_0_0_to_lut_$abc$784685$new_new_n175___input_0_1  (
        .datain(\dffre_d_in9[4]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n175___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[293]_output_0_0_to_dffre_d_in9[5]_input_0_0  (
        .datain(\dffre_tmp[293]_output_0_0 ),
        .dataout(\dffre_d_in9[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[293]_output_0_0_to_dffre_tmp[325]_input_0_0  (
        .datain(\dffre_tmp[293]_output_0_0 ),
        .dataout(\dffre_tmp[325]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[5]_output_0_0_to_lut_$abc$784685$new_new_n220___input_0_0  (
        .datain(\dffre_d_in9[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n220___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[5]_output_0_0_to_lut_$abc$784685$new_new_n237___input_0_0  (
        .datain(\dffre_d_in9[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n237___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[5]_output_0_0_to_lut_$abc$784685$new_new_n196___input_0_3  (
        .datain(\dffre_d_in9[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n196___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[5]_output_0_0_to_lut_$abc$784685$new_new_n164___input_0_1  (
        .datain(\dffre_d_in9[5]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n164___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[294]_output_0_0_to_dffre_d_in9[6]_input_0_0  (
        .datain(\dffre_tmp[294]_output_0_0 ),
        .dataout(\dffre_d_in9[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[294]_output_0_0_to_dffre_tmp[326]_input_0_0  (
        .datain(\dffre_tmp[294]_output_0_0 ),
        .dataout(\dffre_tmp[326]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[6]_output_0_0_to_lut_$abc$784685$new_new_n220___input_0_2  (
        .datain(\dffre_d_in9[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n220___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[6]_output_0_0_to_lut_$abc$784685$new_new_n237___input_0_1  (
        .datain(\dffre_d_in9[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n237___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[6]_output_0_0_to_lut_$abc$784685$new_new_n141___input_0_5  (
        .datain(\dffre_d_in9[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n141___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[6]_output_0_0_to_lut_$abc$784685$new_new_n164___input_0_0  (
        .datain(\dffre_d_in9[6]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n164___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[295]_output_0_0_to_dffre_d_in9[7]_input_0_0  (
        .datain(\dffre_tmp[295]_output_0_0 ),
        .dataout(\dffre_d_in9[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_tmp[295]_output_0_0_to_dffre_tmp[327]_input_0_0  (
        .datain(\dffre_tmp[295]_output_0_0 ),
        .dataout(\dffre_tmp[327]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[7]_output_0_0_to_lut_$abc$784685$new_new_n220___input_0_1  (
        .datain(\dffre_d_in9[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n220___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[7]_output_0_0_to_lut_$abc$784685$new_new_n237___input_0_2  (
        .datain(\dffre_d_in9[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n237___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[7]_output_0_0_to_lut_$abc$784685$new_new_n246___input_0_5  (
        .datain(\dffre_d_in9[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n246___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffre_d_in9[7]_output_0_0_to_lut_$abc$784685$new_new_n164___input_0_3  (
        .datain(\dffre_d_in9[7]_output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n164___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[230]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[230]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[262]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[262]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[294]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[294]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[6]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[358]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[358]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[326]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[326]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[422]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[422]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[390]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[390]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[102]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[102]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[134]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[134]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[38]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[38]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[70]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[70]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[198]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[198]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[166]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[166]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[135]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[135]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[167]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[167]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[199]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[199]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[231]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[231]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[103]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[103]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[71]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[71]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[295]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[295]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[263]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[263]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[7]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[39]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[39]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[327]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[327]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[359]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[359]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[391]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[391]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[423]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[423]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[194]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[194]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[162]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[162]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[130]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[130]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[98]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[98]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[226]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[226]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[258]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[258]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[2]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[66]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[66]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[322]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[322]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[290]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[290]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[354]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[354]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[386]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[386]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[34]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[34]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[418]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[418]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[450]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[450]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[224]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[224]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[192]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[192]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[160]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[160]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[128]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[128]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[256]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[256]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[288]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[288]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[0]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[32]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[32]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[352]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[352]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[320]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[320]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[384]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[384]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[416]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[416]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[64]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[64]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[96]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[96]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[448]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[448]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[67]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[67]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[225]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[225]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[193]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[193]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[33]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[33]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[1]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[257]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[257]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[289]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[289]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[65]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[65]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[97]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[97]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[353]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[353]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[321]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[321]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[385]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[385]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[417]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[417]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[129]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[129]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[161]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[161]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[449]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[449]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[99]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[99]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[35]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[35]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[3]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[37]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[37]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[69]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[69]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[197]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[197]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[229]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[229]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[5]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[101]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[101]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[293]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[293]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[261]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[261]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[325]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[325]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[357]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[357]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[133]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[133]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[165]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[165]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[389]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[389]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[421]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[421]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[4]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[36]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[36]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[100]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[100]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[68]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[68]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[260]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[260]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[292]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[292]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[132]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[132]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[164]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[164]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[356]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[356]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[324]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[324]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[388]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[388]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[420]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[420]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[196]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[196]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[228]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[228]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[452]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[452]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[454]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[454]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[131]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[131]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[163]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[163]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[227]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[227]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[195]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[195]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[387]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[387]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[419]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[419]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[259]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[259]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[291]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[291]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[455]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[455]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[451]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[451]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[453]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[453]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[323]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[323]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0_to_dffre_tmp[355]_input_1_0  (
        .datain(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 ),
        .dataout(\dffre_tmp[355]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n132___output_0_0_to_lut_$abc$784685$new_new_n253___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n132___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n253___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n132___output_0_0_to_lut_$abc$784685$new_new_n182___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n132___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n182___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n132___output_0_0_to_lut_$abc$784685$new_new_n135___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n132___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n135___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n132___output_0_0_to_lut_$abc$784685$new_new_n198___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n132___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n198___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n133___output_0_0_to_lut_$abc$784685$new_new_n182___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n133___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n182___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n133___output_0_0_to_lut_$abc$784685$new_new_n135___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n133___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n135___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n133___output_0_0_to_lut_$abc$784685$new_new_n198___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n133___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n198___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n134___output_0_0_to_lut_$abc$784685$new_new_n250___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n250___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n134___output_0_0_to_lut_$abc$784685$new_new_n135___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n135___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n135___output_0_0_to_lut_$iopadmap$out[6]_input_0_3  (
        .datain(\lut_$abc$784685$new_new_n135___output_0_0 ),
        .dataout(\lut_$iopadmap$out[6]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n136___output_0_0_to_lut_$iopadmap$out[6]_input_0_1  (
        .datain(\lut_$abc$784685$new_new_n136___output_0_0 ),
        .dataout(\lut_$iopadmap$out[6]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n136___output_0_0_to_lut_$abc$784685$new_new_n193___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n136___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n193___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n137___output_0_0_to_lut_$abc$784685$new_new_n248___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n137___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n248___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n137___output_0_0_to_lut_$abc$784685$new_new_n141___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n137___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n141___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n138___output_0_0_to_lut_$abc$784685$new_new_n141___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n141___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n138___output_0_0_to_lut_$abc$784685$new_new_n246___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n246___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n138___output_0_0_to_lut_$abc$784685$new_new_n175___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n175___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n139___output_0_0_to_lut_$abc$784685$new_new_n141___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n139___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n141___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n140___output_0_0_to_lut_$abc$784685$new_new_n141___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n140___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n141___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n141___output_0_0_to_lut_$iopadmap$out[6]_input_0_0  (
        .datain(\lut_$abc$784685$new_new_n141___output_0_0 ),
        .dataout(\lut_$iopadmap$out[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n142___output_0_0_to_lut_$abc$784685$new_new_n145___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n142___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n145___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n142___output_0_0_to_lut_$abc$784685$new_new_n192___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n142___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n192___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n142___output_0_0_to_lut_$abc$784685$new_new_n175___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n142___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n175___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n143___output_0_0_to_lut_$abc$784685$new_new_n253___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n143___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n253___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n143___output_0_0_to_lut_$abc$784685$new_new_n145___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n143___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n145___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n144___output_0_0_to_lut_$abc$784685$new_new_n145___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n144___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n145___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n144___output_0_0_to_lut_$abc$784685$new_new_n246___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n144___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n246___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n145___output_0_0_to_lut_$iopadmap$out[6]_input_0_2  (
        .datain(\lut_$abc$784685$new_new_n145___output_0_0 ),
        .dataout(\lut_$iopadmap$out[6]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n146___output_0_0_to_lut_$abc$784685$new_new_n250___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n146___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n250___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n146___output_0_0_to_lut_$abc$784685$new_new_n193___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n146___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n193___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n147___output_0_0_to_lut_$abc$784685$new_new_n151___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n147___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n151___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n148___output_0_0_to_lut_$abc$784685$new_new_n248___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n148___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n248___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n148___output_0_0_to_lut_$abc$784685$new_new_n151___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n148___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n151___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n148___output_0_0_to_lut_$abc$784685$new_new_n177___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n148___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n177___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n148___output_0_0_to_lut_$abc$784685$new_new_n192___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n148___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n192___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n149___output_0_0_to_lut_$abc$784685$new_new_n250___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n250___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n149___output_0_0_to_lut_$abc$784685$new_new_n151___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n151___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n150___output_0_0_to_lut_$abc$784685$new_new_n151___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n151___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n151___output_0_0_to_lut_$iopadmap$out[6]_input_0_5  (
        .datain(\lut_$abc$784685$new_new_n151___output_0_0 ),
        .dataout(\lut_$iopadmap$out[6]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n153___output_0_0_to_lut_$abc$784685$new_new_n190___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n153___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n190___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n153___output_0_0_to_lut_$abc$784685$new_new_n202___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n153___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n202___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n153___output_0_0_to_lut_$abc$784685$new_new_n255___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n153___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n255___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n153___output_0_0_to_lut_$abc$784685$new_new_n156___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n153___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n156___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n154___output_0_0_to_lut_$abc$784685$new_new_n260___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n154___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n260___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n154___output_0_0_to_lut_$abc$784685$new_new_n182___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n154___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n182___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n154___output_0_0_to_lut_$abc$784685$new_new_n156___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n154___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n156___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n154___output_0_0_to_lut_$abc$784685$new_new_n198___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n154___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n198___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n155___output_0_0_to_lut_$abc$784685$new_new_n190___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n155___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n190___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n155___output_0_0_to_lut_$abc$784685$new_new_n206___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n155___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n206___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n155___output_0_0_to_lut_$abc$784685$new_new_n255___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n155___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n255___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n155___output_0_0_to_lut_$abc$784685$new_new_n156___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n155___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n156___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n156___output_0_0_to_lut_$iopadmap$out[0]_input_0_0  (
        .datain(\lut_$abc$784685$new_new_n156___output_0_0 ),
        .dataout(\lut_$iopadmap$out[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n157___output_0_0_to_lut_$abc$784685$new_new_n202___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n157___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n202___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n157___output_0_0_to_lut_$abc$784685$new_new_n259___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n157___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n259___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n157___output_0_0_to_lut_$abc$784685$new_new_n177___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n157___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n177___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n157___output_0_0_to_lut_$abc$784685$new_new_n160___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n157___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n160___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n158___output_0_0_to_lut_$abc$784685$new_new_n186___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n186___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n158___output_0_0_to_lut_$abc$784685$new_new_n257___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n257___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n158___output_0_0_to_lut_$abc$784685$new_new_n160___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n160___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n158___output_0_0_to_lut_$abc$784685$new_new_n193___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n193___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n159___output_0_0_to_lut_$abc$784685$new_new_n257___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n159___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n257___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n159___output_0_0_to_lut_$abc$784685$new_new_n177___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n159___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n177___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n159___output_0_0_to_lut_$abc$784685$new_new_n192___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n159___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n192___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n159___output_0_0_to_lut_$abc$784685$new_new_n160___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n159___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n160___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n160___output_0_0_to_lut_$iopadmap$out[0]_input_0_2  (
        .datain(\lut_$abc$784685$new_new_n160___output_0_0 ),
        .dataout(\lut_$iopadmap$out[0]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n161___output_0_0_to_lut_$abc$784685$new_new_n163___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n161___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n163___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n161___output_0_0_to_lut_$abc$784685$new_new_n256___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n161___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n256___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n161___output_0_0_to_lut_$abc$784685$new_new_n181___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n161___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n181___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n161___output_0_0_to_lut_$abc$784685$new_new_n193___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n161___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n193___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n162___output_0_0_to_lut_$abc$784685$new_new_n163___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n162___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n163___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n162___output_0_0_to_lut_$abc$784685$new_new_n258___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n162___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n258___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n162___output_0_0_to_lut_$abc$784685$new_new_n192___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n162___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n192___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n162___output_0_0_to_lut_$abc$784685$new_new_n175___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n162___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n175___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n163___output_0_0_to_lut_$iopadmap$out[0]_input_0_4  (
        .datain(\lut_$abc$784685$new_new_n163___output_0_0 ),
        .dataout(\lut_$iopadmap$out[0]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n164___output_0_0_to_lut_$abc$784685$new_new_n166___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n164___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n166___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n164___output_0_0_to_lut_$abc$784685$new_new_n256___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n164___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n256___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n164___output_0_0_to_lut_$abc$784685$new_new_n197___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n164___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n197___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n164___output_0_0_to_lut_$abc$784685$new_new_n175___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n164___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n175___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n165___output_0_0_to_lut_$abc$784685$new_new_n166___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n165___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n166___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n165___output_0_0_to_lut_$abc$784685$new_new_n259___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n165___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n259___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n165___output_0_0_to_lut_$abc$784685$new_new_n181___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n165___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n181___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n165___output_0_0_to_lut_$abc$784685$new_new_n197___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n165___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n197___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n166___output_0_0_to_lut_$iopadmap$out[0]_input_0_1  (
        .datain(\lut_$abc$784685$new_new_n166___output_0_0 ),
        .dataout(\lut_$iopadmap$out[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n167___output_0_0_to_lut_$abc$784685$new_new_n170___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n167___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n170___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n167___output_0_0_to_lut_$abc$784685$new_new_n186___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n167___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n186___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n167___output_0_0_to_lut_$abc$784685$new_new_n202___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n167___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n202___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n167___output_0_0_to_lut_$abc$784685$new_new_n258___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n167___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n258___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n168___output_0_0_to_lut_$abc$784685$new_new_n170___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n168___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n170___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n168___output_0_0_to_lut_$abc$784685$new_new_n186___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n168___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n186___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n168___output_0_0_to_lut_$abc$784685$new_new_n206___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n168___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n206___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n168___output_0_0_to_lut_$abc$784685$new_new_n255___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n168___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n255___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n169___output_0_0_to_lut_$abc$784685$new_new_n170___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n169___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n170___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n169___output_0_0_to_lut_$abc$784685$new_new_n256___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n169___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n256___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n169___output_0_0_to_lut_$abc$784685$new_new_n181___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n169___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n181___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n169___output_0_0_to_lut_$abc$784685$new_new_n197___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n169___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n197___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n170___output_0_0_to_lut_$iopadmap$out[0]_input_0_3  (
        .datain(\lut_$abc$784685$new_new_n170___output_0_0 ),
        .dataout(\lut_$iopadmap$out[0]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n171___output_0_0_to_lut_$abc$784685$new_new_n173___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n171___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n173___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n171___output_0_0_to_lut_$abc$784685$new_new_n260___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n171___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n260___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n171___output_0_0_to_lut_$abc$784685$new_new_n182___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n171___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n182___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n171___output_0_0_to_lut_$abc$784685$new_new_n198___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n171___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n198___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n172___output_0_0_to_lut_$abc$784685$new_new_n173___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n172___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n173___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n172___output_0_0_to_lut_$abc$784685$new_new_n190___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n172___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n190___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n172___output_0_0_to_lut_$abc$784685$new_new_n206___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n172___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n206___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n172___output_0_0_to_lut_$abc$784685$new_new_n259___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n172___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n259___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n173___output_0_0_to_lut_$iopadmap$out[0]_input_0_5  (
        .datain(\lut_$abc$784685$new_new_n173___output_0_0 ),
        .dataout(\lut_$iopadmap$out[0]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n175___output_0_0_to_lut_$iopadmap$out[4]_input_0_0  (
        .datain(\lut_$abc$784685$new_new_n175___output_0_0 ),
        .dataout(\lut_$iopadmap$out[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n176___output_0_0_to_lut_$abc$784685$new_new_n177___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n176___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n177___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n177___output_0_0_to_lut_$iopadmap$out[4]_input_0_3  (
        .datain(\lut_$abc$784685$new_new_n177___output_0_0 ),
        .dataout(\lut_$iopadmap$out[4]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n178___output_0_0_to_lut_$abc$784685$new_new_n181___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n178___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n181___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n179___output_0_0_to_lut_$abc$784685$new_new_n181___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n179___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n181___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n180___output_0_0_to_lut_$abc$784685$new_new_n181___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n180___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n181___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n181___output_0_0_to_lut_$iopadmap$out[4]_input_0_1  (
        .datain(\lut_$abc$784685$new_new_n181___output_0_0 ),
        .dataout(\lut_$iopadmap$out[4]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n182___output_0_0_to_lut_$iopadmap$out[4]_input_0_4  (
        .datain(\lut_$abc$784685$new_new_n182___output_0_0 ),
        .dataout(\lut_$iopadmap$out[4]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n183___output_0_0_to_lut_$abc$784685$new_new_n186___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n183___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n186___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n184___output_0_0_to_lut_$abc$784685$new_new_n186___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n184___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n186___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n185___output_0_0_to_lut_$abc$784685$new_new_n186___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n185___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n186___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n186___output_0_0_to_lut_$iopadmap$out[4]_input_0_2  (
        .datain(\lut_$abc$784685$new_new_n186___output_0_0 ),
        .dataout(\lut_$iopadmap$out[4]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n187___output_0_0_to_lut_$abc$784685$new_new_n190___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n187___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n190___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n188___output_0_0_to_lut_$abc$784685$new_new_n190___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n188___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n190___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n189___output_0_0_to_lut_$abc$784685$new_new_n190___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n189___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n190___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n190___output_0_0_to_lut_$iopadmap$out[4]_input_0_5  (
        .datain(\lut_$abc$784685$new_new_n190___output_0_0 ),
        .dataout(\lut_$iopadmap$out[4]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n192___output_0_0_to_lut_$iopadmap$out[5]_input_0_0  (
        .datain(\lut_$abc$784685$new_new_n192___output_0_0 ),
        .dataout(\lut_$iopadmap$out[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n193___output_0_0_to_lut_$iopadmap$out[5]_input_0_4  (
        .datain(\lut_$abc$784685$new_new_n193___output_0_0 ),
        .dataout(\lut_$iopadmap$out[5]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n194___output_0_0_to_lut_$abc$784685$new_new_n197___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n194___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n197___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n195___output_0_0_to_lut_$abc$784685$new_new_n197___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n195___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n197___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n196___output_0_0_to_lut_$abc$784685$new_new_n197___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n196___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n197___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n197___output_0_0_to_lut_$iopadmap$out[5]_input_0_1  (
        .datain(\lut_$abc$784685$new_new_n197___output_0_0 ),
        .dataout(\lut_$iopadmap$out[5]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n198___output_0_0_to_lut_$iopadmap$out[5]_input_0_3  (
        .datain(\lut_$abc$784685$new_new_n198___output_0_0 ),
        .dataout(\lut_$iopadmap$out[5]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n199___output_0_0_to_lut_$abc$784685$new_new_n202___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n199___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n202___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n200___output_0_0_to_lut_$abc$784685$new_new_n202___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n200___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n202___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n201___output_0_0_to_lut_$abc$784685$new_new_n202___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n201___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n202___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n202___output_0_0_to_lut_$iopadmap$out[5]_input_0_2  (
        .datain(\lut_$abc$784685$new_new_n202___output_0_0 ),
        .dataout(\lut_$iopadmap$out[5]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n203___output_0_0_to_lut_$abc$784685$new_new_n206___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n203___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n206___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n204___output_0_0_to_lut_$abc$784685$new_new_n206___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n204___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n206___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n205___output_0_0_to_lut_$abc$784685$new_new_n206___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n205___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n206___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n206___output_0_0_to_lut_$iopadmap$out[5]_input_0_5  (
        .datain(\lut_$abc$784685$new_new_n206___output_0_0 ),
        .dataout(\lut_$iopadmap$out[5]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n208___output_0_0_to_lut_$abc$784685$new_new_n231___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n208___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n231___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n208___output_0_0_to_lut_$abc$784685$new_new_n212___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n208___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n212___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n209___output_0_0_to_lut_$abc$784685$new_new_n212___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n209___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n212___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n210___output_0_0_to_lut_$abc$784685$new_new_n212___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n210___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n212___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n211___output_0_0_to_lut_$abc$784685$new_new_n212___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n211___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n212___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n212___output_0_0_to_lut_$iopadmap$out[2]_input_0_4  (
        .datain(\lut_$abc$784685$new_new_n212___output_0_0 ),
        .dataout(\lut_$iopadmap$out[2]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n213___output_0_0_to_lut_$abc$784685$new_new_n216___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n213___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n216___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n214___output_0_0_to_lut_$abc$784685$new_new_n216___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n216___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n214___output_0_0_to_lut_$abc$784685$new_new_n234___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n234___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n215___output_0_0_to_lut_$abc$784685$new_new_n216___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n215___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n216___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n216___output_0_0_to_lut_$iopadmap$out[2]_input_0_3  (
        .datain(\lut_$abc$784685$new_new_n216___output_0_0 ),
        .dataout(\lut_$iopadmap$out[2]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n217___output_0_0_to_lut_$abc$784685$new_new_n221___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n217___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n221___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n218___output_0_0_to_lut_$abc$784685$new_new_n221___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n218___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n221___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n218___output_0_0_to_lut_$abc$784685$new_new_n238___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n218___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n238___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n219___output_0_0_to_lut_$abc$784685$new_new_n221___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n219___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n221___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n220___output_0_0_to_lut_$abc$784685$new_new_n221___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n220___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n221___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n221___output_0_0_to_lut_$iopadmap$out[2]_input_0_2  (
        .datain(\lut_$abc$784685$new_new_n221___output_0_0 ),
        .dataout(\lut_$iopadmap$out[2]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n222___output_0_0_to_lut_$abc$784685$new_new_n226___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n222___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n226___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n222___output_0_0_to_lut_$abc$784685$new_new_n242___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n222___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n242___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n223___output_0_0_to_lut_$abc$784685$new_new_n226___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n223___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n226___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n224___output_0_0_to_lut_$abc$784685$new_new_n226___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n224___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n226___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n225___output_0_0_to_lut_$abc$784685$new_new_n226___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n225___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n226___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n226___output_0_0_to_lut_$iopadmap$out[2]_input_0_1  (
        .datain(\lut_$abc$784685$new_new_n226___output_0_0 ),
        .dataout(\lut_$iopadmap$out[2]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n228___output_0_0_to_lut_$abc$784685$new_new_n231___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n228___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n231___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n229___output_0_0_to_lut_$abc$784685$new_new_n231___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n229___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n231___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n230___output_0_0_to_lut_$abc$784685$new_new_n231___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n230___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n231___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n231___output_0_0_to_lut_$iopadmap$out[3]_input_0_2  (
        .datain(\lut_$abc$784685$new_new_n231___output_0_0 ),
        .dataout(\lut_$iopadmap$out[3]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n232___output_0_0_to_lut_$abc$784685$new_new_n234___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n232___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n234___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n233___output_0_0_to_lut_$abc$784685$new_new_n234___input_0_1  (
        .datain(\lut_$abc$784685$new_new_n233___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n234___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n234___output_0_0_to_lut_$iopadmap$out[3]_input_0_3  (
        .datain(\lut_$abc$784685$new_new_n234___output_0_0 ),
        .dataout(\lut_$iopadmap$out[3]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n235___output_0_0_to_lut_$abc$784685$new_new_n238___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n235___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n238___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n236___output_0_0_to_lut_$abc$784685$new_new_n238___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n236___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n238___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n237___output_0_0_to_lut_$abc$784685$new_new_n238___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n237___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n238___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n238___output_0_0_to_lut_$iopadmap$out[3]_input_0_1  (
        .datain(\lut_$abc$784685$new_new_n238___output_0_0 ),
        .dataout(\lut_$iopadmap$out[3]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n239___output_0_0_to_lut_$abc$784685$new_new_n242___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n239___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n242___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n240___output_0_0_to_lut_$abc$784685$new_new_n242___input_0_5  (
        .datain(\lut_$abc$784685$new_new_n240___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n242___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n241___output_0_0_to_lut_$abc$784685$new_new_n242___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n241___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n242___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n242___output_0_0_to_lut_$iopadmap$out[3]_input_0_0  (
        .datain(\lut_$abc$784685$new_new_n242___output_0_0 ),
        .dataout(\lut_$iopadmap$out[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n244___output_0_0_to_lut_$abc$784685$new_new_n246___input_0_3  (
        .datain(\lut_$abc$784685$new_new_n244___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n246___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n245___output_0_0_to_lut_$abc$784685$new_new_n246___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n245___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n246___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n246___output_0_0_to_lut_$iopadmap$out[7]_input_0_2  (
        .datain(\lut_$abc$784685$new_new_n246___output_0_0 ),
        .dataout(\lut_$iopadmap$out[7]_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n247___output_0_0_to_lut_$abc$784685$new_new_n248___input_0_4  (
        .datain(\lut_$abc$784685$new_new_n247___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n248___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n248___output_0_0_to_lut_$iopadmap$out[7]_input_0_1  (
        .datain(\lut_$abc$784685$new_new_n248___output_0_0 ),
        .dataout(\lut_$iopadmap$out[7]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n249___output_0_0_to_lut_$iopadmap$out[7]_input_0_0  (
        .datain(\lut_$abc$784685$new_new_n249___output_0_0 ),
        .dataout(\lut_$iopadmap$out[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n250___output_0_0_to_lut_$iopadmap$out[7]_input_0_4  (
        .datain(\lut_$abc$784685$new_new_n250___output_0_0 ),
        .dataout(\lut_$iopadmap$out[7]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n251___output_0_0_to_lut_$abc$784685$new_new_n253___input_0_0  (
        .datain(\lut_$abc$784685$new_new_n251___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n253___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n252___output_0_0_to_lut_$abc$784685$new_new_n253___input_0_2  (
        .datain(\lut_$abc$784685$new_new_n252___output_0_0 ),
        .dataout(\lut_$abc$784685$new_new_n253___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n253___output_0_0_to_lut_$iopadmap$out[7]_input_0_3  (
        .datain(\lut_$abc$784685$new_new_n253___output_0_0 ),
        .dataout(\lut_$iopadmap$out[7]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n255___output_0_0_to_lut_$iopadmap$out[1]_input_0_4  (
        .datain(\lut_$abc$784685$new_new_n255___output_0_0 ),
        .dataout(\lut_$iopadmap$out[1]_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n256___output_0_0_to_lut_$iopadmap$out[1]_input_0_0  (
        .datain(\lut_$abc$784685$new_new_n256___output_0_0 ),
        .dataout(\lut_$iopadmap$out[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n257___output_0_0_to_lut_$iopadmap$out[1]_input_0_5  (
        .datain(\lut_$abc$784685$new_new_n257___output_0_0 ),
        .dataout(\lut_$iopadmap$out[1]_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n258___output_0_0_to_lut_$iopadmap$out[1]_input_0_1  (
        .datain(\lut_$abc$784685$new_new_n258___output_0_0 ),
        .dataout(\lut_$iopadmap$out[1]_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n259___output_0_0_to_lut_$iopadmap$out[1]_input_0_3  (
        .datain(\lut_$abc$784685$new_new_n259___output_0_0 ),
        .dataout(\lut_$iopadmap$out[1]_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$784685$new_new_n260___output_0_0_to_lut_$iopadmap$out[1]_input_0_2  (
        .datain(\lut_$abc$784685$new_new_n260___output_0_0 ),
        .dataout(\lut_$iopadmap$out[1]_input_0_2 )
    );


    //Cell instances
    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000000000000000000)
    ) \lut_$abc$784685$new_new_n219__  (
        .in({
            \lut_$abc$784685$new_new_n219___input_0_4 ,
            \lut_$abc$784685$new_new_n219___input_0_3 ,
            \lut_$abc$784685$new_new_n219___input_0_2 ,
            \lut_$abc$784685$new_new_n219___input_0_1 ,
            \lut_$abc$784685$new_new_n219___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n219___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000000000000000000)
    ) \lut_$abc$784685$new_new_n220__  (
        .in({
            \lut_$abc$784685$new_new_n220___input_0_4 ,
            \lut_$abc$784685$new_new_n220___input_0_3 ,
            \lut_$abc$784685$new_new_n220___input_0_2 ,
            \lut_$abc$784685$new_new_n220___input_0_1 ,
            \lut_$abc$784685$new_new_n220___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n220___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010000000000000000000)
    ) \lut_$abc$784685$new_new_n224__  (
        .in({
            \lut_$abc$784685$new_new_n224___input_0_4 ,
            \lut_$abc$784685$new_new_n224___input_0_3 ,
            \lut_$abc$784685$new_new_n224___input_0_2 ,
            \lut_$abc$784685$new_new_n224___input_0_1 ,
            \lut_$abc$784685$new_new_n224___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n224___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$true_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010110011010010110011010011001)
    ) \lut_$abc$784685$new_new_n221__  (
        .in({
            \lut_$abc$784685$new_new_n221___input_0_4 ,
            \lut_$abc$784685$new_new_n221___input_0_3 ,
            \lut_$abc$784685$new_new_n221___input_0_2 ,
            \lut_$abc$784685$new_new_n221___input_0_1 ,
            \lut_$abc$784685$new_new_n221___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n221___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100010001000100000100010001)
    ) \lut_$abc$784685$new_new_n216__  (
        .in({
            \lut_$abc$784685$new_new_n216___input_0_4 ,
            \lut_$abc$784685$new_new_n216___input_0_3 ,
            \lut_$abc$784685$new_new_n216___input_0_2 ,
            \lut_$abc$784685$new_new_n216___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$784685$new_new_n216___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in9[4]  (
        .C(\dffre_d_in9[4]_clock_0_0 ),
        .D(\dffre_d_in9[4]_input_0_0 ),
        .E(\dffre_d_in9[4]_input_2_0 ),
        .R(\dffre_d_in9[4]_input_1_0 ),
        .Q(\dffre_d_in9[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010100010000010100000100010100)
    ) \lut_$iopadmap$out[2]  (
        .in({
            \lut_$iopadmap$out[2]_input_0_4 ,
            \lut_$iopadmap$out[2]_input_0_3 ,
            \lut_$iopadmap$out[2]_input_0_2 ,
            \lut_$iopadmap$out[2]_input_0_1 ,
            1'b0
         }),
        .out(\lut_$iopadmap$out[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in9[5]  (
        .C(\dffre_d_in9[5]_clock_0_0 ),
        .D(\dffre_d_in9[5]_input_0_0 ),
        .E(\dffre_d_in9[5]_input_2_0 ),
        .R(\dffre_d_in9[5]_input_1_0 ),
        .Q(\dffre_d_in9[5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0011110000111100100101100011110011000011110000110110100111000011)
    ) \lut_$abc$784685$new_new_n226__  (
        .in({
            \lut_$abc$784685$new_new_n226___input_0_5 ,
            \lut_$abc$784685$new_new_n226___input_0_4 ,
            \lut_$abc$784685$new_new_n226___input_0_3 ,
            \lut_$abc$784685$new_new_n226___input_0_2 ,
            \lut_$abc$784685$new_new_n226___input_0_1 ,
            \lut_$abc$784685$new_new_n226___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n226___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000000000000000000000)
    ) \lut_$abc$784685$new_new_n225__  (
        .in({
            \lut_$abc$784685$new_new_n225___input_0_4 ,
            \lut_$abc$784685$new_new_n225___input_0_3 ,
            \lut_$abc$784685$new_new_n225___input_0_2 ,
            \lut_$abc$784685$new_new_n225___input_0_1 ,
            \lut_$abc$784685$new_new_n225___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n225___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010000000000000)
    ) \lut_$abc$784685$new_new_n241__  (
        .in({
            \lut_$abc$784685$new_new_n241___input_0_4 ,
            \lut_$abc$784685$new_new_n241___input_0_3 ,
            \lut_$abc$784685$new_new_n241___input_0_2 ,
            \lut_$abc$784685$new_new_n241___input_0_1 ,
            \lut_$abc$784685$new_new_n241___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n241___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in5[3]  (
        .C(\dffre_d_in5[3]_clock_0_0 ),
        .D(\dffre_d_in5[3]_input_0_0 ),
        .E(\dffre_d_in5[3]_input_2_0 ),
        .R(\dffre_d_in5[3]_input_1_0 ),
        .Q(\dffre_d_in5[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000110100110011001)
    ) \lut_$abc$784685$new_new_n234__  (
        .in({
            1'b0,
            \lut_$abc$784685$new_new_n234___input_0_3 ,
            \lut_$abc$784685$new_new_n234___input_0_2 ,
            \lut_$abc$784685$new_new_n234___input_0_1 ,
            \lut_$abc$784685$new_new_n234___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n234___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010101011010100110101010010101)
    ) \lut_$abc$784685$new_new_n238__  (
        .in({
            \lut_$abc$784685$new_new_n238___input_0_4 ,
            \lut_$abc$784685$new_new_n238___input_0_3 ,
            \lut_$abc$784685$new_new_n238___input_0_2 ,
            \lut_$abc$784685$new_new_n238___input_0_1 ,
            \lut_$abc$784685$new_new_n238___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n238___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000110100110010110)
    ) \lut_$iopadmap$out[3]  (
        .in({
            1'b0,
            \lut_$iopadmap$out[3]_input_0_3 ,
            \lut_$iopadmap$out[3]_input_0_2 ,
            \lut_$iopadmap$out[3]_input_0_1 ,
            \lut_$iopadmap$out[3]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in12[3]  (
        .C(\dffre_d_in12[3]_clock_0_0 ),
        .D(\dffre_d_in12[3]_input_0_0 ),
        .E(\dffre_d_in12[3]_input_2_0 ),
        .R(\dffre_d_in12[3]_input_1_0 ),
        .Q(\dffre_d_in12[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000001000000000000000000000)
    ) \lut_$abc$784685$new_new_n236__  (
        .in({
            \lut_$abc$784685$new_new_n236___input_0_4 ,
            \lut_$abc$784685$new_new_n236___input_0_3 ,
            \lut_$abc$784685$new_new_n236___input_0_2 ,
            \lut_$abc$784685$new_new_n236___input_0_1 ,
            \lut_$abc$784685$new_new_n236___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n236___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000000000000000000)
    ) \lut_$abc$784685$new_new_n237__  (
        .in({
            \lut_$abc$784685$new_new_n237___input_0_4 ,
            \lut_$abc$784685$new_new_n237___input_0_3 ,
            \lut_$abc$784685$new_new_n237___input_0_2 ,
            \lut_$abc$784685$new_new_n237___input_0_1 ,
            \lut_$abc$784685$new_new_n237___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n237___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0101101001011010100101100101101010100101101001010110100110100101)
    ) \lut_$abc$784685$new_new_n242__  (
        .in({
            \lut_$abc$784685$new_new_n242___input_0_5 ,
            \lut_$abc$784685$new_new_n242___input_0_4 ,
            \lut_$abc$784685$new_new_n242___input_0_3 ,
            \lut_$abc$784685$new_new_n242___input_0_2 ,
            \lut_$abc$784685$new_new_n242___input_0_1 ,
            \lut_$abc$784685$new_new_n242___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n242___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010000000000000)
    ) \lut_$abc$784685$new_new_n240__  (
        .in({
            \lut_$abc$784685$new_new_n240___input_0_4 ,
            \lut_$abc$784685$new_new_n240___input_0_3 ,
            \lut_$abc$784685$new_new_n240___input_0_2 ,
            \lut_$abc$784685$new_new_n240___input_0_1 ,
            \lut_$abc$784685$new_new_n240___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n240___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$784685$new_new_n251__  (
        .in({
            \lut_$abc$784685$new_new_n251___input_0_4 ,
            \lut_$abc$784685$new_new_n251___input_0_3 ,
            \lut_$abc$784685$new_new_n251___input_0_2 ,
            \lut_$abc$784685$new_new_n251___input_0_1 ,
            \lut_$abc$784685$new_new_n251___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n251___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010110011010010110100110010110)
    ) \lut_$iopadmap$out[7]  (
        .in({
            \lut_$iopadmap$out[7]_input_0_4 ,
            \lut_$iopadmap$out[7]_input_0_3 ,
            \lut_$iopadmap$out[7]_input_0_2 ,
            \lut_$iopadmap$out[7]_input_0_1 ,
            \lut_$iopadmap$out[7]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01101100101000001001001101011111)
    ) \lut_$abc$784685$new_new_n248__  (
        .in({
            \lut_$abc$784685$new_new_n248___input_0_4 ,
            \lut_$abc$784685$new_new_n248___input_0_3 ,
            \lut_$abc$784685$new_new_n248___input_0_2 ,
            \lut_$abc$784685$new_new_n248___input_0_1 ,
            \lut_$abc$784685$new_new_n248___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n248___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$784685$new_new_n252__  (
        .in({
            \lut_$abc$784685$new_new_n252___input_0_4 ,
            \lut_$abc$784685$new_new_n252___input_0_3 ,
            \lut_$abc$784685$new_new_n252___input_0_2 ,
            \lut_$abc$784685$new_new_n252___input_0_1 ,
            \lut_$abc$784685$new_new_n252___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n252___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n134__  (
        .in({
            \lut_$abc$784685$new_new_n134___input_0_4 ,
            \lut_$abc$784685$new_new_n134___input_0_3 ,
            \lut_$abc$784685$new_new_n134___input_0_2 ,
            1'b0,
            \lut_$abc$784685$new_new_n134___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n134___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in8[7]  (
        .C(\dffre_d_in8[7]_clock_0_0 ),
        .D(\dffre_d_in8[7]_input_0_0 ),
        .E(\dffre_d_in8[7]_input_2_0 ),
        .R(\dffre_d_in8[7]_input_1_0 ),
        .Q(\dffre_d_in8[7]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111100010001000100001110111011110000111011101111000011101110111)
    ) \lut_$abc$784685$new_new_n250__  (
        .in({
            \lut_$abc$784685$new_new_n250___input_0_5 ,
            \lut_$abc$784685$new_new_n250___input_0_4 ,
            \lut_$abc$784685$new_new_n250___input_0_3 ,
            \lut_$abc$784685$new_new_n250___input_0_2 ,
            \lut_$abc$784685$new_new_n250___input_0_1 ,
            \lut_$abc$784685$new_new_n250___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n250___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001011001101001011010010110100101011010101001011010010110100101)
    ) \lut_$abc$784685$new_new_n253__  (
        .in({
            \lut_$abc$784685$new_new_n253___input_0_5 ,
            \lut_$abc$784685$new_new_n253___input_0_4 ,
            \lut_$abc$784685$new_new_n253___input_0_3 ,
            \lut_$abc$784685$new_new_n253___input_0_2 ,
            \lut_$abc$784685$new_new_n253___input_0_1 ,
            \lut_$abc$784685$new_new_n253___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n253___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$784685$new_new_n247__  (
        .in({
            \lut_$abc$784685$new_new_n247___input_0_4 ,
            \lut_$abc$784685$new_new_n247___input_0_3 ,
            \lut_$abc$784685$new_new_n247___input_0_2 ,
            \lut_$abc$784685$new_new_n247___input_0_1 ,
            \lut_$abc$784685$new_new_n247___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n247___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001010101101010011010101001010100111111110000001100000000111111)
    ) \lut_$abc$784685$new_new_n141__  (
        .in({
            \lut_$abc$784685$new_new_n141___input_0_5 ,
            \lut_$abc$784685$new_new_n141___input_0_4 ,
            \lut_$abc$784685$new_new_n141___input_0_3 ,
            \lut_$abc$784685$new_new_n141___input_0_2 ,
            \lut_$abc$784685$new_new_n141___input_0_1 ,
            \lut_$abc$784685$new_new_n141___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n141___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$784685$new_new_n147__  (
        .in({
            \lut_$abc$784685$new_new_n147___input_0_4 ,
            \lut_$abc$784685$new_new_n147___input_0_3 ,
            \lut_$abc$784685$new_new_n147___input_0_2 ,
            \lut_$abc$784685$new_new_n147___input_0_1 ,
            \lut_$abc$784685$new_new_n147___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n147___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110101010010101110000000011111110010101100101010011111100111111)
    ) \lut_$abc$784685$new_new_n145__  (
        .in({
            \lut_$abc$784685$new_new_n145___input_0_5 ,
            \lut_$abc$784685$new_new_n145___input_0_4 ,
            \lut_$abc$784685$new_new_n145___input_0_3 ,
            \lut_$abc$784685$new_new_n145___input_0_2 ,
            \lut_$abc$784685$new_new_n145___input_0_1 ,
            \lut_$abc$784685$new_new_n145___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n145___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$784685$new_new_n150__  (
        .in({
            \lut_$abc$784685$new_new_n150___input_0_4 ,
            \lut_$abc$784685$new_new_n150___input_0_3 ,
            \lut_$abc$784685$new_new_n150___input_0_2 ,
            \lut_$abc$784685$new_new_n150___input_0_1 ,
            \lut_$abc$784685$new_new_n150___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n150___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$784685$new_new_n139__  (
        .in({
            \lut_$abc$784685$new_new_n139___input_0_4 ,
            \lut_$abc$784685$new_new_n139___input_0_3 ,
            \lut_$abc$784685$new_new_n139___input_0_2 ,
            \lut_$abc$784685$new_new_n139___input_0_1 ,
            \lut_$abc$784685$new_new_n139___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n139___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$784685$new_new_n140__  (
        .in({
            \lut_$abc$784685$new_new_n140___input_0_4 ,
            \lut_$abc$784685$new_new_n140___input_0_3 ,
            \lut_$abc$784685$new_new_n140___input_0_2 ,
            \lut_$abc$784685$new_new_n140___input_0_1 ,
            \lut_$abc$784685$new_new_n140___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n140___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001011000111100011010011100001101101001110000110110100111000011)
    ) \lut_$abc$784685$new_new_n151__  (
        .in({
            \lut_$abc$784685$new_new_n151___input_0_5 ,
            \lut_$abc$784685$new_new_n151___input_0_4 ,
            \lut_$abc$784685$new_new_n151___input_0_3 ,
            \lut_$abc$784685$new_new_n151___input_0_2 ,
            \lut_$abc$784685$new_new_n151___input_0_1 ,
            \lut_$abc$784685$new_new_n151___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n151___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001011001101001010110101010010101101001100101101010010101011010)
    ) \lut_$iopadmap$out[6]  (
        .in({
            \lut_$iopadmap$out[6]_input_0_5 ,
            \lut_$iopadmap$out[6]_input_0_4 ,
            \lut_$iopadmap$out[6]_input_0_3 ,
            \lut_$iopadmap$out[6]_input_0_2 ,
            \lut_$iopadmap$out[6]_input_0_1 ,
            \lut_$iopadmap$out[6]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in12[4]  (
        .C(\dffre_d_in12[4]_clock_0_0 ),
        .D(\dffre_d_in12[4]_input_0_0 ),
        .E(\dffre_d_in12[4]_input_2_0 ),
        .R(\dffre_d_in12[4]_input_1_0 ),
        .Q(\dffre_d_in12[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in12[2]  (
        .C(\dffre_d_in12[2]_clock_0_0 ),
        .D(\dffre_d_in12[2]_input_0_0 ),
        .E(\dffre_d_in12[2]_input_2_0 ),
        .R(\dffre_d_in12[2]_input_1_0 ),
        .Q(\dffre_d_in12[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in12[1]  (
        .C(\dffre_d_in12[1]_clock_0_0 ),
        .D(\dffre_d_in12[1]_input_0_0 ),
        .E(\dffre_d_in12[1]_input_2_0 ),
        .R(\dffre_d_in12[1]_input_1_0 ),
        .Q(\dffre_d_in12[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001001001101011111)
    ) \lut_$abc$784685$new_new_n166__  (
        .in({
            1'b0,
            \lut_$abc$784685$new_new_n166___input_0_3 ,
            \lut_$abc$784685$new_new_n166___input_0_2 ,
            \lut_$abc$784685$new_new_n166___input_0_1 ,
            \lut_$abc$784685$new_new_n166___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n166___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n132__  (
        .in({
            1'b0,
            \lut_$abc$784685$new_new_n132___input_0_3 ,
            \lut_$abc$784685$new_new_n132___input_0_2 ,
            \lut_$abc$784685$new_new_n132___input_0_1 ,
            \lut_$abc$784685$new_new_n132___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n132___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in12[5]  (
        .C(\dffre_d_in12[5]_clock_0_0 ),
        .D(\dffre_d_in12[5]_input_0_0 ),
        .E(\dffre_d_in12[5]_input_2_0 ),
        .R(\dffre_d_in12[5]_input_1_0 ),
        .Q(\dffre_d_in12[5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110100110010110100101100110100110010110011010010110100110010110)
    ) \lut_$iopadmap$out[0]  (
        .in({
            \lut_$iopadmap$out[0]_input_0_5 ,
            \lut_$iopadmap$out[0]_input_0_4 ,
            \lut_$iopadmap$out[0]_input_0_3 ,
            \lut_$iopadmap$out[0]_input_0_2 ,
            \lut_$iopadmap$out[0]_input_0_1 ,
            \lut_$iopadmap$out[0]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110101011000000100101010011111110010101001111111001010100111111)
    ) \lut_$abc$784685$new_new_n170__  (
        .in({
            \lut_$abc$784685$new_new_n170___input_0_5 ,
            \lut_$abc$784685$new_new_n170___input_0_4 ,
            \lut_$abc$784685$new_new_n170___input_0_3 ,
            \lut_$abc$784685$new_new_n170___input_0_2 ,
            \lut_$abc$784685$new_new_n170___input_0_1 ,
            \lut_$abc$784685$new_new_n170___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n170___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in8[0]  (
        .C(\dffre_d_in8[0]_clock_0_0 ),
        .D(\dffre_d_in8[0]_input_0_0 ),
        .E(\dffre_d_in8[0]_input_2_0 ),
        .R(\dffre_d_in8[0]_input_1_0 ),
        .Q(\dffre_d_in8[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001000011101110111)
    ) \lut_$abc$784685$new_new_n163__  (
        .in({
            1'b0,
            \lut_$abc$784685$new_new_n163___input_0_3 ,
            \lut_$abc$784685$new_new_n163___input_0_2 ,
            \lut_$abc$784685$new_new_n163___input_0_1 ,
            \lut_$abc$784685$new_new_n163___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n163___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000001100100000000000000000000000000000000000)
    ) \lut_$abc$784685$new_new_n171__  (
        .in({
            \lut_$abc$784685$new_new_n171___input_0_5 ,
            \lut_$abc$784685$new_new_n171___input_0_4 ,
            \lut_$abc$784685$new_new_n171___input_0_3 ,
            \lut_$abc$784685$new_new_n171___input_0_2 ,
            \lut_$abc$784685$new_new_n171___input_0_1 ,
            \lut_$abc$784685$new_new_n171___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n171___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in12[0]  (
        .C(\dffre_d_in12[0]_clock_0_0 ),
        .D(\dffre_d_in12[0]_input_0_0 ),
        .E(\dffre_d_in12[0]_input_2_0 ),
        .R(\dffre_d_in12[0]_input_1_0 ),
        .Q(\dffre_d_in12[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001001000001010000001100001111)
    ) \lut_$abc$784685$new_new_n173__  (
        .in({
            \lut_$abc$784685$new_new_n173___input_0_4 ,
            \lut_$abc$784685$new_new_n173___input_0_3 ,
            1'b0,
            \lut_$abc$784685$new_new_n173___input_0_1 ,
            \lut_$abc$784685$new_new_n173___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n173___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$784685$new_new_n187__  (
        .in({
            \lut_$abc$784685$new_new_n187___input_0_4 ,
            \lut_$abc$784685$new_new_n187___input_0_3 ,
            \lut_$abc$784685$new_new_n187___input_0_2 ,
            \lut_$abc$784685$new_new_n187___input_0_1 ,
            \lut_$abc$784685$new_new_n187___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n187___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n143__  (
        .in({
            \lut_$abc$784685$new_new_n143___input_0_4 ,
            \lut_$abc$784685$new_new_n143___input_0_3 ,
            1'b0,
            \lut_$abc$784685$new_new_n143___input_0_1 ,
            \lut_$abc$784685$new_new_n143___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n143___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$784685$new_new_n188__  (
        .in({
            \lut_$abc$784685$new_new_n188___input_0_4 ,
            \lut_$abc$784685$new_new_n188___input_0_3 ,
            \lut_$abc$784685$new_new_n188___input_0_2 ,
            \lut_$abc$784685$new_new_n188___input_0_1 ,
            \lut_$abc$784685$new_new_n188___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n188___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111110101010111100001010010111001100100110011100001110010110)
    ) \lut_$abc$784685$new_new_n186__  (
        .in({
            \lut_$abc$784685$new_new_n186___input_0_5 ,
            \lut_$abc$784685$new_new_n186___input_0_4 ,
            \lut_$abc$784685$new_new_n186___input_0_3 ,
            \lut_$abc$784685$new_new_n186___input_0_2 ,
            \lut_$abc$784685$new_new_n186___input_0_1 ,
            \lut_$abc$784685$new_new_n186___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n186___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$784685$new_new_n189__  (
        .in({
            \lut_$abc$784685$new_new_n189___input_0_4 ,
            \lut_$abc$784685$new_new_n189___input_0_3 ,
            \lut_$abc$784685$new_new_n189___input_0_2 ,
            \lut_$abc$784685$new_new_n189___input_0_1 ,
            \lut_$abc$784685$new_new_n189___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n189___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$784685$new_new_n184__  (
        .in({
            \lut_$abc$784685$new_new_n184___input_0_4 ,
            \lut_$abc$784685$new_new_n184___input_0_3 ,
            \lut_$abc$784685$new_new_n184___input_0_2 ,
            \lut_$abc$784685$new_new_n184___input_0_1 ,
            \lut_$abc$784685$new_new_n184___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n184___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n146__  (
        .in({
            \lut_$abc$784685$new_new_n146___input_0_4 ,
            \lut_$abc$784685$new_new_n146___input_0_3 ,
            1'b0,
            \lut_$abc$784685$new_new_n146___input_0_1 ,
            \lut_$abc$784685$new_new_n146___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n146___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$784685$new_new_n185__  (
        .in({
            \lut_$abc$784685$new_new_n185___input_0_4 ,
            \lut_$abc$784685$new_new_n185___input_0_3 ,
            \lut_$abc$784685$new_new_n185___input_0_2 ,
            \lut_$abc$784685$new_new_n185___input_0_1 ,
            \lut_$abc$784685$new_new_n185___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n185___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111110101010111100001010010111001100100110011100001110010110)
    ) \lut_$abc$784685$new_new_n190__  (
        .in({
            \lut_$abc$784685$new_new_n190___input_0_5 ,
            \lut_$abc$784685$new_new_n190___input_0_4 ,
            \lut_$abc$784685$new_new_n190___input_0_3 ,
            \lut_$abc$784685$new_new_n190___input_0_2 ,
            \lut_$abc$784685$new_new_n190___input_0_1 ,
            \lut_$abc$784685$new_new_n190___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n190___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001011001101001011010011001011001101001100101101001011001101001)
    ) \lut_$iopadmap$out[4]  (
        .in({
            \lut_$iopadmap$out[4]_input_0_5 ,
            \lut_$iopadmap$out[4]_input_0_4 ,
            \lut_$iopadmap$out[4]_input_0_3 ,
            \lut_$iopadmap$out[4]_input_0_2 ,
            \lut_$iopadmap$out[4]_input_0_1 ,
            \lut_$iopadmap$out[4]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$784685$new_new_n203__  (
        .in({
            \lut_$abc$784685$new_new_n203___input_0_4 ,
            \lut_$abc$784685$new_new_n203___input_0_3 ,
            \lut_$abc$784685$new_new_n203___input_0_2 ,
            \lut_$abc$784685$new_new_n203___input_0_1 ,
            \lut_$abc$784685$new_new_n203___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n203___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n149__  (
        .in({
            \lut_$abc$784685$new_new_n149___input_0_4 ,
            \lut_$abc$784685$new_new_n149___input_0_3 ,
            \lut_$abc$784685$new_new_n149___input_0_2 ,
            \lut_$abc$784685$new_new_n149___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$784685$new_new_n149___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$784685$new_new_n204__  (
        .in({
            \lut_$abc$784685$new_new_n204___input_0_4 ,
            \lut_$abc$784685$new_new_n204___input_0_3 ,
            \lut_$abc$784685$new_new_n204___input_0_2 ,
            \lut_$abc$784685$new_new_n204___input_0_1 ,
            \lut_$abc$784685$new_new_n204___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n204___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111001100101010101001100111110000110000111010010110010110)
    ) \lut_$abc$784685$new_new_n202__  (
        .in({
            \lut_$abc$784685$new_new_n202___input_0_5 ,
            \lut_$abc$784685$new_new_n202___input_0_4 ,
            \lut_$abc$784685$new_new_n202___input_0_3 ,
            \lut_$abc$784685$new_new_n202___input_0_2 ,
            \lut_$abc$784685$new_new_n202___input_0_1 ,
            \lut_$abc$784685$new_new_n202___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n202___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$784685$new_new_n205__  (
        .in({
            \lut_$abc$784685$new_new_n205___input_0_4 ,
            \lut_$abc$784685$new_new_n205___input_0_3 ,
            \lut_$abc$784685$new_new_n205___input_0_2 ,
            \lut_$abc$784685$new_new_n205___input_0_1 ,
            \lut_$abc$784685$new_new_n205___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n205___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$784685$new_new_n200__  (
        .in({
            \lut_$abc$784685$new_new_n200___input_0_4 ,
            \lut_$abc$784685$new_new_n200___input_0_3 ,
            \lut_$abc$784685$new_new_n200___input_0_2 ,
            \lut_$abc$784685$new_new_n200___input_0_1 ,
            \lut_$abc$784685$new_new_n200___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n200___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$784685$new_new_n201__  (
        .in({
            \lut_$abc$784685$new_new_n201___input_0_4 ,
            \lut_$abc$784685$new_new_n201___input_0_3 ,
            \lut_$abc$784685$new_new_n201___input_0_2 ,
            \lut_$abc$784685$new_new_n201___input_0_1 ,
            \lut_$abc$784685$new_new_n201___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n201___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111110101010111100001010010111001100100110011100001110010110)
    ) \lut_$abc$784685$new_new_n206__  (
        .in({
            \lut_$abc$784685$new_new_n206___input_0_5 ,
            \lut_$abc$784685$new_new_n206___input_0_4 ,
            \lut_$abc$784685$new_new_n206___input_0_3 ,
            \lut_$abc$784685$new_new_n206___input_0_2 ,
            \lut_$abc$784685$new_new_n206___input_0_1 ,
            \lut_$abc$784685$new_new_n206___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n206___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001011001101001011010011001011001101001100101101001011001101001)
    ) \lut_$iopadmap$out[5]  (
        .in({
            \lut_$iopadmap$out[5]_input_0_5 ,
            \lut_$iopadmap$out[5]_input_0_4 ,
            \lut_$iopadmap$out[5]_input_0_3 ,
            \lut_$iopadmap$out[5]_input_0_2 ,
            \lut_$iopadmap$out[5]_input_0_1 ,
            \lut_$iopadmap$out[5]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110101010010101100101011001010111000000001111110011111100111111)
    ) \lut_$abc$784685$new_new_n256__  (
        .in({
            \lut_$abc$784685$new_new_n256___input_0_5 ,
            \lut_$abc$784685$new_new_n256___input_0_4 ,
            \lut_$abc$784685$new_new_n256___input_0_3 ,
            \lut_$abc$784685$new_new_n256___input_0_2 ,
            \lut_$abc$784685$new_new_n256___input_0_1 ,
            \lut_$abc$784685$new_new_n256___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n256___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in5[1]  (
        .C(\dffre_d_in5[1]_clock_0_0 ),
        .D(\dffre_d_in5[1]_input_0_0 ),
        .E(\dffre_d_in5[1]_input_2_0 ),
        .R(\dffre_d_in5[1]_input_1_0 ),
        .Q(\dffre_d_in5[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100101010000000000111111)
    ) \lut_$abc$784685$new_new_n258__  (
        .in({
            \lut_$abc$784685$new_new_n258___input_0_4 ,
            1'b0,
            \lut_$abc$784685$new_new_n258___input_0_2 ,
            \lut_$abc$784685$new_new_n258___input_0_1 ,
            \lut_$abc$784685$new_new_n258___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n258___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110101010010101110000000011111110010101100101010011111100111111)
    ) \lut_$abc$784685$new_new_n259__  (
        .in({
            \lut_$abc$784685$new_new_n259___input_0_5 ,
            \lut_$abc$784685$new_new_n259___input_0_4 ,
            \lut_$abc$784685$new_new_n259___input_0_3 ,
            \lut_$abc$784685$new_new_n259___input_0_2 ,
            \lut_$abc$784685$new_new_n259___input_0_1 ,
            \lut_$abc$784685$new_new_n259___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n259___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001001000001010000001100001111)
    ) \lut_$abc$784685$new_new_n260__  (
        .in({
            \lut_$abc$784685$new_new_n260___input_0_4 ,
            \lut_$abc$784685$new_new_n260___input_0_3 ,
            1'b0,
            \lut_$abc$784685$new_new_n260___input_0_1 ,
            \lut_$abc$784685$new_new_n260___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n260___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in8[1]  (
        .C(\dffre_d_in8[1]_clock_0_0 ),
        .D(\dffre_d_in8[1]_input_0_0 ),
        .E(\dffre_d_in8[1]_input_2_0 ),
        .R(\dffre_d_in8[1]_input_1_0 ),
        .Q(\dffre_d_in8[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in1[1]  (
        .C(\dffre_d_in1[1]_clock_0_0 ),
        .D(\dffre_d_in1[1]_input_0_0 ),
        .E(\dffre_d_in1[1]_input_2_0 ),
        .R(\dffre_d_in1[1]_input_1_0 ),
        .Q(\dffre_d_in1[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in7[1]  (
        .C(\dffre_d_in7[1]_clock_0_0 ),
        .D(\dffre_d_in7[1]_input_0_0 ),
        .E(\dffre_d_in7[1]_input_2_0 ),
        .R(\dffre_d_in7[1]_input_1_0 ),
        .Q(\dffre_d_in7[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110100110011001110000110011001110100101010101010000111111111111)
    ) \lut_$abc$784685$new_new_n255__  (
        .in({
            \lut_$abc$784685$new_new_n255___input_0_5 ,
            \lut_$abc$784685$new_new_n255___input_0_4 ,
            \lut_$abc$784685$new_new_n255___input_0_3 ,
            \lut_$abc$784685$new_new_n255___input_0_2 ,
            \lut_$abc$784685$new_new_n255___input_0_1 ,
            \lut_$abc$784685$new_new_n255___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n255___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110100110010110100101100110100110010110011010010110100110010110)
    ) \lut_$iopadmap$out[1]  (
        .in({
            \lut_$iopadmap$out[1]_input_0_5 ,
            \lut_$iopadmap$out[1]_input_0_4 ,
            \lut_$iopadmap$out[1]_input_0_3 ,
            \lut_$iopadmap$out[1]_input_0_2 ,
            \lut_$iopadmap$out[1]_input_0_1 ,
            \lut_$iopadmap$out[1]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100100110000000001011111)
    ) \lut_$abc$784685$new_new_n257__  (
        .in({
            \lut_$abc$784685$new_new_n257___input_0_4 ,
            1'b0,
            \lut_$abc$784685$new_new_n257___input_0_2 ,
            \lut_$abc$784685$new_new_n257___input_0_1 ,
            \lut_$abc$784685$new_new_n257___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n257___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in2[1]  (
        .C(\dffre_d_in2[1]_clock_0_0 ),
        .D(\dffre_d_in2[1]_input_0_0 ),
        .E(\dffre_d_in2[1]_input_2_0 ),
        .R(\dffre_d_in2[1]_input_1_0 ),
        .Q(\dffre_d_in2[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100000000000)
    ) \lut_$abc$784685$new_new_n213__  (
        .in({
            \lut_$abc$784685$new_new_n213___input_0_4 ,
            \lut_$abc$784685$new_new_n213___input_0_3 ,
            \lut_$abc$784685$new_new_n213___input_0_2 ,
            \lut_$abc$784685$new_new_n213___input_0_1 ,
            \lut_$abc$784685$new_new_n213___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n213___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in0[4]  (
        .C(\dffre_d_in0[4]_clock_0_0 ),
        .D(\dffre_d_in0[4]_input_0_0 ),
        .E(\dffre_d_in0[4]_input_2_0 ),
        .R(\dffre_d_in0[4]_input_1_0 ),
        .Q(\dffre_d_in0[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in0[5]  (
        .C(\dffre_d_in0[5]_clock_0_0 ),
        .D(\dffre_d_in0[5]_input_0_0 ),
        .E(\dffre_d_in0[5]_input_2_0 ),
        .R(\dffre_d_in0[5]_input_1_0 ),
        .Q(\dffre_d_in0[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in0[6]  (
        .C(\dffre_d_in0[6]_clock_0_0 ),
        .D(\dffre_d_in0[6]_input_0_0 ),
        .E(\dffre_d_in0[6]_input_2_0 ),
        .R(\dffre_d_in0[6]_input_1_0 ),
        .Q(\dffre_d_in0[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in0[7]  (
        .C(\dffre_d_in0[7]_clock_0_0 ),
        .D(\dffre_d_in0[7]_input_0_0 ),
        .E(\dffre_d_in0[7]_input_2_0 ),
        .R(\dffre_d_in0[7]_input_1_0 ),
        .Q(\dffre_d_in0[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010000000000000)
    ) \lut_$abc$784685$new_new_n232__  (
        .in({
            \lut_$abc$784685$new_new_n232___input_0_4 ,
            \lut_$abc$784685$new_new_n232___input_0_3 ,
            \lut_$abc$784685$new_new_n232___input_0_2 ,
            \lut_$abc$784685$new_new_n232___input_0_1 ,
            \lut_$abc$784685$new_new_n232___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n232___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111100101010011100110010011001)
    ) \lut_$abc$784685$new_new_n177__  (
        .in({
            \lut_$abc$784685$new_new_n177___input_0_4 ,
            \lut_$abc$784685$new_new_n177___input_0_3 ,
            \lut_$abc$784685$new_new_n177___input_0_2 ,
            \lut_$abc$784685$new_new_n177___input_0_1 ,
            \lut_$abc$784685$new_new_n177___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n177___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in0[2]  (
        .C(\dffre_d_in0[2]_clock_0_0 ),
        .D(\dffre_d_in0[2]_input_0_0 ),
        .E(\dffre_d_in0[2]_input_2_0 ),
        .R(\dffre_d_in0[2]_input_1_0 ),
        .Q(\dffre_d_in0[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in2[4]  (
        .C(\dffre_d_in2[4]_clock_0_0 ),
        .D(\dffre_d_in2[4]_input_0_0 ),
        .E(\dffre_d_in2[4]_input_2_0 ),
        .R(\dffre_d_in2[4]_input_1_0 ),
        .Q(\dffre_d_in2[4]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000001000000010000000100000000000000000000000000000000000000000)
    ) \lut_$abc$784685$new_new_n157__  (
        .in({
            \lut_$abc$784685$new_new_n157___input_0_5 ,
            \lut_$abc$784685$new_new_n157___input_0_4 ,
            \lut_$abc$784685$new_new_n157___input_0_3 ,
            \lut_$abc$784685$new_new_n157___input_0_2 ,
            \lut_$abc$784685$new_new_n157___input_0_1 ,
            \lut_$abc$784685$new_new_n157___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n157___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$784685$new_new_n176__  (
        .in({
            \lut_$abc$784685$new_new_n176___input_0_4 ,
            \lut_$abc$784685$new_new_n176___input_0_3 ,
            \lut_$abc$784685$new_new_n176___input_0_2 ,
            \lut_$abc$784685$new_new_n176___input_0_1 ,
            \lut_$abc$784685$new_new_n176___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n176___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010110001111000110100111000011)
    ) \lut_$abc$784685$new_new_n231__  (
        .in({
            \lut_$abc$784685$new_new_n231___input_0_4 ,
            \lut_$abc$784685$new_new_n231___input_0_3 ,
            \lut_$abc$784685$new_new_n231___input_0_2 ,
            \lut_$abc$784685$new_new_n231___input_0_1 ,
            \lut_$abc$784685$new_new_n231___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n231___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in10[4]  (
        .C(\dffre_d_in10[4]_clock_0_0 ),
        .D(\dffre_d_in10[4]_input_0_0 ),
        .E(\dffre_d_in10[4]_input_2_0 ),
        .R(\dffre_d_in10[4]_input_1_0 ),
        .Q(\dffre_d_in10[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in10[5]  (
        .C(\dffre_d_in10[5]_clock_0_0 ),
        .D(\dffre_d_in10[5]_input_0_0 ),
        .E(\dffre_d_in10[5]_input_2_0 ),
        .R(\dffre_d_in10[5]_input_1_0 ),
        .Q(\dffre_d_in10[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00010000000000000000000000000000)
    ) \lut_$abc$784685$new_new_n228__  (
        .in({
            \lut_$abc$784685$new_new_n228___input_0_4 ,
            \lut_$abc$784685$new_new_n228___input_0_3 ,
            \lut_$abc$784685$new_new_n228___input_0_2 ,
            \lut_$abc$784685$new_new_n228___input_0_1 ,
            \lut_$abc$784685$new_new_n228___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n228___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010000000000000000000)
    ) \lut_$abc$784685$new_new_n229__  (
        .in({
            \lut_$abc$784685$new_new_n229___input_0_4 ,
            \lut_$abc$784685$new_new_n229___input_0_3 ,
            \lut_$abc$784685$new_new_n229___input_0_2 ,
            \lut_$abc$784685$new_new_n229___input_0_1 ,
            \lut_$abc$784685$new_new_n229___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n229___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100000000000000)
    ) \lut_$abc$784685$new_new_n210__  (
        .in({
            \lut_$abc$784685$new_new_n210___input_0_4 ,
            \lut_$abc$784685$new_new_n210___input_0_3 ,
            \lut_$abc$784685$new_new_n210___input_0_2 ,
            \lut_$abc$784685$new_new_n210___input_0_1 ,
            \lut_$abc$784685$new_new_n210___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n210___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10010110011010010011110011000011)
    ) \lut_$abc$784685$new_new_n212__  (
        .in({
            \lut_$abc$784685$new_new_n212___input_0_4 ,
            \lut_$abc$784685$new_new_n212___input_0_3 ,
            \lut_$abc$784685$new_new_n212___input_0_2 ,
            \lut_$abc$784685$new_new_n212___input_0_1 ,
            \lut_$abc$784685$new_new_n212___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n212___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000001000100000000000000000000000000010000000)
    ) \lut_$abc$784685$new_new_n169__  (
        .in({
            \lut_$abc$784685$new_new_n169___input_0_5 ,
            \lut_$abc$784685$new_new_n169___input_0_4 ,
            \lut_$abc$784685$new_new_n169___input_0_3 ,
            \lut_$abc$784685$new_new_n169___input_0_2 ,
            \lut_$abc$784685$new_new_n169___input_0_1 ,
            \lut_$abc$784685$new_new_n169___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n169___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000000000000000000000)
    ) \lut_$abc$784685$new_new_n230__  (
        .in({
            \lut_$abc$784685$new_new_n230___input_0_4 ,
            \lut_$abc$784685$new_new_n230___input_0_3 ,
            \lut_$abc$784685$new_new_n230___input_0_2 ,
            \lut_$abc$784685$new_new_n230___input_0_1 ,
            \lut_$abc$784685$new_new_n230___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n230___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in4[7]  (
        .C(\dffre_d_in4[7]_clock_0_0 ),
        .D(\dffre_d_in4[7]_input_0_0 ),
        .E(\dffre_d_in4[7]_input_2_0 ),
        .R(\dffre_d_in4[7]_input_1_0 ),
        .Q(\dffre_d_in4[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in4[5]  (
        .C(\dffre_d_in4[5]_clock_0_0 ),
        .D(\dffre_d_in4[5]_input_0_0 ),
        .E(\dffre_d_in4[5]_input_2_0 ),
        .R(\dffre_d_in4[5]_input_1_0 ),
        .Q(\dffre_d_in4[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in4[3]  (
        .C(\dffre_d_in4[3]_clock_0_0 ),
        .D(\dffre_d_in4[3]_input_0_0 ),
        .E(\dffre_d_in4[3]_input_2_0 ),
        .R(\dffre_d_in4[3]_input_1_0 ),
        .Q(\dffre_d_in4[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in4[6]  (
        .C(\dffre_d_in4[6]_clock_0_0 ),
        .D(\dffre_d_in4[6]_input_0_0 ),
        .E(\dffre_d_in4[6]_input_2_0 ),
        .R(\dffre_d_in4[6]_input_1_0 ),
        .Q(\dffre_d_in4[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111110101010111100001010010111001100100110011100001110010110)
    ) \lut_$abc$784685$new_new_n181__  (
        .in({
            \lut_$abc$784685$new_new_n181___input_0_5 ,
            \lut_$abc$784685$new_new_n181___input_0_4 ,
            \lut_$abc$784685$new_new_n181___input_0_3 ,
            \lut_$abc$784685$new_new_n181___input_0_2 ,
            \lut_$abc$784685$new_new_n181___input_0_1 ,
            \lut_$abc$784685$new_new_n181___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n181___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in4[4]  (
        .C(\dffre_d_in4[4]_clock_0_0 ),
        .D(\dffre_d_in4[4]_input_0_0 ),
        .E(\dffre_d_in4[4]_input_2_0 ),
        .R(\dffre_d_in4[4]_input_1_0 ),
        .Q(\dffre_d_in4[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000100000)
    ) \lut_$abc$784685$new_new_n218__  (
        .in({
            1'b0,
            \lut_$abc$784685$new_new_n218___input_0_3 ,
            \lut_$abc$784685$new_new_n218___input_0_2 ,
            \lut_$abc$784685$new_new_n218___input_0_1 ,
            \lut_$abc$784685$new_new_n218___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n218___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n136__  (
        .in({
            \lut_$abc$784685$new_new_n136___input_0_4 ,
            \lut_$abc$784685$new_new_n136___input_0_3 ,
            \lut_$abc$784685$new_new_n136___input_0_2 ,
            1'b0,
            \lut_$abc$784685$new_new_n136___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n136___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$784685$new_new_n180__  (
        .in({
            \lut_$abc$784685$new_new_n180___input_0_4 ,
            \lut_$abc$784685$new_new_n180___input_0_3 ,
            \lut_$abc$784685$new_new_n180___input_0_2 ,
            \lut_$abc$784685$new_new_n180___input_0_1 ,
            \lut_$abc$784685$new_new_n180___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n180___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in4[2]  (
        .C(\dffre_d_in4[2]_clock_0_0 ),
        .D(\dffre_d_in4[2]_input_0_0 ),
        .E(\dffre_d_in4[2]_input_2_0 ),
        .R(\dffre_d_in4[2]_input_1_0 ),
        .Q(\dffre_d_in4[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in4[0]  (
        .C(\dffre_d_in4[0]_clock_0_0 ),
        .D(\dffre_d_in4[0]_input_0_0 ),
        .E(\dffre_d_in4[0]_input_2_0 ),
        .R(\dffre_d_in4[0]_input_1_0 ),
        .Q(\dffre_d_in4[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000110000000000000010000000000000000000000000000000000000)
    ) \lut_$abc$784685$new_new_n165__  (
        .in({
            \lut_$abc$784685$new_new_n165___input_0_5 ,
            \lut_$abc$784685$new_new_n165___input_0_4 ,
            \lut_$abc$784685$new_new_n165___input_0_3 ,
            \lut_$abc$784685$new_new_n165___input_0_2 ,
            \lut_$abc$784685$new_new_n165___input_0_1 ,
            \lut_$abc$784685$new_new_n165___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n165___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n137__  (
        .in({
            \lut_$abc$784685$new_new_n137___input_0_4 ,
            \lut_$abc$784685$new_new_n137___input_0_3 ,
            1'b0,
            \lut_$abc$784685$new_new_n137___input_0_1 ,
            \lut_$abc$784685$new_new_n137___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n137___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$784685$new_new_n179__  (
        .in({
            \lut_$abc$784685$new_new_n179___input_0_4 ,
            \lut_$abc$784685$new_new_n179___input_0_3 ,
            \lut_$abc$784685$new_new_n179___input_0_2 ,
            \lut_$abc$784685$new_new_n179___input_0_1 ,
            \lut_$abc$784685$new_new_n179___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n179___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in11[7]  (
        .C(\dffre_d_in11[7]_clock_0_0 ),
        .D(\dffre_d_in11[7]_input_0_0 ),
        .E(\dffre_d_in11[7]_input_2_0 ),
        .R(\dffre_d_in11[7]_input_1_0 ),
        .Q(\dffre_d_in11[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in11[5]  (
        .C(\dffre_d_in11[5]_clock_0_0 ),
        .D(\dffre_d_in11[5]_input_0_0 ),
        .E(\dffre_d_in11[5]_input_2_0 ),
        .R(\dffre_d_in11[5]_input_1_0 ),
        .Q(\dffre_d_in11[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000000000000000000000)
    ) \lut_$abc$784685$new_new_n235__  (
        .in({
            \lut_$abc$784685$new_new_n235___input_0_4 ,
            \lut_$abc$784685$new_new_n235___input_0_3 ,
            \lut_$abc$784685$new_new_n235___input_0_2 ,
            \lut_$abc$784685$new_new_n235___input_0_1 ,
            \lut_$abc$784685$new_new_n235___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n235___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in11[2]  (
        .C(\dffre_d_in11[2]_clock_0_0 ),
        .D(\dffre_d_in11[2]_input_0_0 ),
        .E(\dffre_d_in11[2]_input_2_0 ),
        .R(\dffre_d_in11[2]_input_1_0 ),
        .Q(\dffre_d_in11[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in11[3]  (
        .C(\dffre_d_in11[3]_clock_0_0 ),
        .D(\dffre_d_in11[3]_input_0_0 ),
        .E(\dffre_d_in11[3]_input_2_0 ),
        .R(\dffre_d_in11[3]_input_1_0 ),
        .Q(\dffre_d_in11[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in11[6]  (
        .C(\dffre_d_in11[6]_clock_0_0 ),
        .D(\dffre_d_in11[6]_input_0_0 ),
        .E(\dffre_d_in11[6]_input_2_0 ),
        .R(\dffre_d_in11[6]_input_1_0 ),
        .Q(\dffre_d_in11[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in11[4]  (
        .C(\dffre_d_in11[4]_clock_0_0 ),
        .D(\dffre_d_in11[4]_input_0_0 ),
        .E(\dffre_d_in11[4]_input_2_0 ),
        .R(\dffre_d_in11[4]_input_1_0 ),
        .Q(\dffre_d_in11[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in11[0]  (
        .C(\dffre_d_in11[0]_clock_0_0 ),
        .D(\dffre_d_in11[0]_input_0_0 ),
        .E(\dffre_d_in11[0]_input_2_0 ),
        .R(\dffre_d_in11[0]_input_1_0 ),
        .Q(\dffre_d_in11[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in11[1]  (
        .C(\dffre_d_in11[1]_clock_0_0 ),
        .D(\dffre_d_in11[1]_input_0_0 ),
        .E(\dffre_d_in11[1]_input_2_0 ),
        .R(\dffre_d_in11[1]_input_1_0 ),
        .Q(\dffre_d_in11[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$abc$784685$new_new_n199__  (
        .in({
            \lut_$abc$784685$new_new_n199___input_0_4 ,
            \lut_$abc$784685$new_new_n199___input_0_3 ,
            \lut_$abc$784685$new_new_n199___input_0_2 ,
            \lut_$abc$784685$new_new_n199___input_0_1 ,
            \lut_$abc$784685$new_new_n199___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n199___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000010100000000000000000000000000000100000000000000000000000000)
    ) \lut_$abc$784685$new_new_n167__  (
        .in({
            \lut_$abc$784685$new_new_n167___input_0_5 ,
            \lut_$abc$784685$new_new_n167___input_0_4 ,
            \lut_$abc$784685$new_new_n167___input_0_3 ,
            \lut_$abc$784685$new_new_n167___input_0_2 ,
            \lut_$abc$784685$new_new_n167___input_0_1 ,
            \lut_$abc$784685$new_new_n167___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n167___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000000000000000000000)
    ) \lut_$abc$784685$new_new_n217__  (
        .in({
            \lut_$abc$784685$new_new_n217___input_0_4 ,
            \lut_$abc$784685$new_new_n217___input_0_3 ,
            \lut_$abc$784685$new_new_n217___input_0_2 ,
            \lut_$abc$784685$new_new_n217___input_0_1 ,
            \lut_$abc$784685$new_new_n217___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n217___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in7[6]  (
        .C(\dffre_d_in7[6]_clock_0_0 ),
        .D(\dffre_d_in7[6]_input_0_0 ),
        .E(\dffre_d_in7[6]_input_2_0 ),
        .R(\dffre_d_in7[6]_input_1_0 ),
        .Q(\dffre_d_in7[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in7[5]  (
        .C(\dffre_d_in7[5]_clock_0_0 ),
        .D(\dffre_d_in7[5]_input_0_0 ),
        .E(\dffre_d_in7[5]_input_2_0 ),
        .R(\dffre_d_in7[5]_input_1_0 ),
        .Q(\dffre_d_in7[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000100000000000)
    ) \lut_$abc$784685$new_new_n239__  (
        .in({
            \lut_$abc$784685$new_new_n239___input_0_4 ,
            \lut_$abc$784685$new_new_n239___input_0_3 ,
            \lut_$abc$784685$new_new_n239___input_0_2 ,
            \lut_$abc$784685$new_new_n239___input_0_1 ,
            \lut_$abc$784685$new_new_n239___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n239___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in7[3]  (
        .C(\dffre_d_in7[3]_clock_0_0 ),
        .D(\dffre_d_in7[3]_input_0_0 ),
        .E(\dffre_d_in7[3]_input_2_0 ),
        .R(\dffre_d_in7[3]_input_1_0 ),
        .Q(\dffre_d_in7[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in7[2]  (
        .C(\dffre_d_in7[2]_clock_0_0 ),
        .D(\dffre_d_in7[2]_input_0_0 ),
        .E(\dffre_d_in7[2]_input_2_0 ),
        .R(\dffre_d_in7[2]_input_1_0 ),
        .Q(\dffre_d_in7[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in7[7]  (
        .C(\dffre_d_in7[7]_clock_0_0 ),
        .D(\dffre_d_in7[7]_input_0_0 ),
        .E(\dffre_d_in7[7]_input_2_0 ),
        .R(\dffre_d_in7[7]_input_1_0 ),
        .Q(\dffre_d_in7[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in7[4]  (
        .C(\dffre_d_in7[4]_clock_0_0 ),
        .D(\dffre_d_in7[4]_input_0_0 ),
        .E(\dffre_d_in7[4]_input_2_0 ),
        .R(\dffre_d_in7[4]_input_1_0 ),
        .Q(\dffre_d_in7[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000100000000000000000000000000)
    ) \lut_$abc$784685$new_new_n223__  (
        .in({
            \lut_$abc$784685$new_new_n223___input_0_4 ,
            \lut_$abc$784685$new_new_n223___input_0_3 ,
            \lut_$abc$784685$new_new_n223___input_0_2 ,
            \lut_$abc$784685$new_new_n223___input_0_1 ,
            \lut_$abc$784685$new_new_n223___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n223___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n133__  (
        .in({
            \lut_$abc$784685$new_new_n133___input_0_4 ,
            1'b0,
            \lut_$abc$784685$new_new_n133___input_0_2 ,
            \lut_$abc$784685$new_new_n133___input_0_1 ,
            \lut_$abc$784685$new_new_n133___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n133___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in7[0]  (
        .C(\dffre_d_in7[0]_clock_0_0 ),
        .D(\dffre_d_in7[0]_input_0_0 ),
        .E(\dffre_d_in7[0]_input_2_0 ),
        .R(\dffre_d_in7[0]_input_1_0 ),
        .Q(\dffre_d_in7[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000001010000010000000000000000000000)
    ) \lut_$abc$784685$new_new_n154__  (
        .in({
            \lut_$abc$784685$new_new_n154___input_0_5 ,
            \lut_$abc$784685$new_new_n154___input_0_4 ,
            \lut_$abc$784685$new_new_n154___input_0_3 ,
            \lut_$abc$784685$new_new_n154___input_0_2 ,
            \lut_$abc$784685$new_new_n154___input_0_1 ,
            \lut_$abc$784685$new_new_n154___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n154___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110111011101110110011001100110011100001000100011100001100110011)
    ) \lut_$abc$784685$new_new_n182__  (
        .in({
            \lut_$abc$784685$new_new_n182___input_0_5 ,
            \lut_$abc$784685$new_new_n182___input_0_4 ,
            \lut_$abc$784685$new_new_n182___input_0_3 ,
            \lut_$abc$784685$new_new_n182___input_0_2 ,
            \lut_$abc$784685$new_new_n182___input_0_1 ,
            \lut_$abc$784685$new_new_n182___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n182___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in6[4]  (
        .C(\dffre_d_in6[4]_clock_0_0 ),
        .D(\dffre_d_in6[4]_input_0_0 ),
        .E(\dffre_d_in6[4]_input_2_0 ),
        .R(\dffre_d_in6[4]_input_1_0 ),
        .Q(\dffre_d_in6[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in6[2]  (
        .C(\dffre_d_in6[2]_clock_0_0 ),
        .D(\dffre_d_in6[2]_input_0_0 ),
        .E(\dffre_d_in6[2]_input_2_0 ),
        .R(\dffre_d_in6[2]_input_1_0 ),
        .Q(\dffre_d_in6[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000000000000000000)
    ) \lut_$abc$784685$new_new_n211__  (
        .in({
            \lut_$abc$784685$new_new_n211___input_0_4 ,
            \lut_$abc$784685$new_new_n211___input_0_3 ,
            \lut_$abc$784685$new_new_n211___input_0_2 ,
            \lut_$abc$784685$new_new_n211___input_0_1 ,
            \lut_$abc$784685$new_new_n211___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n211___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in6[6]  (
        .C(\dffre_d_in6[6]_clock_0_0 ),
        .D(\dffre_d_in6[6]_input_0_0 ),
        .E(\dffre_d_in6[6]_input_2_0 ),
        .R(\dffre_d_in6[6]_input_1_0 ),
        .Q(\dffre_d_in6[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in6[3]  (
        .C(\dffre_d_in6[3]_clock_0_0 ),
        .D(\dffre_d_in6[3]_input_0_0 ),
        .E(\dffre_d_in6[3]_input_2_0 ),
        .R(\dffre_d_in6[3]_input_1_0 ),
        .Q(\dffre_d_in6[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in6[7]  (
        .C(\dffre_d_in6[7]_clock_0_0 ),
        .D(\dffre_d_in6[7]_input_0_0 ),
        .E(\dffre_d_in6[7]_input_2_0 ),
        .R(\dffre_d_in6[7]_input_1_0 ),
        .Q(\dffre_d_in6[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in6[5]  (
        .C(\dffre_d_in6[5]_clock_0_0 ),
        .D(\dffre_d_in6[5]_input_0_0 ),
        .E(\dffre_d_in6[5]_input_2_0 ),
        .R(\dffre_d_in6[5]_input_1_0 ),
        .Q(\dffre_d_in6[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n142__  (
        .in({
            \lut_$abc$784685$new_new_n142___input_0_4 ,
            \lut_$abc$784685$new_new_n142___input_0_3 ,
            \lut_$abc$784685$new_new_n142___input_0_2 ,
            1'b0,
            \lut_$abc$784685$new_new_n142___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n142___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$784685$new_new_n244__  (
        .in({
            \lut_$abc$784685$new_new_n244___input_0_4 ,
            \lut_$abc$784685$new_new_n244___input_0_3 ,
            \lut_$abc$784685$new_new_n244___input_0_2 ,
            \lut_$abc$784685$new_new_n244___input_0_1 ,
            \lut_$abc$784685$new_new_n244___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n244___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$784685$new_new_n245__  (
        .in({
            \lut_$abc$784685$new_new_n245___input_0_4 ,
            \lut_$abc$784685$new_new_n245___input_0_3 ,
            \lut_$abc$784685$new_new_n245___input_0_2 ,
            \lut_$abc$784685$new_new_n245___input_0_1 ,
            \lut_$abc$784685$new_new_n245___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n245___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000011100000000000000000000000000000000000000000)
    ) \lut_$abc$784685$new_new_n172__  (
        .in({
            \lut_$abc$784685$new_new_n172___input_0_5 ,
            \lut_$abc$784685$new_new_n172___input_0_4 ,
            \lut_$abc$784685$new_new_n172___input_0_3 ,
            \lut_$abc$784685$new_new_n172___input_0_2 ,
            \lut_$abc$784685$new_new_n172___input_0_1 ,
            \lut_$abc$784685$new_new_n172___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n172___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001010101101010011010101001010101101010100101010110101010010101)
    ) \lut_$abc$784685$new_new_n246__  (
        .in({
            \lut_$abc$784685$new_new_n246___input_0_5 ,
            \lut_$abc$784685$new_new_n246___input_0_4 ,
            \lut_$abc$784685$new_new_n246___input_0_3 ,
            \lut_$abc$784685$new_new_n246___input_0_2 ,
            \lut_$abc$784685$new_new_n246___input_0_1 ,
            \lut_$abc$784685$new_new_n246___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n246___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in1[4]  (
        .C(\dffre_d_in1[4]_clock_0_0 ),
        .D(\dffre_d_in1[4]_input_0_0 ),
        .E(\dffre_d_in1[4]_input_2_0 ),
        .R(\dffre_d_in1[4]_input_1_0 ),
        .Q(\dffre_d_in1[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in1[5]  (
        .C(\dffre_d_in1[5]_clock_0_0 ),
        .D(\dffre_d_in1[5]_input_0_0 ),
        .E(\dffre_d_in1[5]_input_2_0 ),
        .R(\dffre_d_in1[5]_input_1_0 ),
        .Q(\dffre_d_in1[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000010000000000000000000000000)
    ) \lut_$abc$784685$new_new_n233__  (
        .in({
            \lut_$abc$784685$new_new_n233___input_0_4 ,
            \lut_$abc$784685$new_new_n233___input_0_3 ,
            \lut_$abc$784685$new_new_n233___input_0_2 ,
            \lut_$abc$784685$new_new_n233___input_0_1 ,
            \lut_$abc$784685$new_new_n233___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n233___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000001000000010000000100000000000)
    ) \lut_$abc$784685$new_new_n153__  (
        .in({
            \lut_$abc$784685$new_new_n153___input_0_5 ,
            \lut_$abc$784685$new_new_n153___input_0_4 ,
            \lut_$abc$784685$new_new_n153___input_0_3 ,
            \lut_$abc$784685$new_new_n153___input_0_2 ,
            \lut_$abc$784685$new_new_n153___input_0_1 ,
            \lut_$abc$784685$new_new_n153___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n153___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in1[6]  (
        .C(\dffre_d_in1[6]_clock_0_0 ),
        .D(\dffre_d_in1[6]_input_0_0 ),
        .E(\dffre_d_in1[6]_input_2_0 ),
        .R(\dffre_d_in1[6]_input_1_0 ),
        .Q(\dffre_d_in1[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in12[6]  (
        .C(\dffre_d_in12[6]_clock_0_0 ),
        .D(\dffre_d_in12[6]_input_0_0 ),
        .E(\dffre_d_in12[6]_input_2_0 ),
        .R(\dffre_d_in12[6]_input_1_0 ),
        .Q(\dffre_d_in12[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in1[0]  (
        .C(\dffre_d_in1[0]_clock_0_0 ),
        .D(\dffre_d_in1[0]_input_0_0 ),
        .E(\dffre_d_in1[0]_input_2_0 ),
        .R(\dffre_d_in1[0]_input_1_0 ),
        .Q(\dffre_d_in1[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in1[2]  (
        .C(\dffre_d_in1[2]_clock_0_0 ),
        .D(\dffre_d_in1[2]_input_0_0 ),
        .E(\dffre_d_in1[2]_input_2_0 ),
        .R(\dffre_d_in1[2]_input_1_0 ),
        .Q(\dffre_d_in1[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110100110011001101001010101010111000011001100110000111111111111)
    ) \lut_$abc$784685$new_new_n156__  (
        .in({
            \lut_$abc$784685$new_new_n156___input_0_5 ,
            \lut_$abc$784685$new_new_n156___input_0_4 ,
            \lut_$abc$784685$new_new_n156___input_0_3 ,
            \lut_$abc$784685$new_new_n156___input_0_2 ,
            \lut_$abc$784685$new_new_n156___input_0_1 ,
            \lut_$abc$784685$new_new_n156___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n156___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111100010001000100001110111011110000111011101111000011101110111)
    ) \lut_$abc$784685$new_new_n135__  (
        .in({
            \lut_$abc$784685$new_new_n135___input_0_5 ,
            \lut_$abc$784685$new_new_n135___input_0_4 ,
            \lut_$abc$784685$new_new_n135___input_0_3 ,
            \lut_$abc$784685$new_new_n135___input_0_2 ,
            \lut_$abc$784685$new_new_n135___input_0_1 ,
            \lut_$abc$784685$new_new_n135___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n135___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in1[3]  (
        .C(\dffre_d_in1[3]_clock_0_0 ),
        .D(\dffre_d_in1[3]_input_0_0 ),
        .E(\dffre_d_in1[3]_input_2_0 ),
        .R(\dffre_d_in1[3]_input_1_0 ),
        .Q(\dffre_d_in1[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in1[7]  (
        .C(\dffre_d_in1[7]_clock_0_0 ),
        .D(\dffre_d_in1[7]_input_0_0 ),
        .E(\dffre_d_in1[7]_input_2_0 ),
        .R(\dffre_d_in1[7]_input_1_0 ),
        .Q(\dffre_d_in1[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in2[7]  (
        .C(\dffre_d_in2[7]_clock_0_0 ),
        .D(\dffre_d_in2[7]_input_0_0 ),
        .E(\dffre_d_in2[7]_input_2_0 ),
        .R(\dffre_d_in2[7]_input_1_0 ),
        .Q(\dffre_d_in2[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in2[6]  (
        .C(\dffre_d_in2[6]_clock_0_0 ),
        .D(\dffre_d_in2[6]_input_0_0 ),
        .E(\dffre_d_in2[6]_input_2_0 ),
        .R(\dffre_d_in2[6]_input_1_0 ),
        .Q(\dffre_d_in2[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111101011111010110010010000010110101010101010101001100101010101)
    ) \lut_$abc$784685$new_new_n192__  (
        .in({
            \lut_$abc$784685$new_new_n192___input_0_5 ,
            \lut_$abc$784685$new_new_n192___input_0_4 ,
            \lut_$abc$784685$new_new_n192___input_0_3 ,
            \lut_$abc$784685$new_new_n192___input_0_2 ,
            \lut_$abc$784685$new_new_n192___input_0_1 ,
            \lut_$abc$784685$new_new_n192___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n192___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in2[0]  (
        .C(\dffre_d_in2[0]_clock_0_0 ),
        .D(\dffre_d_in2[0]_input_0_0 ),
        .E(\dffre_d_in2[0]_input_2_0 ),
        .R(\dffre_d_in2[0]_input_1_0 ),
        .Q(\dffre_d_in2[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in2[3]  (
        .C(\dffre_d_in2[3]_clock_0_0 ),
        .D(\dffre_d_in2[3]_input_0_0 ),
        .E(\dffre_d_in2[3]_input_2_0 ),
        .R(\dffre_d_in2[3]_input_1_0 ),
        .Q(\dffre_d_in2[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in2[5]  (
        .C(\dffre_d_in2[5]_clock_0_0 ),
        .D(\dffre_d_in2[5]_input_0_0 ),
        .E(\dffre_d_in2[5]_input_2_0 ),
        .R(\dffre_d_in2[5]_input_1_0 ),
        .Q(\dffre_d_in2[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100000000000000000000)
    ) \lut_$abc$784685$new_new_n214__  (
        .in({
            \lut_$abc$784685$new_new_n214___input_0_4 ,
            1'b0,
            \lut_$abc$784685$new_new_n214___input_0_2 ,
            \lut_$abc$784685$new_new_n214___input_0_1 ,
            \lut_$abc$784685$new_new_n214___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n214___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in14[0]  (
        .C(\dffre_d_in14[0]_clock_0_0 ),
        .D(\dffre_d_in14[0]_input_0_0 ),
        .E(\dffre_d_in14[0]_input_2_0 ),
        .R(\dffre_d_in14[0]_input_1_0 ),
        .Q(\dffre_d_in14[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in5[5]  (
        .C(\dffre_d_in5[5]_clock_0_0 ),
        .D(\dffre_d_in5[5]_input_0_0 ),
        .E(\dffre_d_in5[5]_input_2_0 ),
        .R(\dffre_d_in5[5]_input_1_0 ),
        .Q(\dffre_d_in5[5]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0110100111000011100110010011001110100101000011110101010111111111)
    ) \lut_$abc$784685$new_new_n160__  (
        .in({
            \lut_$abc$784685$new_new_n160___input_0_5 ,
            \lut_$abc$784685$new_new_n160___input_0_4 ,
            \lut_$abc$784685$new_new_n160___input_0_3 ,
            \lut_$abc$784685$new_new_n160___input_0_2 ,
            \lut_$abc$784685$new_new_n160___input_0_1 ,
            \lut_$abc$784685$new_new_n160___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n160___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0001000000010000000000000000000000010000000000000000000000000000)
    ) \lut_$abc$784685$new_new_n159__  (
        .in({
            \lut_$abc$784685$new_new_n159___input_0_5 ,
            \lut_$abc$784685$new_new_n159___input_0_4 ,
            \lut_$abc$784685$new_new_n159___input_0_3 ,
            \lut_$abc$784685$new_new_n159___input_0_2 ,
            \lut_$abc$784685$new_new_n159___input_0_1 ,
            \lut_$abc$784685$new_new_n159___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n159___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in2[2]  (
        .C(\dffre_d_in2[2]_clock_0_0 ),
        .D(\dffre_d_in2[2]_input_0_0 ),
        .E(\dffre_d_in2[2]_input_2_0 ),
        .R(\dffre_d_in2[2]_input_1_0 ),
        .Q(\dffre_d_in2[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n148__  (
        .in({
            \lut_$abc$784685$new_new_n148___input_0_4 ,
            \lut_$abc$784685$new_new_n148___input_0_3 ,
            1'b0,
            \lut_$abc$784685$new_new_n148___input_0_1 ,
            \lut_$abc$784685$new_new_n148___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n148___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in8[3]  (
        .C(\dffre_d_in8[3]_clock_0_0 ),
        .D(\dffre_d_in8[3]_input_0_0 ),
        .E(\dffre_d_in8[3]_input_2_0 ),
        .R(\dffre_d_in8[3]_input_1_0 ),
        .Q(\dffre_d_in8[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in8[2]  (
        .C(\dffre_d_in8[2]_clock_0_0 ),
        .D(\dffre_d_in8[2]_input_0_0 ),
        .E(\dffre_d_in8[2]_input_2_0 ),
        .R(\dffre_d_in8[2]_input_1_0 ),
        .Q(\dffre_d_in8[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in8[6]  (
        .C(\dffre_d_in8[6]_clock_0_0 ),
        .D(\dffre_d_in8[6]_input_0_0 ),
        .E(\dffre_d_in8[6]_input_2_0 ),
        .R(\dffre_d_in8[6]_input_1_0 ),
        .Q(\dffre_d_in8[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in8[4]  (
        .C(\dffre_d_in8[4]_clock_0_0 ),
        .D(\dffre_d_in8[4]_input_0_0 ),
        .E(\dffre_d_in8[4]_input_2_0 ),
        .R(\dffre_d_in8[4]_input_1_0 ),
        .Q(\dffre_d_in8[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in14[5]  (
        .C(\dffre_d_in14[5]_clock_0_0 ),
        .D(\dffre_d_in14[5]_input_0_0 ),
        .E(\dffre_d_in14[5]_input_2_0 ),
        .R(\dffre_d_in14[5]_input_1_0 ),
        .Q(\dffre_d_in14[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001000000000000000000)
    ) \lut_$abc$784685$new_new_n222__  (
        .in({
            \lut_$abc$784685$new_new_n222___input_0_4 ,
            \lut_$abc$784685$new_new_n222___input_0_3 ,
            1'b0,
            \lut_$abc$784685$new_new_n222___input_0_1 ,
            1'b0
         }),
        .out(\lut_$abc$784685$new_new_n222___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in8[5]  (
        .C(\dffre_d_in8[5]_clock_0_0 ),
        .D(\dffre_d_in8[5]_input_0_0 ),
        .E(\dffre_d_in8[5]_input_2_0 ),
        .R(\dffre_d_in8[5]_input_1_0 ),
        .Q(\dffre_d_in8[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001000000)
    ) \lut_$abc$784685$new_new_n208__  (
        .in({
            1'b0,
            \lut_$abc$784685$new_new_n208___input_0_3 ,
            \lut_$abc$784685$new_new_n208___input_0_2 ,
            \lut_$abc$784685$new_new_n208___input_0_1 ,
            \lut_$abc$784685$new_new_n208___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n208___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in14[4]  (
        .C(\dffre_d_in14[4]_clock_0_0 ),
        .D(\dffre_d_in14[4]_input_0_0 ),
        .E(\dffre_d_in14[4]_input_2_0 ),
        .R(\dffre_d_in14[4]_input_1_0 ),
        .Q(\dffre_d_in14[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in14[6]  (
        .C(\dffre_d_in14[6]_clock_0_0 ),
        .D(\dffre_d_in14[6]_input_0_0 ),
        .E(\dffre_d_in14[6]_input_2_0 ),
        .R(\dffre_d_in14[6]_input_1_0 ),
        .Q(\dffre_d_in14[6]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000100010000000000010000000)
    ) \lut_$abc$784685$new_new_n158__  (
        .in({
            \lut_$abc$784685$new_new_n158___input_0_5 ,
            \lut_$abc$784685$new_new_n158___input_0_4 ,
            \lut_$abc$784685$new_new_n158___input_0_3 ,
            \lut_$abc$784685$new_new_n158___input_0_2 ,
            \lut_$abc$784685$new_new_n158___input_0_1 ,
            \lut_$abc$784685$new_new_n158___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n158___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000000000001100000010000000)
    ) \lut_$abc$784685$new_new_n161__  (
        .in({
            \lut_$abc$784685$new_new_n161___input_0_5 ,
            \lut_$abc$784685$new_new_n161___input_0_4 ,
            \lut_$abc$784685$new_new_n161___input_0_3 ,
            \lut_$abc$784685$new_new_n161___input_0_2 ,
            \lut_$abc$784685$new_new_n161___input_0_1 ,
            \lut_$abc$784685$new_new_n161___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n161___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111110011000000000010100000101000001001001101011111)
    ) \lut_$abc$784685$new_new_n193__  (
        .in({
            \lut_$abc$784685$new_new_n193___input_0_5 ,
            \lut_$abc$784685$new_new_n193___input_0_4 ,
            \lut_$abc$784685$new_new_n193___input_0_3 ,
            \lut_$abc$784685$new_new_n193___input_0_2 ,
            \lut_$abc$784685$new_new_n193___input_0_1 ,
            \lut_$abc$784685$new_new_n193___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n193___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in9[6]  (
        .C(\dffre_d_in9[6]_clock_0_0 ),
        .D(\dffre_d_in9[6]_input_0_0 ),
        .E(\dffre_d_in9[6]_input_2_0 ),
        .R(\dffre_d_in9[6]_input_1_0 ),
        .Q(\dffre_d_in9[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in9[1]  (
        .C(\dffre_d_in9[1]_clock_0_0 ),
        .D(\dffre_d_in9[1]_input_0_0 ),
        .E(\dffre_d_in9[1]_input_2_0 ),
        .R(\dffre_d_in9[1]_input_1_0 ),
        .Q(\dffre_d_in9[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n138__  (
        .in({
            \lut_$abc$784685$new_new_n138___input_0_4 ,
            1'b0,
            \lut_$abc$784685$new_new_n138___input_0_2 ,
            \lut_$abc$784685$new_new_n138___input_0_1 ,
            \lut_$abc$784685$new_new_n138___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n138___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$784685$new_new_n196__  (
        .in({
            \lut_$abc$784685$new_new_n196___input_0_4 ,
            \lut_$abc$784685$new_new_n196___input_0_3 ,
            \lut_$abc$784685$new_new_n196___input_0_2 ,
            \lut_$abc$784685$new_new_n196___input_0_1 ,
            \lut_$abc$784685$new_new_n196___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n196___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$new_new_n144__  (
        .in({
            \lut_$abc$784685$new_new_n144___input_0_4 ,
            \lut_$abc$784685$new_new_n144___input_0_3 ,
            \lut_$abc$784685$new_new_n144___input_0_2 ,
            1'b0,
            \lut_$abc$784685$new_new_n144___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n144___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_$abc$784685$new_new_n194__  (
        .in({
            \lut_$abc$784685$new_new_n194___input_0_4 ,
            \lut_$abc$784685$new_new_n194___input_0_3 ,
            \lut_$abc$784685$new_new_n194___input_0_2 ,
            \lut_$abc$784685$new_new_n194___input_0_1 ,
            \lut_$abc$784685$new_new_n194___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n194___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$784685$new_new_n195__  (
        .in({
            \lut_$abc$784685$new_new_n195___input_0_4 ,
            \lut_$abc$784685$new_new_n195___input_0_3 ,
            \lut_$abc$784685$new_new_n195___input_0_2 ,
            \lut_$abc$784685$new_new_n195___input_0_1 ,
            \lut_$abc$784685$new_new_n195___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n195___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000001000000000000000100000000000000010000000000000000000000)
    ) \lut_$abc$784685$new_new_n164__  (
        .in({
            \lut_$abc$784685$new_new_n164___input_0_5 ,
            \lut_$abc$784685$new_new_n164___input_0_4 ,
            \lut_$abc$784685$new_new_n164___input_0_3 ,
            \lut_$abc$784685$new_new_n164___input_0_2 ,
            \lut_$abc$784685$new_new_n164___input_0_1 ,
            \lut_$abc$784685$new_new_n164___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n164___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in9[7]  (
        .C(\dffre_d_in9[7]_clock_0_0 ),
        .D(\dffre_d_in9[7]_input_0_0 ),
        .E(\dffre_d_in9[7]_input_2_0 ),
        .R(\dffre_d_in9[7]_input_1_0 ),
        .Q(\dffre_d_in9[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in9[0]  (
        .C(\dffre_d_in9[0]_clock_0_0 ),
        .D(\dffre_d_in9[0]_input_0_0 ),
        .E(\dffre_d_in9[0]_input_2_0 ),
        .R(\dffre_d_in9[0]_input_1_0 ),
        .Q(\dffre_d_in9[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111001100101010101001100111110000110000111010010110010110)
    ) \lut_$abc$784685$new_new_n197__  (
        .in({
            \lut_$abc$784685$new_new_n197___input_0_5 ,
            \lut_$abc$784685$new_new_n197___input_0_4 ,
            \lut_$abc$784685$new_new_n197___input_0_3 ,
            \lut_$abc$784685$new_new_n197___input_0_2 ,
            \lut_$abc$784685$new_new_n197___input_0_1 ,
            \lut_$abc$784685$new_new_n197___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n197___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in9[2]  (
        .C(\dffre_d_in9[2]_clock_0_0 ),
        .D(\dffre_d_in9[2]_input_0_0 ),
        .E(\dffre_d_in9[2]_input_2_0 ),
        .R(\dffre_d_in9[2]_input_1_0 ),
        .Q(\dffre_d_in9[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in9[3]  (
        .C(\dffre_d_in9[3]_clock_0_0 ),
        .D(\dffre_d_in9[3]_input_0_0 ),
        .E(\dffre_d_in9[3]_input_2_0 ),
        .R(\dffre_d_in9[3]_input_1_0 ),
        .Q(\dffre_d_in9[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[230]  (
        .C(\dffre_tmp[230]_clock_0_0 ),
        .D(\dffre_tmp[230]_input_0_0 ),
        .E(\dffre_tmp[230]_input_2_0 ),
        .R(\dffre_tmp[230]_input_1_0 ),
        .Q(\dffre_tmp[230]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[262]  (
        .C(\dffre_tmp[262]_clock_0_0 ),
        .D(\dffre_tmp[262]_input_0_0 ),
        .E(\dffre_tmp[262]_input_2_0 ),
        .R(\dffre_tmp[262]_input_1_0 ),
        .Q(\dffre_tmp[262]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[294]  (
        .C(\dffre_tmp[294]_clock_0_0 ),
        .D(\dffre_tmp[294]_input_0_0 ),
        .E(\dffre_tmp[294]_input_2_0 ),
        .R(\dffre_tmp[294]_input_1_0 ),
        .Q(\dffre_tmp[294]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[6]  (
        .C(\dffre_tmp[6]_clock_0_0 ),
        .D(\dffre_tmp[6]_input_0_0 ),
        .E(\dffre_tmp[6]_input_2_0 ),
        .R(\dffre_tmp[6]_input_1_0 ),
        .Q(\dffre_tmp[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[358]  (
        .C(\dffre_tmp[358]_clock_0_0 ),
        .D(\dffre_tmp[358]_input_0_0 ),
        .E(\dffre_tmp[358]_input_2_0 ),
        .R(\dffre_tmp[358]_input_1_0 ),
        .Q(\dffre_tmp[358]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[326]  (
        .C(\dffre_tmp[326]_clock_0_0 ),
        .D(\dffre_tmp[326]_input_0_0 ),
        .E(\dffre_tmp[326]_input_2_0 ),
        .R(\dffre_tmp[326]_input_1_0 ),
        .Q(\dffre_tmp[326]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[422]  (
        .C(\dffre_tmp[422]_clock_0_0 ),
        .D(\dffre_tmp[422]_input_0_0 ),
        .E(\dffre_tmp[422]_input_2_0 ),
        .R(\dffre_tmp[422]_input_1_0 ),
        .Q(\dffre_tmp[422]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[390]  (
        .C(\dffre_tmp[390]_clock_0_0 ),
        .D(\dffre_tmp[390]_input_0_0 ),
        .E(\dffre_tmp[390]_input_2_0 ),
        .R(\dffre_tmp[390]_input_1_0 ),
        .Q(\dffre_tmp[390]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[102]  (
        .C(\dffre_tmp[102]_clock_0_0 ),
        .D(\dffre_tmp[102]_input_0_0 ),
        .E(\dffre_tmp[102]_input_2_0 ),
        .R(\dffre_tmp[102]_input_1_0 ),
        .Q(\dffre_tmp[102]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[134]  (
        .C(\dffre_tmp[134]_clock_0_0 ),
        .D(\dffre_tmp[134]_input_0_0 ),
        .E(\dffre_tmp[134]_input_2_0 ),
        .R(\dffre_tmp[134]_input_1_0 ),
        .Q(\dffre_tmp[134]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[38]  (
        .C(\dffre_tmp[38]_clock_0_0 ),
        .D(\dffre_tmp[38]_input_0_0 ),
        .E(\dffre_tmp[38]_input_2_0 ),
        .R(\dffre_tmp[38]_input_1_0 ),
        .Q(\dffre_tmp[38]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[70]  (
        .C(\dffre_tmp[70]_clock_0_0 ),
        .D(\dffre_tmp[70]_input_0_0 ),
        .E(\dffre_tmp[70]_input_2_0 ),
        .R(\dffre_tmp[70]_input_1_0 ),
        .Q(\dffre_tmp[70]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1110111011100001111011100001000111001100110000111100110000110011)
    ) \lut_$abc$784685$new_new_n198__  (
        .in({
            \lut_$abc$784685$new_new_n198___input_0_5 ,
            \lut_$abc$784685$new_new_n198___input_0_4 ,
            \lut_$abc$784685$new_new_n198___input_0_3 ,
            \lut_$abc$784685$new_new_n198___input_0_2 ,
            \lut_$abc$784685$new_new_n198___input_0_1 ,
            \lut_$abc$784685$new_new_n198___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n198___output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[198]  (
        .C(\dffre_tmp[198]_clock_0_0 ),
        .D(\dffre_tmp[198]_input_0_0 ),
        .E(\dffre_tmp[198]_input_2_0 ),
        .R(\dffre_tmp[198]_input_1_0 ),
        .Q(\dffre_tmp[198]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[166]  (
        .C(\dffre_tmp[166]_clock_0_0 ),
        .D(\dffre_tmp[166]_input_0_0 ),
        .E(\dffre_tmp[166]_input_2_0 ),
        .R(\dffre_tmp[166]_input_1_0 ),
        .Q(\dffre_tmp[166]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in13[2]  (
        .C(\dffre_d_in13[2]_clock_0_0 ),
        .D(\dffre_d_in13[2]_input_0_0 ),
        .E(\dffre_d_in13[2]_input_2_0 ),
        .R(\dffre_d_in13[2]_input_1_0 ),
        .Q(\dffre_d_in13[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in13[3]  (
        .C(\dffre_d_in13[3]_clock_0_0 ),
        .D(\dffre_d_in13[3]_input_0_0 ),
        .E(\dffre_d_in13[3]_input_2_0 ),
        .R(\dffre_d_in13[3]_input_1_0 ),
        .Q(\dffre_d_in13[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010000000000000)
    ) \lut_$abc$784685$new_new_n209__  (
        .in({
            \lut_$abc$784685$new_new_n209___input_0_4 ,
            \lut_$abc$784685$new_new_n209___input_0_3 ,
            \lut_$abc$784685$new_new_n209___input_0_2 ,
            \lut_$abc$784685$new_new_n209___input_0_1 ,
            \lut_$abc$784685$new_new_n209___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n209___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in13[6]  (
        .C(\dffre_d_in13[6]_clock_0_0 ),
        .D(\dffre_d_in13[6]_input_0_0 ),
        .E(\dffre_d_in13[6]_input_2_0 ),
        .R(\dffre_d_in13[6]_input_1_0 ),
        .Q(\dffre_d_in13[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in13[1]  (
        .C(\dffre_d_in13[1]_clock_0_0 ),
        .D(\dffre_d_in13[1]_input_0_0 ),
        .E(\dffre_d_in13[1]_input_2_0 ),
        .R(\dffre_d_in13[1]_input_1_0 ),
        .Q(\dffre_d_in13[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in13[5]  (
        .C(\dffre_d_in13[5]_clock_0_0 ),
        .D(\dffre_d_in13[5]_input_0_0 ),
        .E(\dffre_d_in13[5]_input_2_0 ),
        .R(\dffre_d_in13[5]_input_1_0 ),
        .Q(\dffre_d_in13[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in13[4]  (
        .C(\dffre_d_in13[4]_clock_0_0 ),
        .D(\dffre_d_in13[4]_input_0_0 ),
        .E(\dffre_d_in13[4]_input_2_0 ),
        .R(\dffre_d_in13[4]_input_1_0 ),
        .Q(\dffre_d_in13[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$abc$784685$new_new_n183__  (
        .in({
            \lut_$abc$784685$new_new_n183___input_0_4 ,
            \lut_$abc$784685$new_new_n183___input_0_3 ,
            \lut_$abc$784685$new_new_n183___input_0_2 ,
            \lut_$abc$784685$new_new_n183___input_0_1 ,
            \lut_$abc$784685$new_new_n183___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n183___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000100000000)
    ) \lut_$abc$784685$new_new_n178__  (
        .in({
            \lut_$abc$784685$new_new_n178___input_0_4 ,
            \lut_$abc$784685$new_new_n178___input_0_3 ,
            \lut_$abc$784685$new_new_n178___input_0_2 ,
            \lut_$abc$784685$new_new_n178___input_0_1 ,
            \lut_$abc$784685$new_new_n178___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n178___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000110000000000000010000000000000)
    ) \lut_$abc$784685$new_new_n168__  (
        .in({
            \lut_$abc$784685$new_new_n168___input_0_5 ,
            \lut_$abc$784685$new_new_n168___input_0_4 ,
            \lut_$abc$784685$new_new_n168___input_0_3 ,
            \lut_$abc$784685$new_new_n168___input_0_2 ,
            \lut_$abc$784685$new_new_n168___input_0_1 ,
            \lut_$abc$784685$new_new_n168___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n168___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in13[7]  (
        .C(\dffre_d_in13[7]_clock_0_0 ),
        .D(\dffre_d_in13[7]_input_0_0 ),
        .E(\dffre_d_in13[7]_input_2_0 ),
        .R(\dffre_d_in13[7]_input_1_0 ),
        .Q(\dffre_d_in13[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in13[0]  (
        .C(\dffre_d_in13[0]_clock_0_0 ),
        .D(\dffre_d_in13[0]_input_0_0 ),
        .E(\dffre_d_in13[0]_input_2_0 ),
        .R(\dffre_d_in13[0]_input_1_0 ),
        .Q(\dffre_d_in13[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in5[7]  (
        .C(\dffre_d_in5[7]_clock_0_0 ),
        .D(\dffre_d_in5[7]_input_0_0 ),
        .E(\dffre_d_in5[7]_input_2_0 ),
        .R(\dffre_d_in5[7]_input_1_0 ),
        .Q(\dffre_d_in5[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in5[6]  (
        .C(\dffre_d_in5[6]_clock_0_0 ),
        .D(\dffre_d_in5[6]_input_0_0 ),
        .E(\dffre_d_in5[6]_input_2_0 ),
        .R(\dffre_d_in5[6]_input_1_0 ),
        .Q(\dffre_d_in5[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in10[6]  (
        .C(\dffre_d_in10[6]_clock_0_0 ),
        .D(\dffre_d_in10[6]_input_0_0 ),
        .E(\dffre_d_in10[6]_input_2_0 ),
        .R(\dffre_d_in10[6]_input_1_0 ),
        .Q(\dffre_d_in10[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in10[3]  (
        .C(\dffre_d_in10[3]_clock_0_0 ),
        .D(\dffre_d_in10[3]_input_0_0 ),
        .E(\dffre_d_in10[3]_input_2_0 ),
        .R(\dffre_d_in10[3]_input_1_0 ),
        .Q(\dffre_d_in10[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in10[1]  (
        .C(\dffre_d_in10[1]_clock_0_0 ),
        .D(\dffre_d_in10[1]_input_0_0 ),
        .E(\dffre_d_in10[1]_input_2_0 ),
        .R(\dffre_d_in10[1]_input_1_0 ),
        .Q(\dffre_d_in10[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in10[0]  (
        .C(\dffre_d_in10[0]_clock_0_0 ),
        .D(\dffre_d_in10[0]_input_0_0 ),
        .E(\dffre_d_in10[0]_input_2_0 ),
        .R(\dffre_d_in10[0]_input_1_0 ),
        .Q(\dffre_d_in10[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in5[2]  (
        .C(\dffre_d_in5[2]_clock_0_0 ),
        .D(\dffre_d_in5[2]_input_0_0 ),
        .E(\dffre_d_in5[2]_input_2_0 ),
        .R(\dffre_d_in5[2]_input_1_0 ),
        .Q(\dffre_d_in5[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in5[4]  (
        .C(\dffre_d_in5[4]_clock_0_0 ),
        .D(\dffre_d_in5[4]_input_0_0 ),
        .E(\dffre_d_in5[4]_input_2_0 ),
        .R(\dffre_d_in5[4]_input_1_0 ),
        .Q(\dffre_d_in5[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in12[7]  (
        .C(\dffre_d_in12[7]_clock_0_0 ),
        .D(\dffre_d_in12[7]_input_0_0 ),
        .E(\dffre_d_in12[7]_input_2_0 ),
        .R(\dffre_d_in12[7]_input_1_0 ),
        .Q(\dffre_d_in12[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in10[7]  (
        .C(\dffre_d_in10[7]_clock_0_0 ),
        .D(\dffre_d_in10[7]_input_0_0 ),
        .E(\dffre_d_in10[7]_input_2_0 ),
        .R(\dffre_d_in10[7]_input_1_0 ),
        .Q(\dffre_d_in10[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in14[1]  (
        .C(\dffre_d_in14[1]_clock_0_0 ),
        .D(\dffre_d_in14[1]_input_0_0 ),
        .E(\dffre_d_in14[1]_input_2_0 ),
        .R(\dffre_d_in14[1]_input_1_0 ),
        .Q(\dffre_d_in14[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in14[2]  (
        .C(\dffre_d_in14[2]_clock_0_0 ),
        .D(\dffre_d_in14[2]_input_0_0 ),
        .E(\dffre_d_in14[2]_input_2_0 ),
        .R(\dffre_d_in14[2]_input_1_0 ),
        .Q(\dffre_d_in14[2]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000001000100000000000100000000000000000000000000000000000000)
    ) \lut_$abc$784685$new_new_n162__  (
        .in({
            \lut_$abc$784685$new_new_n162___input_0_5 ,
            \lut_$abc$784685$new_new_n162___input_0_4 ,
            \lut_$abc$784685$new_new_n162___input_0_3 ,
            \lut_$abc$784685$new_new_n162___input_0_2 ,
            \lut_$abc$784685$new_new_n162___input_0_1 ,
            \lut_$abc$784685$new_new_n162___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n162___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111001100111111110000000010100000100100111010000001011111)
    ) \lut_$abc$784685$new_new_n175__  (
        .in({
            \lut_$abc$784685$new_new_n175___input_0_5 ,
            \lut_$abc$784685$new_new_n175___input_0_4 ,
            \lut_$abc$784685$new_new_n175___input_0_3 ,
            \lut_$abc$784685$new_new_n175___input_0_2 ,
            \lut_$abc$784685$new_new_n175___input_0_1 ,
            \lut_$abc$784685$new_new_n175___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n175___output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in3[3]  (
        .C(\dffre_d_in3[3]_clock_0_0 ),
        .D(\dffre_d_in3[3]_input_0_0 ),
        .E(\dffre_d_in3[3]_input_2_0 ),
        .R(\dffre_d_in3[3]_input_1_0 ),
        .Q(\dffre_d_in3[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in3[7]  (
        .C(\dffre_d_in3[7]_clock_0_0 ),
        .D(\dffre_d_in3[7]_input_0_0 ),
        .E(\dffre_d_in3[7]_input_2_0 ),
        .R(\dffre_d_in3[7]_input_1_0 ),
        .Q(\dffre_d_in3[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in3[6]  (
        .C(\dffre_d_in3[6]_clock_0_0 ),
        .D(\dffre_d_in3[6]_input_0_0 ),
        .E(\dffre_d_in3[6]_input_2_0 ),
        .R(\dffre_d_in3[6]_input_1_0 ),
        .Q(\dffre_d_in3[6]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in3[2]  (
        .C(\dffre_d_in3[2]_clock_0_0 ),
        .D(\dffre_d_in3[2]_input_0_0 ),
        .E(\dffre_d_in3[2]_input_2_0 ),
        .R(\dffre_d_in3[2]_input_1_0 ),
        .Q(\dffre_d_in3[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in14[3]  (
        .C(\dffre_d_in14[3]_clock_0_0 ),
        .D(\dffre_d_in14[3]_input_0_0 ),
        .E(\dffre_d_in14[3]_input_2_0 ),
        .R(\dffre_d_in14[3]_input_1_0 ),
        .Q(\dffre_d_in14[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in14[7]  (
        .C(\dffre_d_in14[7]_clock_0_0 ),
        .D(\dffre_d_in14[7]_input_0_0 ),
        .E(\dffre_d_in14[7]_input_2_0 ),
        .R(\dffre_d_in14[7]_input_1_0 ),
        .Q(\dffre_d_in14[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in3[4]  (
        .C(\dffre_d_in3[4]_clock_0_0 ),
        .D(\dffre_d_in3[4]_input_0_0 ),
        .E(\dffre_d_in3[4]_input_2_0 ),
        .R(\dffre_d_in3[4]_input_1_0 ),
        .Q(\dffre_d_in3[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in3[5]  (
        .C(\dffre_d_in3[5]_clock_0_0 ),
        .D(\dffre_d_in3[5]_input_0_0 ),
        .E(\dffre_d_in3[5]_input_2_0 ),
        .R(\dffre_d_in3[5]_input_1_0 ),
        .Q(\dffre_d_in3[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in3[1]  (
        .C(\dffre_d_in3[1]_clock_0_0 ),
        .D(\dffre_d_in3[1]_input_0_0 ),
        .E(\dffre_d_in3[1]_input_2_0 ),
        .R(\dffre_d_in3[1]_input_1_0 ),
        .Q(\dffre_d_in3[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in3[0]  (
        .C(\dffre_d_in3[0]_clock_0_0 ),
        .D(\dffre_d_in3[0]_input_0_0 ),
        .E(\dffre_d_in3[0]_input_2_0 ),
        .R(\dffre_d_in3[0]_input_1_0 ),
        .Q(\dffre_d_in3[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in4[1]  (
        .C(\dffre_d_in4[1]_clock_0_0 ),
        .D(\dffre_d_in4[1]_input_0_0 ),
        .E(\dffre_d_in4[1]_input_2_0 ),
        .R(\dffre_d_in4[1]_input_1_0 ),
        .Q(\dffre_d_in4[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in5[0]  (
        .C(\dffre_d_in5[0]_clock_0_0 ),
        .D(\dffre_d_in5[0]_input_0_0 ),
        .E(\dffre_d_in5[0]_input_2_0 ),
        .R(\dffre_d_in5[0]_input_1_0 ),
        .Q(\dffre_d_in5[0]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000000000000111000000000000000000000)
    ) \lut_$abc$784685$new_new_n155__  (
        .in({
            \lut_$abc$784685$new_new_n155___input_0_5 ,
            \lut_$abc$784685$new_new_n155___input_0_4 ,
            \lut_$abc$784685$new_new_n155___input_0_3 ,
            \lut_$abc$784685$new_new_n155___input_0_2 ,
            \lut_$abc$784685$new_new_n155___input_0_1 ,
            \lut_$abc$784685$new_new_n155___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n155___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000010000000000000000000000)
    ) \lut_$abc$784685$new_new_n215__  (
        .in({
            \lut_$abc$784685$new_new_n215___input_0_4 ,
            \lut_$abc$784685$new_new_n215___input_0_3 ,
            \lut_$abc$784685$new_new_n215___input_0_2 ,
            \lut_$abc$784685$new_new_n215___input_0_1 ,
            \lut_$abc$784685$new_new_n215___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n215___output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[135]  (
        .C(\dffre_tmp[135]_clock_0_0 ),
        .D(\dffre_tmp[135]_input_0_0 ),
        .E(\dffre_tmp[135]_input_2_0 ),
        .R(\dffre_tmp[135]_input_1_0 ),
        .Q(\dffre_tmp[135]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[167]  (
        .C(\dffre_tmp[167]_clock_0_0 ),
        .D(\dffre_tmp[167]_input_0_0 ),
        .E(\dffre_tmp[167]_input_2_0 ),
        .R(\dffre_tmp[167]_input_1_0 ),
        .Q(\dffre_tmp[167]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[199]  (
        .C(\dffre_tmp[199]_clock_0_0 ),
        .D(\dffre_tmp[199]_input_0_0 ),
        .E(\dffre_tmp[199]_input_2_0 ),
        .R(\dffre_tmp[199]_input_1_0 ),
        .Q(\dffre_tmp[199]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[231]  (
        .C(\dffre_tmp[231]_clock_0_0 ),
        .D(\dffre_tmp[231]_input_0_0 ),
        .E(\dffre_tmp[231]_input_2_0 ),
        .R(\dffre_tmp[231]_input_1_0 ),
        .Q(\dffre_tmp[231]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[103]  (
        .C(\dffre_tmp[103]_clock_0_0 ),
        .D(\dffre_tmp[103]_input_0_0 ),
        .E(\dffre_tmp[103]_input_2_0 ),
        .R(\dffre_tmp[103]_input_1_0 ),
        .Q(\dffre_tmp[103]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[71]  (
        .C(\dffre_tmp[71]_clock_0_0 ),
        .D(\dffre_tmp[71]_input_0_0 ),
        .E(\dffre_tmp[71]_input_2_0 ),
        .R(\dffre_tmp[71]_input_1_0 ),
        .Q(\dffre_tmp[71]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[295]  (
        .C(\dffre_tmp[295]_clock_0_0 ),
        .D(\dffre_tmp[295]_input_0_0 ),
        .E(\dffre_tmp[295]_input_2_0 ),
        .R(\dffre_tmp[295]_input_1_0 ),
        .Q(\dffre_tmp[295]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[263]  (
        .C(\dffre_tmp[263]_clock_0_0 ),
        .D(\dffre_tmp[263]_input_0_0 ),
        .E(\dffre_tmp[263]_input_2_0 ),
        .R(\dffre_tmp[263]_input_1_0 ),
        .Q(\dffre_tmp[263]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[7]  (
        .C(\dffre_tmp[7]_clock_0_0 ),
        .D(\dffre_tmp[7]_input_0_0 ),
        .E(\dffre_tmp[7]_input_2_0 ),
        .R(\dffre_tmp[7]_input_1_0 ),
        .Q(\dffre_tmp[7]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[39]  (
        .C(\dffre_tmp[39]_clock_0_0 ),
        .D(\dffre_tmp[39]_input_0_0 ),
        .E(\dffre_tmp[39]_input_2_0 ),
        .R(\dffre_tmp[39]_input_1_0 ),
        .Q(\dffre_tmp[39]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[327]  (
        .C(\dffre_tmp[327]_clock_0_0 ),
        .D(\dffre_tmp[327]_input_0_0 ),
        .E(\dffre_tmp[327]_input_2_0 ),
        .R(\dffre_tmp[327]_input_1_0 ),
        .Q(\dffre_tmp[327]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[359]  (
        .C(\dffre_tmp[359]_clock_0_0 ),
        .D(\dffre_tmp[359]_input_0_0 ),
        .E(\dffre_tmp[359]_input_2_0 ),
        .R(\dffre_tmp[359]_input_1_0 ),
        .Q(\dffre_tmp[359]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$abc$784685$new_new_n249__  (
        .in({
            \lut_$abc$784685$new_new_n249___input_0_4 ,
            \lut_$abc$784685$new_new_n249___input_0_3 ,
            \lut_$abc$784685$new_new_n249___input_0_2 ,
            \lut_$abc$784685$new_new_n249___input_0_1 ,
            \lut_$abc$784685$new_new_n249___input_0_0 
         }),
        .out(\lut_$abc$784685$new_new_n249___output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[391]  (
        .C(\dffre_tmp[391]_clock_0_0 ),
        .D(\dffre_tmp[391]_input_0_0 ),
        .E(\dffre_tmp[391]_input_2_0 ),
        .R(\dffre_tmp[391]_input_1_0 ),
        .Q(\dffre_tmp[391]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[423]  (
        .C(\dffre_tmp[423]_clock_0_0 ),
        .D(\dffre_tmp[423]_input_0_0 ),
        .E(\dffre_tmp[423]_input_2_0 ),
        .R(\dffre_tmp[423]_input_1_0 ),
        .Q(\dffre_tmp[423]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[194]  (
        .C(\dffre_tmp[194]_clock_0_0 ),
        .D(\dffre_tmp[194]_input_0_0 ),
        .E(\dffre_tmp[194]_input_2_0 ),
        .R(\dffre_tmp[194]_input_1_0 ),
        .Q(\dffre_tmp[194]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[162]  (
        .C(\dffre_tmp[162]_clock_0_0 ),
        .D(\dffre_tmp[162]_input_0_0 ),
        .E(\dffre_tmp[162]_input_2_0 ),
        .R(\dffre_tmp[162]_input_1_0 ),
        .Q(\dffre_tmp[162]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[130]  (
        .C(\dffre_tmp[130]_clock_0_0 ),
        .D(\dffre_tmp[130]_input_0_0 ),
        .E(\dffre_tmp[130]_input_2_0 ),
        .R(\dffre_tmp[130]_input_1_0 ),
        .Q(\dffre_tmp[130]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[98]  (
        .C(\dffre_tmp[98]_clock_0_0 ),
        .D(\dffre_tmp[98]_input_0_0 ),
        .E(\dffre_tmp[98]_input_2_0 ),
        .R(\dffre_tmp[98]_input_1_0 ),
        .Q(\dffre_tmp[98]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[226]  (
        .C(\dffre_tmp[226]_clock_0_0 ),
        .D(\dffre_tmp[226]_input_0_0 ),
        .E(\dffre_tmp[226]_input_2_0 ),
        .R(\dffre_tmp[226]_input_1_0 ),
        .Q(\dffre_tmp[226]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[258]  (
        .C(\dffre_tmp[258]_clock_0_0 ),
        .D(\dffre_tmp[258]_input_0_0 ),
        .E(\dffre_tmp[258]_input_2_0 ),
        .R(\dffre_tmp[258]_input_1_0 ),
        .Q(\dffre_tmp[258]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[2]  (
        .C(\dffre_tmp[2]_clock_0_0 ),
        .D(\dffre_tmp[2]_input_0_0 ),
        .E(\dffre_tmp[2]_input_2_0 ),
        .R(\dffre_tmp[2]_input_1_0 ),
        .Q(\dffre_tmp[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[66]  (
        .C(\dffre_tmp[66]_clock_0_0 ),
        .D(\dffre_tmp[66]_input_0_0 ),
        .E(\dffre_tmp[66]_input_2_0 ),
        .R(\dffre_tmp[66]_input_1_0 ),
        .Q(\dffre_tmp[66]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[322]  (
        .C(\dffre_tmp[322]_clock_0_0 ),
        .D(\dffre_tmp[322]_input_0_0 ),
        .E(\dffre_tmp[322]_input_2_0 ),
        .R(\dffre_tmp[322]_input_1_0 ),
        .Q(\dffre_tmp[322]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[290]  (
        .C(\dffre_tmp[290]_clock_0_0 ),
        .D(\dffre_tmp[290]_input_0_0 ),
        .E(\dffre_tmp[290]_input_2_0 ),
        .R(\dffre_tmp[290]_input_1_0 ),
        .Q(\dffre_tmp[290]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[354]  (
        .C(\dffre_tmp[354]_clock_0_0 ),
        .D(\dffre_tmp[354]_input_0_0 ),
        .E(\dffre_tmp[354]_input_2_0 ),
        .R(\dffre_tmp[354]_input_1_0 ),
        .Q(\dffre_tmp[354]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[386]  (
        .C(\dffre_tmp[386]_clock_0_0 ),
        .D(\dffre_tmp[386]_input_0_0 ),
        .E(\dffre_tmp[386]_input_2_0 ),
        .R(\dffre_tmp[386]_input_1_0 ),
        .Q(\dffre_tmp[386]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[34]  (
        .C(\dffre_tmp[34]_clock_0_0 ),
        .D(\dffre_tmp[34]_input_0_0 ),
        .E(\dffre_tmp[34]_input_2_0 ),
        .R(\dffre_tmp[34]_input_1_0 ),
        .Q(\dffre_tmp[34]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_input_0_0 
         }),
        .out(\lut_$abc$784685$techmap$techmap777421$abc$775714$auto$blifparse.cc:362:parse_blif$775724.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/03_20_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:19$777363_Y_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[418]  (
        .C(\dffre_tmp[418]_clock_0_0 ),
        .D(\dffre_tmp[418]_input_0_0 ),
        .E(\dffre_tmp[418]_input_2_0 ),
        .R(\dffre_tmp[418]_input_1_0 ),
        .Q(\dffre_tmp[418]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[450]  (
        .C(\dffre_tmp[450]_clock_0_0 ),
        .D(\dffre_tmp[450]_input_0_0 ),
        .E(\dffre_tmp[450]_input_2_0 ),
        .R(\dffre_tmp[450]_input_1_0 ),
        .Q(\dffre_tmp[450]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[21]  (
        .in({
            \lut_$iopadmap$out[21]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[20]  (
        .in({
            \lut_$iopadmap$out[20]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[20]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[26]  (
        .in({
            \lut_$iopadmap$out[26]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[27]  (
        .in({
            \lut_$iopadmap$out[27]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[19]  (
        .in({
            \lut_$iopadmap$out[19]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[19]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[18]  (
        .in({
            \lut_$iopadmap$out[18]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[29]  (
        .in({
            \lut_$iopadmap$out[29]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[28]  (
        .in({
            \lut_$iopadmap$out[28]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[24]  (
        .in({
            \lut_$iopadmap$out[24]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[25]  (
        .in({
            \lut_$iopadmap$out[25]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[23]  (
        .in({
            \lut_$iopadmap$out[23]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[22]  (
        .in({
            \lut_$iopadmap$out[22]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000000)
    ) \lut_$false  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$false_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[8]  (
        .in({
            \lut_$iopadmap$out[8]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[31]  (
        .in({
            \lut_$iopadmap$out[31]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[31]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[30]  (
        .in({
            \lut_$iopadmap$out[30]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000010)
    ) \lut_$iopadmap$out[10]  (
        .in({
            1'b0,
            1'b0,
            1'b0,
            1'b0,
            \lut_$iopadmap$out[10]_input_0_0 
         }),
        .out(\lut_$iopadmap$out[10]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$iopadmap$out[11]  (
        .in({
            1'b0,
            1'b0,
            \lut_$iopadmap$out[11]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$iopadmap$out[12]  (
        .in({
            1'b0,
            1'b0,
            \lut_$iopadmap$out[12]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[9]  (
        .in({
            \lut_$iopadmap$out[9]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[17]  (
        .in({
            \lut_$iopadmap$out[17]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[17]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[16]  (
        .in({
            \lut_$iopadmap$out[16]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[16]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000000)
    ) \lut_$iopadmap$out[15]  (
        .in({
            \lut_$iopadmap$out[15]_input_0_4 ,
            1'b0,
            1'b0,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$iopadmap$out[14]  (
        .in({
            1'b0,
            1'b0,
            \lut_$iopadmap$out[14]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[14]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_$iopadmap$out[13]  (
        .in({
            1'b0,
            1'b0,
            \lut_$iopadmap$out[13]_input_0_2 ,
            1'b0,
            1'b0
         }),
        .out(\lut_$iopadmap$out[13]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[224]  (
        .C(\dffre_tmp[224]_clock_0_0 ),
        .D(\dffre_tmp[224]_input_0_0 ),
        .E(\dffre_tmp[224]_input_2_0 ),
        .R(\dffre_tmp[224]_input_1_0 ),
        .Q(\dffre_tmp[224]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[192]  (
        .C(\dffre_tmp[192]_clock_0_0 ),
        .D(\dffre_tmp[192]_input_0_0 ),
        .E(\dffre_tmp[192]_input_2_0 ),
        .R(\dffre_tmp[192]_input_1_0 ),
        .Q(\dffre_tmp[192]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[160]  (
        .C(\dffre_tmp[160]_clock_0_0 ),
        .D(\dffre_tmp[160]_input_0_0 ),
        .E(\dffre_tmp[160]_input_2_0 ),
        .R(\dffre_tmp[160]_input_1_0 ),
        .Q(\dffre_tmp[160]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[128]  (
        .C(\dffre_tmp[128]_clock_0_0 ),
        .D(\dffre_tmp[128]_input_0_0 ),
        .E(\dffre_tmp[128]_input_2_0 ),
        .R(\dffre_tmp[128]_input_1_0 ),
        .Q(\dffre_tmp[128]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[256]  (
        .C(\dffre_tmp[256]_clock_0_0 ),
        .D(\dffre_tmp[256]_input_0_0 ),
        .E(\dffre_tmp[256]_input_2_0 ),
        .R(\dffre_tmp[256]_input_1_0 ),
        .Q(\dffre_tmp[256]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[288]  (
        .C(\dffre_tmp[288]_clock_0_0 ),
        .D(\dffre_tmp[288]_input_0_0 ),
        .E(\dffre_tmp[288]_input_2_0 ),
        .R(\dffre_tmp[288]_input_1_0 ),
        .Q(\dffre_tmp[288]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[0]  (
        .C(\dffre_tmp[0]_clock_0_0 ),
        .D(\dffre_tmp[0]_input_0_0 ),
        .E(\dffre_tmp[0]_input_2_0 ),
        .R(\dffre_tmp[0]_input_1_0 ),
        .Q(\dffre_tmp[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[32]  (
        .C(\dffre_tmp[32]_clock_0_0 ),
        .D(\dffre_tmp[32]_input_0_0 ),
        .E(\dffre_tmp[32]_input_2_0 ),
        .R(\dffre_tmp[32]_input_1_0 ),
        .Q(\dffre_tmp[32]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[352]  (
        .C(\dffre_tmp[352]_clock_0_0 ),
        .D(\dffre_tmp[352]_input_0_0 ),
        .E(\dffre_tmp[352]_input_2_0 ),
        .R(\dffre_tmp[352]_input_1_0 ),
        .Q(\dffre_tmp[352]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[320]  (
        .C(\dffre_tmp[320]_clock_0_0 ),
        .D(\dffre_tmp[320]_input_0_0 ),
        .E(\dffre_tmp[320]_input_2_0 ),
        .R(\dffre_tmp[320]_input_1_0 ),
        .Q(\dffre_tmp[320]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[384]  (
        .C(\dffre_tmp[384]_clock_0_0 ),
        .D(\dffre_tmp[384]_input_0_0 ),
        .E(\dffre_tmp[384]_input_2_0 ),
        .R(\dffre_tmp[384]_input_1_0 ),
        .Q(\dffre_tmp[384]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[416]  (
        .C(\dffre_tmp[416]_clock_0_0 ),
        .D(\dffre_tmp[416]_input_0_0 ),
        .E(\dffre_tmp[416]_input_2_0 ),
        .R(\dffre_tmp[416]_input_1_0 ),
        .Q(\dffre_tmp[416]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[64]  (
        .C(\dffre_tmp[64]_clock_0_0 ),
        .D(\dffre_tmp[64]_input_0_0 ),
        .E(\dffre_tmp[64]_input_2_0 ),
        .R(\dffre_tmp[64]_input_1_0 ),
        .Q(\dffre_tmp[64]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[96]  (
        .C(\dffre_tmp[96]_clock_0_0 ),
        .D(\dffre_tmp[96]_input_0_0 ),
        .E(\dffre_tmp[96]_input_2_0 ),
        .R(\dffre_tmp[96]_input_1_0 ),
        .Q(\dffre_tmp[96]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[448]  (
        .C(\dffre_tmp[448]_clock_0_0 ),
        .D(\dffre_tmp[448]_input_0_0 ),
        .E(\dffre_tmp[448]_input_2_0 ),
        .R(\dffre_tmp[448]_input_1_0 ),
        .Q(\dffre_tmp[448]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[67]  (
        .C(\dffre_tmp[67]_clock_0_0 ),
        .D(\dffre_tmp[67]_input_0_0 ),
        .E(\dffre_tmp[67]_input_2_0 ),
        .R(\dffre_tmp[67]_input_1_0 ),
        .Q(\dffre_tmp[67]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[225]  (
        .C(\dffre_tmp[225]_clock_0_0 ),
        .D(\dffre_tmp[225]_input_0_0 ),
        .E(\dffre_tmp[225]_input_2_0 ),
        .R(\dffre_tmp[225]_input_1_0 ),
        .Q(\dffre_tmp[225]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[193]  (
        .C(\dffre_tmp[193]_clock_0_0 ),
        .D(\dffre_tmp[193]_input_0_0 ),
        .E(\dffre_tmp[193]_input_2_0 ),
        .R(\dffre_tmp[193]_input_1_0 ),
        .Q(\dffre_tmp[193]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[33]  (
        .C(\dffre_tmp[33]_clock_0_0 ),
        .D(\dffre_tmp[33]_input_0_0 ),
        .E(\dffre_tmp[33]_input_2_0 ),
        .R(\dffre_tmp[33]_input_1_0 ),
        .Q(\dffre_tmp[33]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[1]  (
        .C(\dffre_tmp[1]_clock_0_0 ),
        .D(\dffre_tmp[1]_input_0_0 ),
        .E(\dffre_tmp[1]_input_2_0 ),
        .R(\dffre_tmp[1]_input_1_0 ),
        .Q(\dffre_tmp[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[257]  (
        .C(\dffre_tmp[257]_clock_0_0 ),
        .D(\dffre_tmp[257]_input_0_0 ),
        .E(\dffre_tmp[257]_input_2_0 ),
        .R(\dffre_tmp[257]_input_1_0 ),
        .Q(\dffre_tmp[257]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[289]  (
        .C(\dffre_tmp[289]_clock_0_0 ),
        .D(\dffre_tmp[289]_input_0_0 ),
        .E(\dffre_tmp[289]_input_2_0 ),
        .R(\dffre_tmp[289]_input_1_0 ),
        .Q(\dffre_tmp[289]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[65]  (
        .C(\dffre_tmp[65]_clock_0_0 ),
        .D(\dffre_tmp[65]_input_0_0 ),
        .E(\dffre_tmp[65]_input_2_0 ),
        .R(\dffre_tmp[65]_input_1_0 ),
        .Q(\dffre_tmp[65]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[97]  (
        .C(\dffre_tmp[97]_clock_0_0 ),
        .D(\dffre_tmp[97]_input_0_0 ),
        .E(\dffre_tmp[97]_input_2_0 ),
        .R(\dffre_tmp[97]_input_1_0 ),
        .Q(\dffre_tmp[97]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[353]  (
        .C(\dffre_tmp[353]_clock_0_0 ),
        .D(\dffre_tmp[353]_input_0_0 ),
        .E(\dffre_tmp[353]_input_2_0 ),
        .R(\dffre_tmp[353]_input_1_0 ),
        .Q(\dffre_tmp[353]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[321]  (
        .C(\dffre_tmp[321]_clock_0_0 ),
        .D(\dffre_tmp[321]_input_0_0 ),
        .E(\dffre_tmp[321]_input_2_0 ),
        .R(\dffre_tmp[321]_input_1_0 ),
        .Q(\dffre_tmp[321]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[385]  (
        .C(\dffre_tmp[385]_clock_0_0 ),
        .D(\dffre_tmp[385]_input_0_0 ),
        .E(\dffre_tmp[385]_input_2_0 ),
        .R(\dffre_tmp[385]_input_1_0 ),
        .Q(\dffre_tmp[385]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[417]  (
        .C(\dffre_tmp[417]_clock_0_0 ),
        .D(\dffre_tmp[417]_input_0_0 ),
        .E(\dffre_tmp[417]_input_2_0 ),
        .R(\dffre_tmp[417]_input_1_0 ),
        .Q(\dffre_tmp[417]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[129]  (
        .C(\dffre_tmp[129]_clock_0_0 ),
        .D(\dffre_tmp[129]_input_0_0 ),
        .E(\dffre_tmp[129]_input_2_0 ),
        .R(\dffre_tmp[129]_input_1_0 ),
        .Q(\dffre_tmp[129]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[161]  (
        .C(\dffre_tmp[161]_clock_0_0 ),
        .D(\dffre_tmp[161]_input_0_0 ),
        .E(\dffre_tmp[161]_input_2_0 ),
        .R(\dffre_tmp[161]_input_1_0 ),
        .Q(\dffre_tmp[161]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[449]  (
        .C(\dffre_tmp[449]_clock_0_0 ),
        .D(\dffre_tmp[449]_input_0_0 ),
        .E(\dffre_tmp[449]_input_2_0 ),
        .R(\dffre_tmp[449]_input_1_0 ),
        .Q(\dffre_tmp[449]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[99]  (
        .C(\dffre_tmp[99]_clock_0_0 ),
        .D(\dffre_tmp[99]_input_0_0 ),
        .E(\dffre_tmp[99]_input_2_0 ),
        .R(\dffre_tmp[99]_input_1_0 ),
        .Q(\dffre_tmp[99]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[35]  (
        .C(\dffre_tmp[35]_clock_0_0 ),
        .D(\dffre_tmp[35]_input_0_0 ),
        .E(\dffre_tmp[35]_input_2_0 ),
        .R(\dffre_tmp[35]_input_1_0 ),
        .Q(\dffre_tmp[35]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[3]  (
        .C(\dffre_tmp[3]_clock_0_0 ),
        .D(\dffre_tmp[3]_input_0_0 ),
        .E(\dffre_tmp[3]_input_2_0 ),
        .R(\dffre_tmp[3]_input_1_0 ),
        .Q(\dffre_tmp[3]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[37]  (
        .C(\dffre_tmp[37]_clock_0_0 ),
        .D(\dffre_tmp[37]_input_0_0 ),
        .E(\dffre_tmp[37]_input_2_0 ),
        .R(\dffre_tmp[37]_input_1_0 ),
        .Q(\dffre_tmp[37]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[69]  (
        .C(\dffre_tmp[69]_clock_0_0 ),
        .D(\dffre_tmp[69]_input_0_0 ),
        .E(\dffre_tmp[69]_input_2_0 ),
        .R(\dffre_tmp[69]_input_1_0 ),
        .Q(\dffre_tmp[69]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[197]  (
        .C(\dffre_tmp[197]_clock_0_0 ),
        .D(\dffre_tmp[197]_input_0_0 ),
        .E(\dffre_tmp[197]_input_2_0 ),
        .R(\dffre_tmp[197]_input_1_0 ),
        .Q(\dffre_tmp[197]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[229]  (
        .C(\dffre_tmp[229]_clock_0_0 ),
        .D(\dffre_tmp[229]_input_0_0 ),
        .E(\dffre_tmp[229]_input_2_0 ),
        .R(\dffre_tmp[229]_input_1_0 ),
        .Q(\dffre_tmp[229]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[5]  (
        .C(\dffre_tmp[5]_clock_0_0 ),
        .D(\dffre_tmp[5]_input_0_0 ),
        .E(\dffre_tmp[5]_input_2_0 ),
        .R(\dffre_tmp[5]_input_1_0 ),
        .Q(\dffre_tmp[5]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[101]  (
        .C(\dffre_tmp[101]_clock_0_0 ),
        .D(\dffre_tmp[101]_input_0_0 ),
        .E(\dffre_tmp[101]_input_2_0 ),
        .R(\dffre_tmp[101]_input_1_0 ),
        .Q(\dffre_tmp[101]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[293]  (
        .C(\dffre_tmp[293]_clock_0_0 ),
        .D(\dffre_tmp[293]_input_0_0 ),
        .E(\dffre_tmp[293]_input_2_0 ),
        .R(\dffre_tmp[293]_input_1_0 ),
        .Q(\dffre_tmp[293]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[261]  (
        .C(\dffre_tmp[261]_clock_0_0 ),
        .D(\dffre_tmp[261]_input_0_0 ),
        .E(\dffre_tmp[261]_input_2_0 ),
        .R(\dffre_tmp[261]_input_1_0 ),
        .Q(\dffre_tmp[261]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[325]  (
        .C(\dffre_tmp[325]_clock_0_0 ),
        .D(\dffre_tmp[325]_input_0_0 ),
        .E(\dffre_tmp[325]_input_2_0 ),
        .R(\dffre_tmp[325]_input_1_0 ),
        .Q(\dffre_tmp[325]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[357]  (
        .C(\dffre_tmp[357]_clock_0_0 ),
        .D(\dffre_tmp[357]_input_0_0 ),
        .E(\dffre_tmp[357]_input_2_0 ),
        .R(\dffre_tmp[357]_input_1_0 ),
        .Q(\dffre_tmp[357]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[133]  (
        .C(\dffre_tmp[133]_clock_0_0 ),
        .D(\dffre_tmp[133]_input_0_0 ),
        .E(\dffre_tmp[133]_input_2_0 ),
        .R(\dffre_tmp[133]_input_1_0 ),
        .Q(\dffre_tmp[133]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[165]  (
        .C(\dffre_tmp[165]_clock_0_0 ),
        .D(\dffre_tmp[165]_input_0_0 ),
        .E(\dffre_tmp[165]_input_2_0 ),
        .R(\dffre_tmp[165]_input_1_0 ),
        .Q(\dffre_tmp[165]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[389]  (
        .C(\dffre_tmp[389]_clock_0_0 ),
        .D(\dffre_tmp[389]_input_0_0 ),
        .E(\dffre_tmp[389]_input_2_0 ),
        .R(\dffre_tmp[389]_input_1_0 ),
        .Q(\dffre_tmp[389]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[421]  (
        .C(\dffre_tmp[421]_clock_0_0 ),
        .D(\dffre_tmp[421]_input_0_0 ),
        .E(\dffre_tmp[421]_input_2_0 ),
        .R(\dffre_tmp[421]_input_1_0 ),
        .Q(\dffre_tmp[421]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[4]  (
        .C(\dffre_tmp[4]_clock_0_0 ),
        .D(\dffre_tmp[4]_input_0_0 ),
        .E(\dffre_tmp[4]_input_2_0 ),
        .R(\dffre_tmp[4]_input_1_0 ),
        .Q(\dffre_tmp[4]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[36]  (
        .C(\dffre_tmp[36]_clock_0_0 ),
        .D(\dffre_tmp[36]_input_0_0 ),
        .E(\dffre_tmp[36]_input_2_0 ),
        .R(\dffre_tmp[36]_input_1_0 ),
        .Q(\dffre_tmp[36]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[100]  (
        .C(\dffre_tmp[100]_clock_0_0 ),
        .D(\dffre_tmp[100]_input_0_0 ),
        .E(\dffre_tmp[100]_input_2_0 ),
        .R(\dffre_tmp[100]_input_1_0 ),
        .Q(\dffre_tmp[100]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[68]  (
        .C(\dffre_tmp[68]_clock_0_0 ),
        .D(\dffre_tmp[68]_input_0_0 ),
        .E(\dffre_tmp[68]_input_2_0 ),
        .R(\dffre_tmp[68]_input_1_0 ),
        .Q(\dffre_tmp[68]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[260]  (
        .C(\dffre_tmp[260]_clock_0_0 ),
        .D(\dffre_tmp[260]_input_0_0 ),
        .E(\dffre_tmp[260]_input_2_0 ),
        .R(\dffre_tmp[260]_input_1_0 ),
        .Q(\dffre_tmp[260]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[292]  (
        .C(\dffre_tmp[292]_clock_0_0 ),
        .D(\dffre_tmp[292]_input_0_0 ),
        .E(\dffre_tmp[292]_input_2_0 ),
        .R(\dffre_tmp[292]_input_1_0 ),
        .Q(\dffre_tmp[292]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[132]  (
        .C(\dffre_tmp[132]_clock_0_0 ),
        .D(\dffre_tmp[132]_input_0_0 ),
        .E(\dffre_tmp[132]_input_2_0 ),
        .R(\dffre_tmp[132]_input_1_0 ),
        .Q(\dffre_tmp[132]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[164]  (
        .C(\dffre_tmp[164]_clock_0_0 ),
        .D(\dffre_tmp[164]_input_0_0 ),
        .E(\dffre_tmp[164]_input_2_0 ),
        .R(\dffre_tmp[164]_input_1_0 ),
        .Q(\dffre_tmp[164]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[356]  (
        .C(\dffre_tmp[356]_clock_0_0 ),
        .D(\dffre_tmp[356]_input_0_0 ),
        .E(\dffre_tmp[356]_input_2_0 ),
        .R(\dffre_tmp[356]_input_1_0 ),
        .Q(\dffre_tmp[356]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[324]  (
        .C(\dffre_tmp[324]_clock_0_0 ),
        .D(\dffre_tmp[324]_input_0_0 ),
        .E(\dffre_tmp[324]_input_2_0 ),
        .R(\dffre_tmp[324]_input_1_0 ),
        .Q(\dffre_tmp[324]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[388]  (
        .C(\dffre_tmp[388]_clock_0_0 ),
        .D(\dffre_tmp[388]_input_0_0 ),
        .E(\dffre_tmp[388]_input_2_0 ),
        .R(\dffre_tmp[388]_input_1_0 ),
        .Q(\dffre_tmp[388]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[420]  (
        .C(\dffre_tmp[420]_clock_0_0 ),
        .D(\dffre_tmp[420]_input_0_0 ),
        .E(\dffre_tmp[420]_input_2_0 ),
        .R(\dffre_tmp[420]_input_1_0 ),
        .Q(\dffre_tmp[420]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[196]  (
        .C(\dffre_tmp[196]_clock_0_0 ),
        .D(\dffre_tmp[196]_input_0_0 ),
        .E(\dffre_tmp[196]_input_2_0 ),
        .R(\dffre_tmp[196]_input_1_0 ),
        .Q(\dffre_tmp[196]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[228]  (
        .C(\dffre_tmp[228]_clock_0_0 ),
        .D(\dffre_tmp[228]_input_0_0 ),
        .E(\dffre_tmp[228]_input_2_0 ),
        .R(\dffre_tmp[228]_input_1_0 ),
        .Q(\dffre_tmp[228]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[452]  (
        .C(\dffre_tmp[452]_clock_0_0 ),
        .D(\dffre_tmp[452]_input_0_0 ),
        .E(\dffre_tmp[452]_input_2_0 ),
        .R(\dffre_tmp[452]_input_1_0 ),
        .Q(\dffre_tmp[452]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[454]  (
        .C(\dffre_tmp[454]_clock_0_0 ),
        .D(\dffre_tmp[454]_input_0_0 ),
        .E(\dffre_tmp[454]_input_2_0 ),
        .R(\dffre_tmp[454]_input_1_0 ),
        .Q(\dffre_tmp[454]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[131]  (
        .C(\dffre_tmp[131]_clock_0_0 ),
        .D(\dffre_tmp[131]_input_0_0 ),
        .E(\dffre_tmp[131]_input_2_0 ),
        .R(\dffre_tmp[131]_input_1_0 ),
        .Q(\dffre_tmp[131]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[163]  (
        .C(\dffre_tmp[163]_clock_0_0 ),
        .D(\dffre_tmp[163]_input_0_0 ),
        .E(\dffre_tmp[163]_input_2_0 ),
        .R(\dffre_tmp[163]_input_1_0 ),
        .Q(\dffre_tmp[163]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[227]  (
        .C(\dffre_tmp[227]_clock_0_0 ),
        .D(\dffre_tmp[227]_input_0_0 ),
        .E(\dffre_tmp[227]_input_2_0 ),
        .R(\dffre_tmp[227]_input_1_0 ),
        .Q(\dffre_tmp[227]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[195]  (
        .C(\dffre_tmp[195]_clock_0_0 ),
        .D(\dffre_tmp[195]_input_0_0 ),
        .E(\dffre_tmp[195]_input_2_0 ),
        .R(\dffre_tmp[195]_input_1_0 ),
        .Q(\dffre_tmp[195]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[387]  (
        .C(\dffre_tmp[387]_clock_0_0 ),
        .D(\dffre_tmp[387]_input_0_0 ),
        .E(\dffre_tmp[387]_input_2_0 ),
        .R(\dffre_tmp[387]_input_1_0 ),
        .Q(\dffre_tmp[387]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[419]  (
        .C(\dffre_tmp[419]_clock_0_0 ),
        .D(\dffre_tmp[419]_input_0_0 ),
        .E(\dffre_tmp[419]_input_2_0 ),
        .R(\dffre_tmp[419]_input_1_0 ),
        .Q(\dffre_tmp[419]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[259]  (
        .C(\dffre_tmp[259]_clock_0_0 ),
        .D(\dffre_tmp[259]_input_0_0 ),
        .E(\dffre_tmp[259]_input_2_0 ),
        .R(\dffre_tmp[259]_input_1_0 ),
        .Q(\dffre_tmp[259]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[291]  (
        .C(\dffre_tmp[291]_clock_0_0 ),
        .D(\dffre_tmp[291]_input_0_0 ),
        .E(\dffre_tmp[291]_input_2_0 ),
        .R(\dffre_tmp[291]_input_1_0 ),
        .Q(\dffre_tmp[291]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[455]  (
        .C(\dffre_tmp[455]_clock_0_0 ),
        .D(\dffre_tmp[455]_input_0_0 ),
        .E(\dffre_tmp[455]_input_2_0 ),
        .R(\dffre_tmp[455]_input_1_0 ),
        .Q(\dffre_tmp[455]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[451]  (
        .C(\dffre_tmp[451]_clock_0_0 ),
        .D(\dffre_tmp[451]_input_0_0 ),
        .E(\dffre_tmp[451]_input_2_0 ),
        .R(\dffre_tmp[451]_input_1_0 ),
        .Q(\dffre_tmp[451]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[453]  (
        .C(\dffre_tmp[453]_clock_0_0 ),
        .D(\dffre_tmp[453]_input_0_0 ),
        .E(\dffre_tmp[453]_input_2_0 ),
        .R(\dffre_tmp[453]_input_1_0 ),
        .Q(\dffre_tmp[453]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[323]  (
        .C(\dffre_tmp[323]_clock_0_0 ),
        .D(\dffre_tmp[323]_input_0_0 ),
        .E(\dffre_tmp[323]_input_2_0 ),
        .R(\dffre_tmp[323]_input_1_0 ),
        .Q(\dffre_tmp[323]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_tmp[355]  (
        .C(\dffre_tmp[355]_clock_0_0 ),
        .D(\dffre_tmp[355]_input_0_0 ),
        .E(\dffre_tmp[355]_input_2_0 ),
        .R(\dffre_tmp[355]_input_1_0 ),
        .Q(\dffre_tmp[355]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in0[0]  (
        .C(\dffre_d_in0[0]_clock_0_0 ),
        .D(\dffre_d_in0[0]_input_0_0 ),
        .E(\dffre_d_in0[0]_input_2_0 ),
        .R(\dffre_d_in0[0]_input_1_0 ),
        .Q(\dffre_d_in0[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in6[0]  (
        .C(\dffre_d_in6[0]_clock_0_0 ),
        .D(\dffre_d_in6[0]_input_0_0 ),
        .E(\dffre_d_in6[0]_input_2_0 ),
        .R(\dffre_d_in6[0]_input_1_0 ),
        .Q(\dffre_d_in6[0]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in0[1]  (
        .C(\dffre_d_in0[1]_clock_0_0 ),
        .D(\dffre_d_in0[1]_input_0_0 ),
        .E(\dffre_d_in0[1]_input_2_0 ),
        .R(\dffre_d_in0[1]_input_1_0 ),
        .Q(\dffre_d_in0[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in6[1]  (
        .C(\dffre_d_in6[1]_clock_0_0 ),
        .D(\dffre_d_in6[1]_input_0_0 ),
        .E(\dffre_d_in6[1]_input_2_0 ),
        .R(\dffre_d_in6[1]_input_1_0 ),
        .Q(\dffre_d_in6[1]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in10[2]  (
        .C(\dffre_d_in10[2]_clock_0_0 ),
        .D(\dffre_d_in10[2]_input_0_0 ),
        .E(\dffre_d_in10[2]_input_2_0 ),
        .R(\dffre_d_in10[2]_input_1_0 ),
        .Q(\dffre_d_in10[2]_output_0_0 )
    );

    DFFRE #(
    ) \dffre_d_in0[3]  (
        .C(\dffre_d_in0[3]_clock_0_0 ),
        .D(\dffre_d_in0[3]_input_0_0 ),
        .E(\dffre_d_in0[3]_input_2_0 ),
        .R(\dffre_d_in0[3]_input_1_0 ),
        .Q(\dffre_d_in0[3]_output_0_0 )
    );


endmodule
