Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\ticker2.v" into library work
Parsing module <ticker2>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\pixel_controller.v" into library work
Parsing module <pixel_controller>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\hex_to_7_segment.v" into library work
Parsing module <hex_to_7_segment>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\DFlipFlop.v" into library work
Parsing module <DFlipFlop>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\ad_mux.v" into library work
Parsing module <ad_mux>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\ticker.v" into library work
Parsing module <ticker>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\PositiveEdgeDetector.v" into library work
Parsing module <PositiveEdgeDetect>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\Display_Controller.v" into library work
Parsing module <Display_Controller>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\Debounce.v" into library work
Parsing module <Debounce>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\AISO.v" into library work
Parsing module <AISO>.
Analyzing Verilog file "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\TopModule.v" into library work
Parsing module <TopModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TopModule>.

Elaborating module <AISO>.

Elaborating module <DFlipFlop>.

Elaborating module <ticker>.

Elaborating module <Debounce>.

Elaborating module <PositiveEdgeDetect>.

Elaborating module <counter>.

Elaborating module <Display_Controller>.

Elaborating module <hex_to_7_segment>.

Elaborating module <pixel_controller>.

Elaborating module <ad_mux>.

Elaborating module <ticker2>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\TopModule.v".
    Summary:
	no macro.
Unit <TopModule> synthesized.

Synthesizing Unit <AISO>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\AISO.v".
    Summary:
	no macro.
Unit <AISO> synthesized.

Synthesizing Unit <DFlipFlop>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\DFlipFlop.v".
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DFlipFlop> synthesized.

Synthesizing Unit <ticker>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\ticker.v".
    Found 20-bit register for signal <count>.
    Found 20-bit adder for signal <count[19]_GND_4_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ticker> synthesized.

Synthesizing Unit <Debounce>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\Debounce.v".
    Found 3-bit register for signal <present_state>.
    Found 1-bit register for signal <present_output>.
    Found 1-bit 8-to-1 multiplexer for signal <next_output> created at line 42.
    Found 3-bit 8-to-1 multiplexer for signal <next_state> created at line 42.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <Debounce> synthesized.

Synthesizing Unit <PositiveEdgeDetect>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\PositiveEdgeDetector.v".
    Summary:
	no macro.
Unit <PositiveEdgeDetect> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\counter.v".
    Found 16-bit register for signal <count>.
    Found 16-bit subtractor for signal <count[15]_GND_7_o_sub_2_OUT> created at line 25.
    Found 16-bit adder for signal <count[15]_GND_7_o_add_0_OUT> created at line 24.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <counter> synthesized.

Synthesizing Unit <Display_Controller>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\Display_Controller.v".
    Summary:
	no macro.
Unit <Display_Controller> synthesized.

Synthesizing Unit <hex_to_7_segment>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\hex_to_7_segment.v".
    Found 16x7-bit Read Only RAM for signal <_n0024>
    Summary:
	inferred   1 RAM(s).
Unit <hex_to_7_segment> synthesized.

Synthesizing Unit <pixel_controller>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\pixel_controller.v".
    Found 3-bit register for signal <present_state>.
    Found finite state machine <FSM_0> for signal <present_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 16                                             |
    | Inputs             | 1                                              |
    | Outputs            | 11                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <pixel_controller> synthesized.

Synthesizing Unit <ad_mux>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\ad_mux.v".
    Found 4-bit 5-to-1 multiplexer for signal <Y> created at line 25.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ad_mux> synthesized.

Synthesizing Unit <ticker2>.
    Related source file is "C:\Users\Sandeep Kooner\Desktop\360Labs\Project1DebouncedCounter\ticker2.v".
    Found 10-bit register for signal <count>.
    Found 10-bit adder for signal <count[9]_GND_12_o_add_2_OUT> created at line 36.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ticker2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 10-bit adder                                          : 1
 16-bit addsub                                         : 1
 20-bit adder                                          : 1
# Registers                                            : 9
 1-bit register                                        : 5
 10-bit register                                       : 1
 16-bit register                                       : 1
 20-bit register                                       : 1
 3-bit register                                        : 1
# Multiplexers                                         : 11
 1-bit 8-to-1 multiplexer                              : 1
 10-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 1
 3-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 5-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <hex_to_7_segment>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0024> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hex>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <hex_to_7_segment> synthesized (advanced).

Synthesizing (advanced) Unit <ticker>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ticker> synthesized (advanced).

Synthesizing (advanced) Unit <ticker2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <ticker2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Counters                                             : 3
 10-bit up counter                                     : 1
 16-bit updown counter                                 : 1
 20-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8
# Multiplexers                                         : 9
 1-bit 8-to-1 multiplexer                              : 1
 3-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 6
 4-bit 5-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <present_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 111   | 111
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
-------------------
INFO:Xst:2261 - The FF/Latch <present_state_2> in Unit <Debounce> is equivalent to the following FF/Latch, which will be removed : <present_output> 

Optimizing unit <TopModule> ...

Optimizing unit <Debounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 56
 Flip-Flops                                            : 56

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 197
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 3
#      LUT3                        : 14
#      LUT4                        : 24
#      LUT5                        : 5
#      LUT6                        : 38
#      MUXCY                       : 43
#      VCC                         : 1
#      XORCY                       : 46
# FlipFlops/Latches                : 56
#      FDC                         : 40
#      FDCE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 3
#      OBUF                        : 15

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              56  out of  126800     0%  
 Number of Slice LUTs:                  106  out of  63400     0%  
    Number used as Logic:               106  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    110
   Number with an unused Flip Flop:      54  out of    110    49%  
   Number with an unused LUT:             4  out of    110     3%  
   Number of fully used LUT-FF pairs:    52  out of    110    47%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 56    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.499ns (Maximum Frequency: 400.160MHz)
   Minimum input arrival time before clock: 1.781ns
   Maximum output required time after clock: 2.326ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.499ns (frequency: 400.160MHz)
  Total number of paths / destination ports: 1969 / 125
-------------------------------------------------------------------------
Delay:               2.499ns (Levels of Logic = 12)
  Source:            u5/u3/count_5 (FF)
  Destination:       u5/u3/count_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u5/u3/count_5 to u5/u3/count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.688  u5/u3/count_5 (u5/u3/count_5)
     LUT5:I0->O           11   0.097   0.342  u5/u3/tick<9>_SW0 (N01)
     LUT6:I5->O            1   0.097   0.000  u5/u3/Mcount_count_lut<0> (u5/u3/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  u5/u3/Mcount_count_cy<0> (u5/u3/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u5/u3/Mcount_count_cy<1> (u5/u3/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u5/u3/Mcount_count_cy<2> (u5/u3/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u5/u3/Mcount_count_cy<3> (u5/u3/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  u5/u3/Mcount_count_cy<4> (u5/u3/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  u5/u3/Mcount_count_cy<5> (u5/u3/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  u5/u3/Mcount_count_cy<6> (u5/u3/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  u5/u3/Mcount_count_cy<7> (u5/u3/Mcount_count_cy<7>)
     MUXCY:CI->O           0   0.023   0.000  u5/u3/Mcount_count_cy<8> (u5/u3/Mcount_count_cy<8>)
     XORCY:CI->O           1   0.370   0.000  u5/u3/Mcount_count_xor<9> (u5/u3/Mcount_count9)
     FDC:D                     0.008          u5/u3/count_9
    ----------------------------------------
    Total                      2.499ns (1.470ns logic, 1.029ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 157 / 21
-------------------------------------------------------------------------
Offset:              1.781ns (Levels of Logic = 18)
  Source:            uphdnl (PAD)
  Destination:       u4/count_15 (FF)
  Destination Clock: clk rising

  Data Path: uphdnl to u4/count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.001   0.630  uphdnl_IBUF (uphdnl_IBUF)
     LUT4:I0->O            1   0.097   0.000  u4/Mcount_count_lut<0> (u4/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  u4/Mcount_count_cy<0> (u4/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<1> (u4/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<2> (u4/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<3> (u4/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<4> (u4/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<5> (u4/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<6> (u4/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<7> (u4/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<8> (u4/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<9> (u4/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<10> (u4/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<11> (u4/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<12> (u4/Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  u4/Mcount_count_cy<13> (u4/Mcount_count_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  u4/Mcount_count_cy<14> (u4/Mcount_count_cy<14>)
     XORCY:CI->O           1   0.370   0.000  u4/Mcount_count_xor<15> (Result<15>1)
     FDCE:D                    0.008          u4/count_15
    ----------------------------------------
    Total                      1.781ns (1.151ns logic, 0.630ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 248 / 15
-------------------------------------------------------------------------
Offset:              2.326ns (Levels of Logic = 4)
  Source:            u4/count_8 (FF)
  Destination:       a (PAD)
  Source Clock:      clk rising

  Data Path: u4/count_8 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.515  u4/count_8 (u4/count_8)
     LUT3:I0->O            1   0.097   0.295  u5/u2/Mmux_Y1_SW0 (N8)
     LUT6:I5->O            7   0.097   0.584  u5/u2/Mmux_Y1 (u5/hex<0>)
     LUT4:I0->O            1   0.097   0.279  u5/u0/Mram__n002441 (e_OBUF)
     OBUF:I->O                 0.000          e_OBUF (e)
    ----------------------------------------
    Total                      2.326ns (0.652ns logic, 1.674ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.499|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.76 secs
 
--> 

Total memory usage is 458916 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

