<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>EE 445M: inc/hw_nvic.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">EE 445M
   
   </div>
   <div id="projectbrief">Real Time Operating Systems taken at University of Texas Spring 2015</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('hw__nvic_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">inc/hw_nvic.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__nvic_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">//*****************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">//</span>
<a name="l00003"></a>00003 <span class="comment">// hw_nvic.h - Macros used when accessing the NVIC hardware.</span>
<a name="l00004"></a>00004 <span class="comment">//</span>
<a name="l00005"></a>00005 <span class="comment">// Copyright (c) 2005-2014 Texas Instruments Incorporated.  All rights reserved.</span>
<a name="l00006"></a>00006 <span class="comment">// Software License Agreement</span>
<a name="l00007"></a>00007 <span class="comment">// </span>
<a name="l00008"></a>00008 <span class="comment">//   Redistribution and use in source and binary forms, with or without</span>
<a name="l00009"></a>00009 <span class="comment">//   modification, are permitted provided that the following conditions</span>
<a name="l00010"></a>00010 <span class="comment">//   are met:</span>
<a name="l00011"></a>00011 <span class="comment">// </span>
<a name="l00012"></a>00012 <span class="comment">//   Redistributions of source code must retain the above copyright</span>
<a name="l00013"></a>00013 <span class="comment">//   notice, this list of conditions and the following disclaimer.</span>
<a name="l00014"></a>00014 <span class="comment">// </span>
<a name="l00015"></a>00015 <span class="comment">//   Redistributions in binary form must reproduce the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">//   notice, this list of conditions and the following disclaimer in the</span>
<a name="l00017"></a>00017 <span class="comment">//   documentation and/or other materials provided with the  </span>
<a name="l00018"></a>00018 <span class="comment">//   distribution.</span>
<a name="l00019"></a>00019 <span class="comment">// </span>
<a name="l00020"></a>00020 <span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span>
<a name="l00021"></a>00021 <span class="comment">//   its contributors may be used to endorse or promote products derived</span>
<a name="l00022"></a>00022 <span class="comment">//   from this software without specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">// </span>
<a name="l00024"></a>00024 <span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00025"></a>00025 <span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00026"></a>00026 <span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00027"></a>00027 <span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00028"></a>00028 <span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00029"></a>00029 <span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00031"></a>00031 <span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00032"></a>00032 <span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00033"></a>00033 <span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00034"></a>00034 <span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">// </span>
<a name="l00036"></a>00036 <span class="comment">// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.</span>
<a name="l00037"></a>00037 <span class="comment">//</span>
<a name="l00038"></a>00038 <span class="comment">//*****************************************************************************</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#ifndef __HW_NVIC_H__</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define __HW_NVIC_H__</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="comment">//*****************************************************************************</span>
<a name="l00044"></a>00044 <span class="comment">//</span>
<a name="l00045"></a>00045 <span class="comment">// The following are defines for the NVIC register addresses.</span>
<a name="l00046"></a>00046 <span class="comment">//</span>
<a name="l00047"></a>00047 <span class="comment">//*****************************************************************************</span>
<a name="l00048"></a><a class="code" href="hw__nvic_8h.html#ab9847cc83164693a8f399e22e9459065">00048</a> <span class="preprocessor">#define NVIC_ACTLR              0xE000E008  // Auxiliary Control</span>
<a name="l00049"></a><a class="code" href="hw__nvic_8h.html#a767bbd2f329184ac62b26b3882a4590b">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL            0xE000E010  // SysTick Control and Status</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>                                            <span class="comment">// Register</span>
<a name="l00051"></a><a class="code" href="hw__nvic_8h.html#ac2f5cafa69f951520d4fd44dd4e924b4">00051</a> <span class="preprocessor">#define NVIC_ST_RELOAD          0xE000E014  // SysTick Reload Value Register</span>
<a name="l00052"></a><a class="code" href="hw__nvic_8h.html#a0f17a366e81b0725e62a3090b6ed4d41">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CURRENT         0xE000E018  // SysTick Current Value Register</span>
<a name="l00053"></a><a class="code" href="hw__nvic_8h.html#a0daccf03d4cbd559a3018bbb9cd96ad3">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN0                0xE000E100  // Interrupt 0-31 Set Enable</span>
<a name="l00054"></a><a class="code" href="hw__nvic_8h.html#a9829912cd8ad095150c59f0007a70db5">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN1                0xE000E104  // Interrupt 32-63 Set Enable</span>
<a name="l00055"></a><a class="code" href="hw__nvic_8h.html#a8e296d3fe1f71f9c8d31a81f06a11b4e">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN2                0xE000E108  // Interrupt 64-95 Set Enable</span>
<a name="l00056"></a><a class="code" href="hw__nvic_8h.html#a48a6eda009e5561d2b1c01257f873528">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN3                0xE000E10C  // Interrupt 96-127 Set Enable</span>
<a name="l00057"></a><a class="code" href="hw__nvic_8h.html#a03e9b69fd65de83a38074563a5f93c35">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_EN4                0xE000E110  // Interrupt 128-159 Set Enable</span>
<a name="l00058"></a><a class="code" href="hw__nvic_8h.html#ac9888a13dfbc4e6f087ffb299b784cd3">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS0               0xE000E180  // Interrupt 0-31 Clear Enable</span>
<a name="l00059"></a><a class="code" href="hw__nvic_8h.html#a9f8f5c06e619e8230d854fe86cd6f1ca">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS1               0xE000E184  // Interrupt 32-63 Clear Enable</span>
<a name="l00060"></a><a class="code" href="hw__nvic_8h.html#a3de8688830bcf9e79f1e450f1b4cf65e">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS2               0xE000E188  // Interrupt 64-95 Clear Enable</span>
<a name="l00061"></a><a class="code" href="hw__nvic_8h.html#ac936c75dd75a1b13e3a58bfb87275473">00061</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS3               0xE000E18C  // Interrupt 96-127 Clear Enable</span>
<a name="l00062"></a><a class="code" href="hw__nvic_8h.html#a4938b6e3cb616e5655f546d4fd1be773">00062</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DIS4               0xE000E190  // Interrupt 128-159 Clear Enable</span>
<a name="l00063"></a><a class="code" href="hw__nvic_8h.html#a1c227f4e486e43e89889548daf74a8bf">00063</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND0              0xE000E200  // Interrupt 0-31 Set Pending</span>
<a name="l00064"></a><a class="code" href="hw__nvic_8h.html#ab97ab845d8d2750beede3fa0b49d1064">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND1              0xE000E204  // Interrupt 32-63 Set Pending</span>
<a name="l00065"></a><a class="code" href="hw__nvic_8h.html#adca9ac0a1e7edd8fefe49008099ab8e6">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND2              0xE000E208  // Interrupt 64-95 Set Pending</span>
<a name="l00066"></a><a class="code" href="hw__nvic_8h.html#acde0d489c11893d48674b803c707eb96">00066</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND3              0xE000E20C  // Interrupt 96-127 Set Pending</span>
<a name="l00067"></a><a class="code" href="hw__nvic_8h.html#ae739baea6cd152ada46c2a3e2d904e46">00067</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PEND4              0xE000E210  // Interrupt 128-159 Set Pending</span>
<a name="l00068"></a><a class="code" href="hw__nvic_8h.html#a5f10bf99e21c6b76d3431a518071fd71">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND0            0xE000E280  // Interrupt 0-31 Clear Pending</span>
<a name="l00069"></a><a class="code" href="hw__nvic_8h.html#a17db90deb5ddafd6aa4b4f1f3568fc43">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND1            0xE000E284  // Interrupt 32-63 Clear Pending</span>
<a name="l00070"></a><a class="code" href="hw__nvic_8h.html#a4deddcd9463a41363f447d21f1c206cf">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND2            0xE000E288  // Interrupt 64-95 Clear Pending</span>
<a name="l00071"></a><a class="code" href="hw__nvic_8h.html#ad49408c20bf59d89d3bc8fb88fc8e5bd">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND3            0xE000E28C  // Interrupt 96-127 Clear Pending</span>
<a name="l00072"></a><a class="code" href="hw__nvic_8h.html#a9e7502ef5375ba716868e1b54bd9eb7f">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_UNPEND4            0xE000E290  // Interrupt 128-159 Clear Pending</span>
<a name="l00073"></a><a class="code" href="hw__nvic_8h.html#ac000f145a5bace31e22573a57248c781">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE0            0xE000E300  // Interrupt 0-31 Active Bit</span>
<a name="l00074"></a><a class="code" href="hw__nvic_8h.html#ab477cde51d26aecc301161b117b7bb56">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE1            0xE000E304  // Interrupt 32-63 Active Bit</span>
<a name="l00075"></a><a class="code" href="hw__nvic_8h.html#af871d057f8e22806fd4e8af17b08bb6e">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE2            0xE000E308  // Interrupt 64-95 Active Bit</span>
<a name="l00076"></a><a class="code" href="hw__nvic_8h.html#a510bdeac1f0693e89c7346b19e2dc34c">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE3            0xE000E30C  // Interrupt 96-127 Active Bit</span>
<a name="l00077"></a><a class="code" href="hw__nvic_8h.html#aedee6c3b69e16c5ef0bd651a9f350367">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTIVE4            0xE000E310  // Interrupt 128-159 Active Bit</span>
<a name="l00078"></a><a class="code" href="hw__nvic_8h.html#a18cea92c71bd04c864eb6d2ed7438885">00078</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0               0xE000E400  // Interrupt 0-3 Priority</span>
<a name="l00079"></a><a class="code" href="hw__nvic_8h.html#a1a9e2a8df93a2504c1a55aa95962a73a">00079</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1               0xE000E404  // Interrupt 4-7 Priority</span>
<a name="l00080"></a><a class="code" href="hw__nvic_8h.html#a8c7e668b3262773a397fc25c4d0cdbcb">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2               0xE000E408  // Interrupt 8-11 Priority</span>
<a name="l00081"></a><a class="code" href="hw__nvic_8h.html#a94acb841e721388468ac76b29f44ab06">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3               0xE000E40C  // Interrupt 12-15 Priority</span>
<a name="l00082"></a><a class="code" href="hw__nvic_8h.html#af966c67de90708e2137c37fba54e91bc">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4               0xE000E410  // Interrupt 16-19 Priority</span>
<a name="l00083"></a><a class="code" href="hw__nvic_8h.html#a3d0ccbe9b6733e7f3003a356b9ec998c">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5               0xE000E414  // Interrupt 20-23 Priority</span>
<a name="l00084"></a><a class="code" href="hw__nvic_8h.html#a517055d422a98ee117e548da8bab6cd2">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6               0xE000E418  // Interrupt 24-27 Priority</span>
<a name="l00085"></a><a class="code" href="hw__nvic_8h.html#acb5880381bb3ccc41a43769cbb7d0380">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7               0xE000E41C  // Interrupt 28-31 Priority</span>
<a name="l00086"></a><a class="code" href="hw__nvic_8h.html#a3a4b85819dabf11849c195cd486e9998">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8               0xE000E420  // Interrupt 32-35 Priority</span>
<a name="l00087"></a><a class="code" href="hw__nvic_8h.html#a8078d70d80da47831a9747b799dd9edb">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9               0xE000E424  // Interrupt 36-39 Priority</span>
<a name="l00088"></a><a class="code" href="hw__nvic_8h.html#a11d56252a7d015637eba9501f52633b6">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10              0xE000E428  // Interrupt 40-43 Priority</span>
<a name="l00089"></a><a class="code" href="hw__nvic_8h.html#a0c59a490d0dd67147dcae93b45c0f109">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11              0xE000E42C  // Interrupt 44-47 Priority</span>
<a name="l00090"></a><a class="code" href="hw__nvic_8h.html#a155fb32059321478ae7fbad99d384f2f">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12              0xE000E430  // Interrupt 48-51 Priority</span>
<a name="l00091"></a><a class="code" href="hw__nvic_8h.html#ad1d93011f649138c55405a816a6d9800">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13              0xE000E434  // Interrupt 52-55 Priority</span>
<a name="l00092"></a><a class="code" href="hw__nvic_8h.html#a163ac0da371b2faffba35e7c51bddf69">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14              0xE000E438  // Interrupt 56-59 Priority</span>
<a name="l00093"></a><a class="code" href="hw__nvic_8h.html#a38c109f2985b5c3877fc8f7f9ceebf75">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15              0xE000E43C  // Interrupt 60-63 Priority</span>
<a name="l00094"></a><a class="code" href="hw__nvic_8h.html#a2eff8fcba140ec15e6d597d1504264a6">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16              0xE000E440  // Interrupt 64-67 Priority</span>
<a name="l00095"></a><a class="code" href="hw__nvic_8h.html#a24880b174f48925af3c6d0289771299a">00095</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17              0xE000E444  // Interrupt 68-71 Priority</span>
<a name="l00096"></a><a class="code" href="hw__nvic_8h.html#a9e0e1d9190a7f221b4202c4b38ec2c23">00096</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18              0xE000E448  // Interrupt 72-75 Priority</span>
<a name="l00097"></a><a class="code" href="hw__nvic_8h.html#a343012fe7c4a899cd7f8649d66ef5fb1">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19              0xE000E44C  // Interrupt 76-79 Priority</span>
<a name="l00098"></a><a class="code" href="hw__nvic_8h.html#afa8c32e0b14411cb053216d573bdc3f6">00098</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20              0xE000E450  // Interrupt 80-83 Priority</span>
<a name="l00099"></a><a class="code" href="hw__nvic_8h.html#ab8c3971a48ea63fba5ea8e17717cd926">00099</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21              0xE000E454  // Interrupt 84-87 Priority</span>
<a name="l00100"></a><a class="code" href="hw__nvic_8h.html#a2e383a6d48e4d28b7e710e6278b56b55">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22              0xE000E458  // Interrupt 88-91 Priority</span>
<a name="l00101"></a><a class="code" href="hw__nvic_8h.html#adf02d3ed29dc6aa2b0db48984e4bdf39">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23              0xE000E45C  // Interrupt 92-95 Priority</span>
<a name="l00102"></a><a class="code" href="hw__nvic_8h.html#ac9366a6a9f20fa2bbc2e4e5a52c068c9">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24              0xE000E460  // Interrupt 96-99 Priority</span>
<a name="l00103"></a><a class="code" href="hw__nvic_8h.html#afe27fe8b84ab5b20a964b6b4168c903a">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25              0xE000E464  // Interrupt 100-103 Priority</span>
<a name="l00104"></a><a class="code" href="hw__nvic_8h.html#aaebfad3444b121076cc6cb32235a5c5b">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26              0xE000E468  // Interrupt 104-107 Priority</span>
<a name="l00105"></a><a class="code" href="hw__nvic_8h.html#aa06a7e4198d41474a5f6f22c19468c42">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27              0xE000E46C  // Interrupt 108-111 Priority</span>
<a name="l00106"></a><a class="code" href="hw__nvic_8h.html#acc016217a09721e7f2d8208f6a64759b">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28              0xE000E470  // Interrupt 112-115 Priority</span>
<a name="l00107"></a><a class="code" href="hw__nvic_8h.html#a33fb2f8e23e77abe3c715acf0087631e">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29              0xE000E474  // Interrupt 116-119 Priority</span>
<a name="l00108"></a><a class="code" href="hw__nvic_8h.html#a58e28d01171df299c73abd6d2d20155f">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30              0xE000E478  // Interrupt 120-123 Priority</span>
<a name="l00109"></a><a class="code" href="hw__nvic_8h.html#a96295fc75f6873c5a973af8600d15bbe">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31              0xE000E47C  // Interrupt 124-127 Priority</span>
<a name="l00110"></a><a class="code" href="hw__nvic_8h.html#ab67dba70ea174720f0edf71ab018ba9e">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32              0xE000E480  // Interrupt 128-131 Priority</span>
<a name="l00111"></a><a class="code" href="hw__nvic_8h.html#a06d223e88ce0e03e265dc49fb63a97f9">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI33              0xE000E484  // Interrupt 132-135 Priority</span>
<a name="l00112"></a><a class="code" href="hw__nvic_8h.html#aa146b483bffc0ad38ed81bf29f5187ef">00112</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI34              0xE000E488  // Interrupt 136-139 Priority</span>
<a name="l00113"></a><a class="code" href="hw__nvic_8h.html#ac0b341e1cdaa51a86b0cf9cf56988695">00113</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID              0xE000ED00  // CPU ID Base</span>
<a name="l00114"></a><a class="code" href="hw__nvic_8h.html#afa1ca44ad548bf5bfa2f19d7438c722a">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL           0xE000ED04  // Interrupt Control and State</span>
<a name="l00115"></a><a class="code" href="hw__nvic_8h.html#a8028743cd542dca6de67524512f015b0">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_VTABLE             0xE000ED08  // Vector Table Offset</span>
<a name="l00116"></a><a class="code" href="hw__nvic_8h.html#a4b8063473ed37bbc7f9a41da65b9c2ad">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT              0xE000ED0C  // Application Interrupt and Reset</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span>                                            <span class="comment">// Control</span>
<a name="l00118"></a><a class="code" href="hw__nvic_8h.html#a15f41c2b54e21dc9abb03e5d0a7c719d">00118</a> <span class="preprocessor">#define NVIC_SYS_CTRL           0xE000ED10  // System Control</span>
<a name="l00119"></a><a class="code" href="hw__nvic_8h.html#a51ae1d31f483a442ba3b67c605419f03">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL           0xE000ED14  // Configuration and Control</span>
<a name="l00120"></a><a class="code" href="hw__nvic_8h.html#aaca44d8032156f85991ffc303f1baddf">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1           0xE000ED18  // System Handler Priority 1</span>
<a name="l00121"></a><a class="code" href="hw__nvic_8h.html#a618b94c9eb37d0fa3ce8a015000af87e">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI2           0xE000ED1C  // System Handler Priority 2</span>
<a name="l00122"></a><a class="code" href="hw__nvic_8h.html#a11a289b2016fdb8e0f1d9bd27dc355ed">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3           0xE000ED20  // System Handler Priority 3</span>
<a name="l00123"></a><a class="code" href="hw__nvic_8h.html#a529f8f0eef63e12214fdd2c723a3d155">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL       0xE000ED24  // System Handler Control and State</span>
<a name="l00124"></a><a class="code" href="hw__nvic_8h.html#af7ee8c85a3eedaf44f73ed49c20a44af">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT         0xE000ED28  // Configurable Fault Status</span>
<a name="l00125"></a><a class="code" href="hw__nvic_8h.html#aaa94249a2a6bd06073cc33b064ef2bc9">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT        0xE000ED2C  // Hard Fault Status</span>
<a name="l00126"></a><a class="code" href="hw__nvic_8h.html#ab5d71ec1866230429979a72b36d96b8d">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT         0xE000ED30  // Debug Status Register</span>
<a name="l00127"></a><a class="code" href="hw__nvic_8h.html#ae0b49e0585292833147af2d025c0843c">00127</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MM_ADDR            0xE000ED34  // Memory Management Fault Address</span>
<a name="l00128"></a><a class="code" href="hw__nvic_8h.html#a8d1260111b683a702662798be078f899">00128</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_ADDR         0xE000ED38  // Bus Fault Address</span>
<a name="l00129"></a><a class="code" href="hw__nvic_8h.html#a6461db37313f33e7498cf9955571d758">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC               0xE000ED88  // Coprocessor Access Control</span>
<a name="l00130"></a><a class="code" href="hw__nvic_8h.html#a7be75ffdc159ad15d871dc79b12a6675">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE           0xE000ED90  // MPU Type</span>
<a name="l00131"></a><a class="code" href="hw__nvic_8h.html#a3ddc77a4059aa9dcb20fbd9f543363a0">00131</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL           0xE000ED94  // MPU Control</span>
<a name="l00132"></a><a class="code" href="hw__nvic_8h.html#ade051e0e6b4c898e3488eb39bfaae129">00132</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_NUMBER         0xE000ED98  // MPU Region Number</span>
<a name="l00133"></a><a class="code" href="hw__nvic_8h.html#a89eef9b61007afd7b03f5384a4eed0f4">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE           0xE000ED9C  // MPU Region Base Address</span>
<a name="l00134"></a><a class="code" href="hw__nvic_8h.html#a27fcd26de5ff56333143e9d4e48c2198">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR           0xE000EDA0  // MPU Region Attribute and Size</span>
<a name="l00135"></a><a class="code" href="hw__nvic_8h.html#a3ab86021ae3032ee53d8eb3a4fd29448">00135</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1          0xE000EDA4  // MPU Region Base Address Alias 1</span>
<a name="l00136"></a><a class="code" href="hw__nvic_8h.html#ad37ebc91f6039ea6669133720ed1b31c">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1          0xE000EDA8  // MPU Region Attribute and Size</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>                                            <span class="comment">// Alias 1</span>
<a name="l00138"></a><a class="code" href="hw__nvic_8h.html#a03545c101617c26e6ca3ba5256a14b47">00138</a> <span class="preprocessor">#define NVIC_MPU_BASE2          0xE000EDAC  // MPU Region Base Address Alias 2</span>
<a name="l00139"></a><a class="code" href="hw__nvic_8h.html#a73e3ad404bbc15932dfefe2335fc7d79">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2          0xE000EDB0  // MPU Region Attribute and Size</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>                                            <span class="comment">// Alias 2</span>
<a name="l00141"></a><a class="code" href="hw__nvic_8h.html#a875b1c171334ab6c0856a6d051fb78df">00141</a> <span class="preprocessor">#define NVIC_MPU_BASE3          0xE000EDB4  // MPU Region Base Address Alias 3</span>
<a name="l00142"></a><a class="code" href="hw__nvic_8h.html#a95c4e9016388e17095186211689cc513">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3          0xE000EDB8  // MPU Region Attribute and Size</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>                                            <span class="comment">// Alias 3</span>
<a name="l00144"></a><a class="code" href="hw__nvic_8h.html#a1f4c68985928d88474bbb2000912f9ad">00144</a> <span class="preprocessor">#define NVIC_DBG_CTRL           0xE000EDF0  // Debug Control and Status Reg</span>
<a name="l00145"></a><a class="code" href="hw__nvic_8h.html#a1ecf7e4a6729766387f4742939183be9">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER           0xE000EDF4  // Debug Core Reg. Transfer Select</span>
<a name="l00146"></a><a class="code" href="hw__nvic_8h.html#adb1e0fc271cbed105133b2efe0d75b9c">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_DATA           0xE000EDF8  // Debug Core Register Data</span>
<a name="l00147"></a><a class="code" href="hw__nvic_8h.html#a088d9b67bd0c0b785e2821b502f5990f">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT            0xE000EDFC  // Debug Reset Interrupt Control</span>
<a name="l00148"></a><a class="code" href="hw__nvic_8h.html#aff93a807f44930ad5cc13c5d9cf58b82">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SW_TRIG            0xE000EF00  // Software Trigger Interrupt</span>
<a name="l00149"></a><a class="code" href="hw__nvic_8h.html#afe03ac0fb1df64b6779e143f0cc74985">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC               0xE000EF34  // Floating-Point Context Control</span>
<a name="l00150"></a><a class="code" href="hw__nvic_8h.html#a68f027efc387ab46467583aaa0a11cbb">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCA               0xE000EF38  // Floating-Point Context Address</span>
<a name="l00151"></a><a class="code" href="hw__nvic_8h.html#a550be2d476fee72ee0ca7baaffeb5f68">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC              0xE000EF3C  // Floating-Point Default Status</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>                                            <span class="comment">// Control</span>
<a name="l00153"></a>00153 
<a name="l00154"></a>00154 <span class="comment">//*****************************************************************************</span>
<a name="l00155"></a>00155 <span class="comment">//</span>
<a name="l00156"></a>00156 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTLR register.</span>
<a name="l00157"></a>00157 <span class="comment">//</span>
<a name="l00158"></a>00158 <span class="comment">//*****************************************************************************</span>
<a name="l00159"></a><a class="code" href="hw__nvic_8h.html#a08176e10f4439b0ec6dd8172cb7c17c3">00159</a> <span class="preprocessor">#define NVIC_ACTLR_DISOOFP      0x00000200  // Disable Out-Of-Order Floating</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>                                            <span class="comment">// Point</span>
<a name="l00161"></a><a class="code" href="hw__nvic_8h.html#af2ae2a2d61e6f0f4d059666a0f0c3087">00161</a> <span class="preprocessor">#define NVIC_ACTLR_DISFPCA      0x00000100  // Disable CONTROL</span>
<a name="l00162"></a><a class="code" href="hw__nvic_8h.html#a211e481842051c5bd6a4a3e281d5155d">00162</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTLR_DISFOLD      0x00000004  // Disable IT Folding</span>
<a name="l00163"></a><a class="code" href="hw__nvic_8h.html#aafabc18a0df71cfa8f5a4548fffebe5a">00163</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTLR_DISWBUF      0x00000002  // Disable Write Buffer</span>
<a name="l00164"></a><a class="code" href="hw__nvic_8h.html#af3e7e044ef44476dbedbf4f5ed912f4d">00164</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ACTLR_DISMCYC      0x00000001  // Disable Interrupts of Multiple</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>                                            <span class="comment">// Cycle Instructions</span>
<a name="l00166"></a>00166 
<a name="l00167"></a>00167 <span class="comment">//*****************************************************************************</span>
<a name="l00168"></a>00168 <span class="comment">//</span>
<a name="l00169"></a>00169 <span class="comment">// The following are defines for the bit fields in the NVIC_ST_CTRL register.</span>
<a name="l00170"></a>00170 <span class="comment">//</span>
<a name="l00171"></a>00171 <span class="comment">//*****************************************************************************</span>
<a name="l00172"></a><a class="code" href="hw__nvic_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0">00172</a> <span class="preprocessor">#define NVIC_ST_CTRL_COUNT      0x00010000  // Count Flag</span>
<a name="l00173"></a><a class="code" href="hw__nvic_8h.html#a5a6d19d13e11441d5e62ce699749eea7">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_CLK_SRC    0x00000004  // Clock Source</span>
<a name="l00174"></a><a class="code" href="hw__nvic_8h.html#aff514c40eb9dcd7438077ec36b184b32">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_INTEN      0x00000002  // Interrupt Enable</span>
<a name="l00175"></a><a class="code" href="hw__nvic_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CTRL_ENABLE     0x00000001  // Enable</span>
<a name="l00176"></a>00176 <span class="preprocessor"></span>
<a name="l00177"></a>00177 <span class="comment">//*****************************************************************************</span>
<a name="l00178"></a>00178 <span class="comment">//</span>
<a name="l00179"></a>00179 <span class="comment">// The following are defines for the bit fields in the NVIC_ST_RELOAD register.</span>
<a name="l00180"></a>00180 <span class="comment">//</span>
<a name="l00181"></a>00181 <span class="comment">//*****************************************************************************</span>
<a name="l00182"></a><a class="code" href="hw__nvic_8h.html#aa4be427c338d1f3929a136a2774c4d7e">00182</a> <span class="preprocessor">#define NVIC_ST_RELOAD_M        0x00FFFFFF  // Reload Value</span>
<a name="l00183"></a><a class="code" href="hw__nvic_8h.html#aa38c0fe2abc113dcbc042dfa5bdffd8a">00183</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_RELOAD_S        0</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>
<a name="l00185"></a>00185 <span class="comment">//*****************************************************************************</span>
<a name="l00186"></a>00186 <span class="comment">//</span>
<a name="l00187"></a>00187 <span class="comment">// The following are defines for the bit fields in the NVIC_ST_CURRENT</span>
<a name="l00188"></a>00188 <span class="comment">// register.</span>
<a name="l00189"></a>00189 <span class="comment">//</span>
<a name="l00190"></a>00190 <span class="comment">//*****************************************************************************</span>
<a name="l00191"></a><a class="code" href="hw__nvic_8h.html#acfa787fd3be98c2f2142bfd58fc32e20">00191</a> <span class="preprocessor">#define NVIC_ST_CURRENT_M       0x00FFFFFF  // Current Value</span>
<a name="l00192"></a><a class="code" href="hw__nvic_8h.html#ae84004a0580f5e245034804b9fc28795">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_ST_CURRENT_S       0</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00194"></a>00194 <span class="comment">//*****************************************************************************</span>
<a name="l00195"></a>00195 <span class="comment">//</span>
<a name="l00196"></a>00196 <span class="comment">// The following are defines for the bit fields in the NVIC_EN0 register.</span>
<a name="l00197"></a>00197 <span class="comment">//</span>
<a name="l00198"></a>00198 <span class="comment">//*****************************************************************************</span>
<a name="l00199"></a><a class="code" href="hw__nvic_8h.html#adef2f09b9cb5b0dd62cd8e87528fb901">00199</a> <span class="preprocessor">#define NVIC_EN0_INT_M          0xFFFFFFFF  // Interrupt Enable</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>
<a name="l00201"></a>00201 <span class="comment">//*****************************************************************************</span>
<a name="l00202"></a>00202 <span class="comment">//</span>
<a name="l00203"></a>00203 <span class="comment">// The following are defines for the bit fields in the NVIC_EN1 register.</span>
<a name="l00204"></a>00204 <span class="comment">//</span>
<a name="l00205"></a>00205 <span class="comment">//*****************************************************************************</span>
<a name="l00206"></a><a class="code" href="hw__nvic_8h.html#a5bb983464e5b9c075481b707114a4be8">00206</a> <span class="preprocessor">#define NVIC_EN1_INT_M          0xFFFFFFFF  // Interrupt Enable</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span>
<a name="l00208"></a>00208 <span class="comment">//*****************************************************************************</span>
<a name="l00209"></a>00209 <span class="comment">//</span>
<a name="l00210"></a>00210 <span class="comment">// The following are defines for the bit fields in the NVIC_EN2 register.</span>
<a name="l00211"></a>00211 <span class="comment">//</span>
<a name="l00212"></a>00212 <span class="comment">//*****************************************************************************</span>
<a name="l00213"></a><a class="code" href="hw__nvic_8h.html#a67c57bc07f3e10aa60635a118411a6a7">00213</a> <span class="preprocessor">#define NVIC_EN2_INT_M          0xFFFFFFFF  // Interrupt Enable</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00215"></a>00215 <span class="comment">//*****************************************************************************</span>
<a name="l00216"></a>00216 <span class="comment">//</span>
<a name="l00217"></a>00217 <span class="comment">// The following are defines for the bit fields in the NVIC_EN3 register.</span>
<a name="l00218"></a>00218 <span class="comment">//</span>
<a name="l00219"></a>00219 <span class="comment">//*****************************************************************************</span>
<a name="l00220"></a><a class="code" href="hw__nvic_8h.html#a2cf9624e8550de7e9df3892bc6f6164e">00220</a> <span class="preprocessor">#define NVIC_EN3_INT_M          0xFFFFFFFF  // Interrupt Enable</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>
<a name="l00222"></a>00222 <span class="comment">//*****************************************************************************</span>
<a name="l00223"></a>00223 <span class="comment">//</span>
<a name="l00224"></a>00224 <span class="comment">// The following are defines for the bit fields in the NVIC_EN4 register.</span>
<a name="l00225"></a>00225 <span class="comment">//</span>
<a name="l00226"></a>00226 <span class="comment">//*****************************************************************************</span>
<a name="l00227"></a><a class="code" href="hw__nvic_8h.html#a1e6dd68455aaa79513e07fc531426da0">00227</a> <span class="preprocessor">#define NVIC_EN4_INT_M          0x000007FF  // Interrupt Enable</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span>
<a name="l00229"></a>00229 <span class="comment">//*****************************************************************************</span>
<a name="l00230"></a>00230 <span class="comment">//</span>
<a name="l00231"></a>00231 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS0 register.</span>
<a name="l00232"></a>00232 <span class="comment">//</span>
<a name="l00233"></a>00233 <span class="comment">//*****************************************************************************</span>
<a name="l00234"></a><a class="code" href="hw__nvic_8h.html#ae9ca2fa40358379de7ff662749cd2fca">00234</a> <span class="preprocessor">#define NVIC_DIS0_INT_M         0xFFFFFFFF  // Interrupt Disable</span>
<a name="l00235"></a>00235 <span class="preprocessor"></span>
<a name="l00236"></a>00236 <span class="comment">//*****************************************************************************</span>
<a name="l00237"></a>00237 <span class="comment">//</span>
<a name="l00238"></a>00238 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS1 register.</span>
<a name="l00239"></a>00239 <span class="comment">//</span>
<a name="l00240"></a>00240 <span class="comment">//*****************************************************************************</span>
<a name="l00241"></a><a class="code" href="hw__nvic_8h.html#a7b3e99917ccefe633c809487c8c47c07">00241</a> <span class="preprocessor">#define NVIC_DIS1_INT_M         0xFFFFFFFF  // Interrupt Disable</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span>
<a name="l00243"></a>00243 <span class="comment">//*****************************************************************************</span>
<a name="l00244"></a>00244 <span class="comment">//</span>
<a name="l00245"></a>00245 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS2 register.</span>
<a name="l00246"></a>00246 <span class="comment">//</span>
<a name="l00247"></a>00247 <span class="comment">//*****************************************************************************</span>
<a name="l00248"></a><a class="code" href="hw__nvic_8h.html#ab77e1f7b051b913782b8f92782e5a11a">00248</a> <span class="preprocessor">#define NVIC_DIS2_INT_M         0xFFFFFFFF  // Interrupt Disable</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span>
<a name="l00250"></a>00250 <span class="comment">//*****************************************************************************</span>
<a name="l00251"></a>00251 <span class="comment">//</span>
<a name="l00252"></a>00252 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS3 register.</span>
<a name="l00253"></a>00253 <span class="comment">//</span>
<a name="l00254"></a>00254 <span class="comment">//*****************************************************************************</span>
<a name="l00255"></a><a class="code" href="hw__nvic_8h.html#ae1ea3cbab19f177f0c547fe1248449dd">00255</a> <span class="preprocessor">#define NVIC_DIS3_INT_M         0xFFFFFFFF  // Interrupt Disable</span>
<a name="l00256"></a>00256 <span class="preprocessor"></span>
<a name="l00257"></a>00257 <span class="comment">//*****************************************************************************</span>
<a name="l00258"></a>00258 <span class="comment">//</span>
<a name="l00259"></a>00259 <span class="comment">// The following are defines for the bit fields in the NVIC_DIS4 register.</span>
<a name="l00260"></a>00260 <span class="comment">//</span>
<a name="l00261"></a>00261 <span class="comment">//*****************************************************************************</span>
<a name="l00262"></a><a class="code" href="hw__nvic_8h.html#a5d8f9f16db07dcba09c8e921e9cfca4b">00262</a> <span class="preprocessor">#define NVIC_DIS4_INT_M         0x000007FF  // Interrupt Disable</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span>
<a name="l00264"></a>00264 <span class="comment">//*****************************************************************************</span>
<a name="l00265"></a>00265 <span class="comment">//</span>
<a name="l00266"></a>00266 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND0 register.</span>
<a name="l00267"></a>00267 <span class="comment">//</span>
<a name="l00268"></a>00268 <span class="comment">//*****************************************************************************</span>
<a name="l00269"></a><a class="code" href="hw__nvic_8h.html#a467c269f05b73caba80bc074cf88b432">00269</a> <span class="preprocessor">#define NVIC_PEND0_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>
<a name="l00271"></a>00271 <span class="comment">//*****************************************************************************</span>
<a name="l00272"></a>00272 <span class="comment">//</span>
<a name="l00273"></a>00273 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND1 register.</span>
<a name="l00274"></a>00274 <span class="comment">//</span>
<a name="l00275"></a>00275 <span class="comment">//*****************************************************************************</span>
<a name="l00276"></a><a class="code" href="hw__nvic_8h.html#a9426dff7aa5d567029bb3ed8dc7054d6">00276</a> <span class="preprocessor">#define NVIC_PEND1_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span>
<a name="l00278"></a>00278 <span class="comment">//*****************************************************************************</span>
<a name="l00279"></a>00279 <span class="comment">//</span>
<a name="l00280"></a>00280 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND2 register.</span>
<a name="l00281"></a>00281 <span class="comment">//</span>
<a name="l00282"></a>00282 <span class="comment">//*****************************************************************************</span>
<a name="l00283"></a><a class="code" href="hw__nvic_8h.html#a3071b7d39094fffbb66cf0afe734f365">00283</a> <span class="preprocessor">#define NVIC_PEND2_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span>
<a name="l00285"></a>00285 <span class="comment">//*****************************************************************************</span>
<a name="l00286"></a>00286 <span class="comment">//</span>
<a name="l00287"></a>00287 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND3 register.</span>
<a name="l00288"></a>00288 <span class="comment">//</span>
<a name="l00289"></a>00289 <span class="comment">//*****************************************************************************</span>
<a name="l00290"></a><a class="code" href="hw__nvic_8h.html#aca5d5c589fe17ecdac7ed1a9417a1166">00290</a> <span class="preprocessor">#define NVIC_PEND3_INT_M        0xFFFFFFFF  // Interrupt Set Pending</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span>
<a name="l00292"></a>00292 <span class="comment">//*****************************************************************************</span>
<a name="l00293"></a>00293 <span class="comment">//</span>
<a name="l00294"></a>00294 <span class="comment">// The following are defines for the bit fields in the NVIC_PEND4 register.</span>
<a name="l00295"></a>00295 <span class="comment">//</span>
<a name="l00296"></a>00296 <span class="comment">//*****************************************************************************</span>
<a name="l00297"></a><a class="code" href="hw__nvic_8h.html#a29ed2ae27c086810ebb65228f0bdd039">00297</a> <span class="preprocessor">#define NVIC_PEND4_INT_M        0x000007FF  // Interrupt Set Pending</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span>
<a name="l00299"></a>00299 <span class="comment">//*****************************************************************************</span>
<a name="l00300"></a>00300 <span class="comment">//</span>
<a name="l00301"></a>00301 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND0 register.</span>
<a name="l00302"></a>00302 <span class="comment">//</span>
<a name="l00303"></a>00303 <span class="comment">//*****************************************************************************</span>
<a name="l00304"></a><a class="code" href="hw__nvic_8h.html#ace6ef0e9e8b1fe79ae13be7b9f688e26">00304</a> <span class="preprocessor">#define NVIC_UNPEND0_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span>
<a name="l00306"></a>00306 <span class="comment">//*****************************************************************************</span>
<a name="l00307"></a>00307 <span class="comment">//</span>
<a name="l00308"></a>00308 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND1 register.</span>
<a name="l00309"></a>00309 <span class="comment">//</span>
<a name="l00310"></a>00310 <span class="comment">//*****************************************************************************</span>
<a name="l00311"></a><a class="code" href="hw__nvic_8h.html#adad790695f9cd8399a50aea5ee6d94cb">00311</a> <span class="preprocessor">#define NVIC_UNPEND1_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>
<a name="l00313"></a>00313 <span class="comment">//*****************************************************************************</span>
<a name="l00314"></a>00314 <span class="comment">//</span>
<a name="l00315"></a>00315 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND2 register.</span>
<a name="l00316"></a>00316 <span class="comment">//</span>
<a name="l00317"></a>00317 <span class="comment">//*****************************************************************************</span>
<a name="l00318"></a><a class="code" href="hw__nvic_8h.html#a0179dfe450acf373a5c8b1cf7ba861b0">00318</a> <span class="preprocessor">#define NVIC_UNPEND2_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span>
<a name="l00320"></a>00320 <span class="comment">//*****************************************************************************</span>
<a name="l00321"></a>00321 <span class="comment">//</span>
<a name="l00322"></a>00322 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND3 register.</span>
<a name="l00323"></a>00323 <span class="comment">//</span>
<a name="l00324"></a>00324 <span class="comment">//*****************************************************************************</span>
<a name="l00325"></a><a class="code" href="hw__nvic_8h.html#a7f4ca4d6e02e42516d50e349264271f9">00325</a> <span class="preprocessor">#define NVIC_UNPEND3_INT_M      0xFFFFFFFF  // Interrupt Clear Pending</span>
<a name="l00326"></a>00326 <span class="preprocessor"></span>
<a name="l00327"></a>00327 <span class="comment">//*****************************************************************************</span>
<a name="l00328"></a>00328 <span class="comment">//</span>
<a name="l00329"></a>00329 <span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND4 register.</span>
<a name="l00330"></a>00330 <span class="comment">//</span>
<a name="l00331"></a>00331 <span class="comment">//*****************************************************************************</span>
<a name="l00332"></a><a class="code" href="hw__nvic_8h.html#ad32ab5a14d242d85cccb24667929d9c8">00332</a> <span class="preprocessor">#define NVIC_UNPEND4_INT_M      0x000007FF  // Interrupt Clear Pending</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>
<a name="l00334"></a>00334 <span class="comment">//*****************************************************************************</span>
<a name="l00335"></a>00335 <span class="comment">//</span>
<a name="l00336"></a>00336 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE0 register.</span>
<a name="l00337"></a>00337 <span class="comment">//</span>
<a name="l00338"></a>00338 <span class="comment">//*****************************************************************************</span>
<a name="l00339"></a><a class="code" href="hw__nvic_8h.html#af09093b82bcbf553ffb7adc83337e6b6">00339</a> <span class="preprocessor">#define NVIC_ACTIVE0_INT_M      0xFFFFFFFF  // Interrupt Active</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span>
<a name="l00341"></a>00341 <span class="comment">//*****************************************************************************</span>
<a name="l00342"></a>00342 <span class="comment">//</span>
<a name="l00343"></a>00343 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE1 register.</span>
<a name="l00344"></a>00344 <span class="comment">//</span>
<a name="l00345"></a>00345 <span class="comment">//*****************************************************************************</span>
<a name="l00346"></a><a class="code" href="hw__nvic_8h.html#ad8c69a2641e7f8c9673df265774358a9">00346</a> <span class="preprocessor">#define NVIC_ACTIVE1_INT_M      0xFFFFFFFF  // Interrupt Active</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>
<a name="l00348"></a>00348 <span class="comment">//*****************************************************************************</span>
<a name="l00349"></a>00349 <span class="comment">//</span>
<a name="l00350"></a>00350 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE2 register.</span>
<a name="l00351"></a>00351 <span class="comment">//</span>
<a name="l00352"></a>00352 <span class="comment">//*****************************************************************************</span>
<a name="l00353"></a><a class="code" href="hw__nvic_8h.html#a8cef5776f6a4f2023a920170626463d5">00353</a> <span class="preprocessor">#define NVIC_ACTIVE2_INT_M      0xFFFFFFFF  // Interrupt Active</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span>
<a name="l00355"></a>00355 <span class="comment">//*****************************************************************************</span>
<a name="l00356"></a>00356 <span class="comment">//</span>
<a name="l00357"></a>00357 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE3 register.</span>
<a name="l00358"></a>00358 <span class="comment">//</span>
<a name="l00359"></a>00359 <span class="comment">//*****************************************************************************</span>
<a name="l00360"></a><a class="code" href="hw__nvic_8h.html#acfbd7438a3b2511ba36a23fe6da81471">00360</a> <span class="preprocessor">#define NVIC_ACTIVE3_INT_M      0xFFFFFFFF  // Interrupt Active</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span>
<a name="l00362"></a>00362 <span class="comment">//*****************************************************************************</span>
<a name="l00363"></a>00363 <span class="comment">//</span>
<a name="l00364"></a>00364 <span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE4 register.</span>
<a name="l00365"></a>00365 <span class="comment">//</span>
<a name="l00366"></a>00366 <span class="comment">//*****************************************************************************</span>
<a name="l00367"></a><a class="code" href="hw__nvic_8h.html#adccc9ce469c608946cced936adc36383">00367</a> <span class="preprocessor">#define NVIC_ACTIVE4_INT_M      0x000007FF  // Interrupt Active</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span>
<a name="l00369"></a>00369 <span class="comment">//*****************************************************************************</span>
<a name="l00370"></a>00370 <span class="comment">//</span>
<a name="l00371"></a>00371 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI0 register.</span>
<a name="l00372"></a>00372 <span class="comment">//</span>
<a name="l00373"></a>00373 <span class="comment">//*****************************************************************************</span>
<a name="l00374"></a><a class="code" href="hw__nvic_8h.html#a8466b4896505f5a3739fbdbfa6a91736">00374</a> <span class="preprocessor">#define NVIC_PRI0_INT3_M        0xE0000000  // Interrupt 3 Priority Mask</span>
<a name="l00375"></a><a class="code" href="hw__nvic_8h.html#a0b36df4fa760f59ab9ee78214ca417f6">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT2_M        0x00E00000  // Interrupt 2 Priority Mask</span>
<a name="l00376"></a><a class="code" href="hw__nvic_8h.html#ac6dcf4cb914e37d5cdeacbf2c33aa5b3">00376</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT1_M        0x0000E000  // Interrupt 1 Priority Mask</span>
<a name="l00377"></a><a class="code" href="hw__nvic_8h.html#aeb223aa5e78ce87481aa302e4960991b">00377</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT0_M        0x000000E0  // Interrupt 0 Priority Mask</span>
<a name="l00378"></a><a class="code" href="hw__nvic_8h.html#a034cf668b94934f8a98f518b31d24a4e">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT3_S        29</span>
<a name="l00379"></a><a class="code" href="hw__nvic_8h.html#ad3e2f3fdcad83367cd4b7479f0d0bd19">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT2_S        21</span>
<a name="l00380"></a><a class="code" href="hw__nvic_8h.html#ad0b2f337ff415ff15c1748b4dc8d492b">00380</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT1_S        13</span>
<a name="l00381"></a><a class="code" href="hw__nvic_8h.html#a23301637d3f348074601b43fd34d96f4">00381</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI0_INT0_S        5</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>
<a name="l00383"></a>00383 <span class="comment">//*****************************************************************************</span>
<a name="l00384"></a>00384 <span class="comment">//</span>
<a name="l00385"></a>00385 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI1 register.</span>
<a name="l00386"></a>00386 <span class="comment">//</span>
<a name="l00387"></a>00387 <span class="comment">//*****************************************************************************</span>
<a name="l00388"></a><a class="code" href="hw__nvic_8h.html#aa26a6ed061a9e2607d08089792517059">00388</a> <span class="preprocessor">#define NVIC_PRI1_INT7_M        0xE0000000  // Interrupt 7 Priority Mask</span>
<a name="l00389"></a><a class="code" href="hw__nvic_8h.html#a1b88f004c9c4aec1b14335a40bfed973">00389</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT6_M        0x00E00000  // Interrupt 6 Priority Mask</span>
<a name="l00390"></a><a class="code" href="hw__nvic_8h.html#a16def09c64525a714d8de1a2fcd9885b">00390</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT5_M        0x0000E000  // Interrupt 5 Priority Mask</span>
<a name="l00391"></a><a class="code" href="hw__nvic_8h.html#aa209d77076c4687b5bc138cf13e20c7c">00391</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT4_M        0x000000E0  // Interrupt 4 Priority Mask</span>
<a name="l00392"></a><a class="code" href="hw__nvic_8h.html#a689b2888a9fa6a14fb0cfe79f6f487f6">00392</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT7_S        29</span>
<a name="l00393"></a><a class="code" href="hw__nvic_8h.html#a0d1cd02fd3f87c99f1317720d62d5699">00393</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT6_S        21</span>
<a name="l00394"></a><a class="code" href="hw__nvic_8h.html#af2438af5ab5b9f37a53ea1d48b5778e2">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT5_S        13</span>
<a name="l00395"></a><a class="code" href="hw__nvic_8h.html#a3da0f0f48c82e89babc6ff61ea65fe3a">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI1_INT4_S        5</span>
<a name="l00396"></a>00396 <span class="preprocessor"></span>
<a name="l00397"></a>00397 <span class="comment">//*****************************************************************************</span>
<a name="l00398"></a>00398 <span class="comment">//</span>
<a name="l00399"></a>00399 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI2 register.</span>
<a name="l00400"></a>00400 <span class="comment">//</span>
<a name="l00401"></a>00401 <span class="comment">//*****************************************************************************</span>
<a name="l00402"></a><a class="code" href="hw__nvic_8h.html#af3010874f18446972187cb1dd29f5b9b">00402</a> <span class="preprocessor">#define NVIC_PRI2_INT11_M       0xE0000000  // Interrupt 11 Priority Mask</span>
<a name="l00403"></a><a class="code" href="hw__nvic_8h.html#ab18ecca7b21ea619e5c9c02a91a87763">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT10_M       0x00E00000  // Interrupt 10 Priority Mask</span>
<a name="l00404"></a><a class="code" href="hw__nvic_8h.html#a5aa722815c4330f8bda5d38db5e3c244">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT9_M        0x0000E000  // Interrupt 9 Priority Mask</span>
<a name="l00405"></a><a class="code" href="hw__nvic_8h.html#a8000e0288c0c11340ba22755e6a1e049">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT8_M        0x000000E0  // Interrupt 8 Priority Mask</span>
<a name="l00406"></a><a class="code" href="hw__nvic_8h.html#a6251f82618d37a240fa75879eb8ef325">00406</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT11_S       29</span>
<a name="l00407"></a><a class="code" href="hw__nvic_8h.html#a70dac7f06886f479705b86c10542c8f2">00407</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT10_S       21</span>
<a name="l00408"></a><a class="code" href="hw__nvic_8h.html#a499c09d37c34ae949dfa1289d3efa722">00408</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT9_S        13</span>
<a name="l00409"></a><a class="code" href="hw__nvic_8h.html#a8fb137b8a31bcbec0d2b4ae0fd7a5822">00409</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI2_INT8_S        5</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span>
<a name="l00411"></a>00411 <span class="comment">//*****************************************************************************</span>
<a name="l00412"></a>00412 <span class="comment">//</span>
<a name="l00413"></a>00413 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI3 register.</span>
<a name="l00414"></a>00414 <span class="comment">//</span>
<a name="l00415"></a>00415 <span class="comment">//*****************************************************************************</span>
<a name="l00416"></a><a class="code" href="hw__nvic_8h.html#aae103697609027349515ef1d9842f160">00416</a> <span class="preprocessor">#define NVIC_PRI3_INT15_M       0xE0000000  // Interrupt 15 Priority Mask</span>
<a name="l00417"></a><a class="code" href="hw__nvic_8h.html#a7fa72ed11f7dc437e81dd394629fbe14">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT14_M       0x00E00000  // Interrupt 14 Priority Mask</span>
<a name="l00418"></a><a class="code" href="hw__nvic_8h.html#a3839185444ec447cdd088de2a50caaad">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT13_M       0x0000E000  // Interrupt 13 Priority Mask</span>
<a name="l00419"></a><a class="code" href="hw__nvic_8h.html#a6189a2281187191a39f01891dd0e8a54">00419</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT12_M       0x000000E0  // Interrupt 12 Priority Mask</span>
<a name="l00420"></a><a class="code" href="hw__nvic_8h.html#a6950fd8426b90d162f4931937b60ed60">00420</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT15_S       29</span>
<a name="l00421"></a><a class="code" href="hw__nvic_8h.html#ace8df69c60aa6634905c2ac7ec6aa6f9">00421</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT14_S       21</span>
<a name="l00422"></a><a class="code" href="hw__nvic_8h.html#ad163a9c5c190bc39399c8829f7114db1">00422</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT13_S       13</span>
<a name="l00423"></a><a class="code" href="hw__nvic_8h.html#aba65741cbc30f8d6bc0be773ece9d3a4">00423</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI3_INT12_S       5</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>
<a name="l00425"></a>00425 <span class="comment">//*****************************************************************************</span>
<a name="l00426"></a>00426 <span class="comment">//</span>
<a name="l00427"></a>00427 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI4 register.</span>
<a name="l00428"></a>00428 <span class="comment">//</span>
<a name="l00429"></a>00429 <span class="comment">//*****************************************************************************</span>
<a name="l00430"></a><a class="code" href="hw__nvic_8h.html#a1a822572d7d360d613719f25a5f8edd3">00430</a> <span class="preprocessor">#define NVIC_PRI4_INT19_M       0xE0000000  // Interrupt 19 Priority Mask</span>
<a name="l00431"></a><a class="code" href="hw__nvic_8h.html#a996ad14f0bc7fd9453efdcc44e268749">00431</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT18_M       0x00E00000  // Interrupt 18 Priority Mask</span>
<a name="l00432"></a><a class="code" href="hw__nvic_8h.html#ab59ccf44d5dabecf57e262fc84eeb88b">00432</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT17_M       0x0000E000  // Interrupt 17 Priority Mask</span>
<a name="l00433"></a><a class="code" href="hw__nvic_8h.html#ac91f9810103fc740647eac9e9c064ea5">00433</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT16_M       0x000000E0  // Interrupt 16 Priority Mask</span>
<a name="l00434"></a><a class="code" href="hw__nvic_8h.html#ab8693e825b53e319b7b3215bf10de7ec">00434</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT19_S       29</span>
<a name="l00435"></a><a class="code" href="hw__nvic_8h.html#aa72c2b861b4d8a1dd03f2c9e33b1b119">00435</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT18_S       21</span>
<a name="l00436"></a><a class="code" href="hw__nvic_8h.html#af52d01568aad6aab128b957343828e74">00436</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT17_S       13</span>
<a name="l00437"></a><a class="code" href="hw__nvic_8h.html#af820c9ffdb950781bcfb79dca3df2430">00437</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI4_INT16_S       5</span>
<a name="l00438"></a>00438 <span class="preprocessor"></span>
<a name="l00439"></a>00439 <span class="comment">//*****************************************************************************</span>
<a name="l00440"></a>00440 <span class="comment">//</span>
<a name="l00441"></a>00441 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI5 register.</span>
<a name="l00442"></a>00442 <span class="comment">//</span>
<a name="l00443"></a>00443 <span class="comment">//*****************************************************************************</span>
<a name="l00444"></a><a class="code" href="hw__nvic_8h.html#ad5d783e3732a43c9a861602273cee6e5">00444</a> <span class="preprocessor">#define NVIC_PRI5_INT23_M       0xE0000000  // Interrupt 23 Priority Mask</span>
<a name="l00445"></a><a class="code" href="hw__nvic_8h.html#a6f5161d63a57432c48eee0b92575b5d9">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT22_M       0x00E00000  // Interrupt 22 Priority Mask</span>
<a name="l00446"></a><a class="code" href="hw__nvic_8h.html#acf3d85605fd3f6afaaae4c345b53f5df">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT21_M       0x0000E000  // Interrupt 21 Priority Mask</span>
<a name="l00447"></a><a class="code" href="hw__nvic_8h.html#a83468a8ffca811993551f43a4c82af0f">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT20_M       0x000000E0  // Interrupt 20 Priority Mask</span>
<a name="l00448"></a><a class="code" href="hw__nvic_8h.html#a69a738033b0ffb62b9925c6af6f5d8e0">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT23_S       29</span>
<a name="l00449"></a><a class="code" href="hw__nvic_8h.html#a3cbb1134fb7df3ad88ed2440344cdd00">00449</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT22_S       21</span>
<a name="l00450"></a><a class="code" href="hw__nvic_8h.html#a9ca7f3802f9f684987e6b1f6637a4269">00450</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT21_S       13</span>
<a name="l00451"></a><a class="code" href="hw__nvic_8h.html#a55aa271d719398a0d42fcff2cf68ceab">00451</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI5_INT20_S       5</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span>
<a name="l00453"></a>00453 <span class="comment">//*****************************************************************************</span>
<a name="l00454"></a>00454 <span class="comment">//</span>
<a name="l00455"></a>00455 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI6 register.</span>
<a name="l00456"></a>00456 <span class="comment">//</span>
<a name="l00457"></a>00457 <span class="comment">//*****************************************************************************</span>
<a name="l00458"></a><a class="code" href="hw__nvic_8h.html#a1db9bf4834f5e2593a8aca5bb33bc10c">00458</a> <span class="preprocessor">#define NVIC_PRI6_INT27_M       0xE0000000  // Interrupt 27 Priority Mask</span>
<a name="l00459"></a><a class="code" href="hw__nvic_8h.html#a5bd57e38550f71f725b1e606963e23f7">00459</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT26_M       0x00E00000  // Interrupt 26 Priority Mask</span>
<a name="l00460"></a><a class="code" href="hw__nvic_8h.html#a2d4c7e5a93a4031fac72ab7844b4671d">00460</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT25_M       0x0000E000  // Interrupt 25 Priority Mask</span>
<a name="l00461"></a><a class="code" href="hw__nvic_8h.html#ae78a3fe07174d2b86bff495429797e66">00461</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT24_M       0x000000E0  // Interrupt 24 Priority Mask</span>
<a name="l00462"></a><a class="code" href="hw__nvic_8h.html#a44b20008d368f9236ac7689e8d3eb5eb">00462</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT27_S       29</span>
<a name="l00463"></a><a class="code" href="hw__nvic_8h.html#a9db1528737b961a94d841fc26f8bbe9e">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT26_S       21</span>
<a name="l00464"></a><a class="code" href="hw__nvic_8h.html#a85b268747cde5af52175bd597b56ad24">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT25_S       13</span>
<a name="l00465"></a><a class="code" href="hw__nvic_8h.html#ae2dcbdcd865d09d36a25b01ea88d7371">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI6_INT24_S       5</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span>
<a name="l00467"></a>00467 <span class="comment">//*****************************************************************************</span>
<a name="l00468"></a>00468 <span class="comment">//</span>
<a name="l00469"></a>00469 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI7 register.</span>
<a name="l00470"></a>00470 <span class="comment">//</span>
<a name="l00471"></a>00471 <span class="comment">//*****************************************************************************</span>
<a name="l00472"></a><a class="code" href="hw__nvic_8h.html#ace80ea8eb44638a7a4a71b82c758785d">00472</a> <span class="preprocessor">#define NVIC_PRI7_INT31_M       0xE0000000  // Interrupt 31 Priority Mask</span>
<a name="l00473"></a><a class="code" href="hw__nvic_8h.html#a0133a17e8ce8528fdeff34de6d94817f">00473</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT30_M       0x00E00000  // Interrupt 30 Priority Mask</span>
<a name="l00474"></a><a class="code" href="hw__nvic_8h.html#a7cce2327e61ec1a982f734eec7cfd5d1">00474</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT29_M       0x0000E000  // Interrupt 29 Priority Mask</span>
<a name="l00475"></a><a class="code" href="hw__nvic_8h.html#a814ff3a2fce8d685e0139fe0f5562d72">00475</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT28_M       0x000000E0  // Interrupt 28 Priority Mask</span>
<a name="l00476"></a><a class="code" href="hw__nvic_8h.html#ab3072a07f9934fe505c95a10b8cf2682">00476</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT31_S       29</span>
<a name="l00477"></a><a class="code" href="hw__nvic_8h.html#af4f22774f2d187efd3de0ae2365be962">00477</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT30_S       21</span>
<a name="l00478"></a><a class="code" href="hw__nvic_8h.html#a2a40aaba0fa456ab3192787e66e8a9af">00478</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT29_S       13</span>
<a name="l00479"></a><a class="code" href="hw__nvic_8h.html#a9809bb67d2e489e11272dffdb4a4e0db">00479</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI7_INT28_S       5</span>
<a name="l00480"></a>00480 <span class="preprocessor"></span>
<a name="l00481"></a>00481 <span class="comment">//*****************************************************************************</span>
<a name="l00482"></a>00482 <span class="comment">//</span>
<a name="l00483"></a>00483 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI8 register.</span>
<a name="l00484"></a>00484 <span class="comment">//</span>
<a name="l00485"></a>00485 <span class="comment">//*****************************************************************************</span>
<a name="l00486"></a><a class="code" href="hw__nvic_8h.html#af5b16f46cc8facf3e0818210a2fd54fb">00486</a> <span class="preprocessor">#define NVIC_PRI8_INT35_M       0xE0000000  // Interrupt 35 Priority Mask</span>
<a name="l00487"></a><a class="code" href="hw__nvic_8h.html#a2c761b32588fc33732dfb0eafbe2d13e">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT34_M       0x00E00000  // Interrupt 34 Priority Mask</span>
<a name="l00488"></a><a class="code" href="hw__nvic_8h.html#ae2a1527ade77f00ffc9768cc1e07d7bf">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT33_M       0x0000E000  // Interrupt 33 Priority Mask</span>
<a name="l00489"></a><a class="code" href="hw__nvic_8h.html#a3b8aa42fe4be1f5770a28a1d62cbb9e3">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT32_M       0x000000E0  // Interrupt 32 Priority Mask</span>
<a name="l00490"></a><a class="code" href="hw__nvic_8h.html#a1605a37283cf69e19eb673caac04924d">00490</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT35_S       29</span>
<a name="l00491"></a><a class="code" href="hw__nvic_8h.html#a21aaa94a1e46175bf67af7fa47d78102">00491</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT34_S       21</span>
<a name="l00492"></a><a class="code" href="hw__nvic_8h.html#a772612a2cb406c0774cbd00a5b8629d5">00492</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT33_S       13</span>
<a name="l00493"></a><a class="code" href="hw__nvic_8h.html#aa045100dc06bca9dc5ad8f038018fa8f">00493</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI8_INT32_S       5</span>
<a name="l00494"></a>00494 <span class="preprocessor"></span>
<a name="l00495"></a>00495 <span class="comment">//*****************************************************************************</span>
<a name="l00496"></a>00496 <span class="comment">//</span>
<a name="l00497"></a>00497 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI9 register.</span>
<a name="l00498"></a>00498 <span class="comment">//</span>
<a name="l00499"></a>00499 <span class="comment">//*****************************************************************************</span>
<a name="l00500"></a><a class="code" href="hw__nvic_8h.html#adf3bf0895ed6a29e5219f0bdbdaa6495">00500</a> <span class="preprocessor">#define NVIC_PRI9_INT39_M       0xE0000000  // Interrupt 39 Priority Mask</span>
<a name="l00501"></a><a class="code" href="hw__nvic_8h.html#a89dff4ccb8cafd047be31e5f423139c5">00501</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT38_M       0x00E00000  // Interrupt 38 Priority Mask</span>
<a name="l00502"></a><a class="code" href="hw__nvic_8h.html#a94f64621445f8ccfdbdf4472d766d1de">00502</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT37_M       0x0000E000  // Interrupt 37 Priority Mask</span>
<a name="l00503"></a><a class="code" href="hw__nvic_8h.html#a72cfd1581c6d671d91128f1e928a4fdb">00503</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT36_M       0x000000E0  // Interrupt 36 Priority Mask</span>
<a name="l00504"></a><a class="code" href="hw__nvic_8h.html#ab8fdd1eb98380214abb8385d6c13eb1f">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT39_S       29</span>
<a name="l00505"></a><a class="code" href="hw__nvic_8h.html#aa41eb929a7096ade583f5c3a9fd155fa">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT38_S       21</span>
<a name="l00506"></a><a class="code" href="hw__nvic_8h.html#a7cc59a0d4600c4e5a98fc72cb47e90de">00506</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT37_S       13</span>
<a name="l00507"></a><a class="code" href="hw__nvic_8h.html#ab13e4613bf1aab9547b674ff022bb938">00507</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI9_INT36_S       5</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span>
<a name="l00509"></a>00509 <span class="comment">//*****************************************************************************</span>
<a name="l00510"></a>00510 <span class="comment">//</span>
<a name="l00511"></a>00511 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI10 register.</span>
<a name="l00512"></a>00512 <span class="comment">//</span>
<a name="l00513"></a>00513 <span class="comment">//*****************************************************************************</span>
<a name="l00514"></a><a class="code" href="hw__nvic_8h.html#a70279393b256510b8c8beed7d209af64">00514</a> <span class="preprocessor">#define NVIC_PRI10_INT43_M      0xE0000000  // Interrupt 43 Priority Mask</span>
<a name="l00515"></a><a class="code" href="hw__nvic_8h.html#afe16f2a9292d83a079b1787aaab7358f">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT42_M      0x00E00000  // Interrupt 42 Priority Mask</span>
<a name="l00516"></a><a class="code" href="hw__nvic_8h.html#a6abc5f3f43f6bf70721cf9eca3174cf8">00516</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT41_M      0x0000E000  // Interrupt 41 Priority Mask</span>
<a name="l00517"></a><a class="code" href="hw__nvic_8h.html#adb04f8d241169ae1bc06eeacaa1617a5">00517</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT40_M      0x000000E0  // Interrupt 40 Priority Mask</span>
<a name="l00518"></a><a class="code" href="hw__nvic_8h.html#ad24a8949ccaa0a2d23140d63e3ad1148">00518</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT43_S      29</span>
<a name="l00519"></a><a class="code" href="hw__nvic_8h.html#a8a0494dd5c35c410e5d813435f0073a0">00519</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT42_S      21</span>
<a name="l00520"></a><a class="code" href="hw__nvic_8h.html#af036b7a8023692d618ff7fc8c15ff14a">00520</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT41_S      13</span>
<a name="l00521"></a><a class="code" href="hw__nvic_8h.html#ade7bdcbd333fe7c440c3322cd2e7ff5f">00521</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI10_INT40_S      5</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span>
<a name="l00523"></a>00523 <span class="comment">//*****************************************************************************</span>
<a name="l00524"></a>00524 <span class="comment">//</span>
<a name="l00525"></a>00525 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI11 register.</span>
<a name="l00526"></a>00526 <span class="comment">//</span>
<a name="l00527"></a>00527 <span class="comment">//*****************************************************************************</span>
<a name="l00528"></a><a class="code" href="hw__nvic_8h.html#ae45785e78d28753bf9f65831d8a38346">00528</a> <span class="preprocessor">#define NVIC_PRI11_INT47_M      0xE0000000  // Interrupt 47 Priority Mask</span>
<a name="l00529"></a><a class="code" href="hw__nvic_8h.html#a757abf8d6ac5805f9b503aff37fc9ce2">00529</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT46_M      0x00E00000  // Interrupt 46 Priority Mask</span>
<a name="l00530"></a><a class="code" href="hw__nvic_8h.html#acd3a25bfa4e96c5db8ee3ef5bf1e6604">00530</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT45_M      0x0000E000  // Interrupt 45 Priority Mask</span>
<a name="l00531"></a><a class="code" href="hw__nvic_8h.html#a572fe6013742eb251e302d90b8874ce6">00531</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT44_M      0x000000E0  // Interrupt 44 Priority Mask</span>
<a name="l00532"></a><a class="code" href="hw__nvic_8h.html#a677b5533e47d124bdd294fa51a61867a">00532</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT47_S      29</span>
<a name="l00533"></a><a class="code" href="hw__nvic_8h.html#a6542bc63b13395598ccfa57028a062f1">00533</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT46_S      21</span>
<a name="l00534"></a><a class="code" href="hw__nvic_8h.html#a7956749deb9a33a9d52a8a31e4a8f437">00534</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT45_S      13</span>
<a name="l00535"></a><a class="code" href="hw__nvic_8h.html#aa714fc7841216322fbf35bca95306a80">00535</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI11_INT44_S      5</span>
<a name="l00536"></a>00536 <span class="preprocessor"></span>
<a name="l00537"></a>00537 <span class="comment">//*****************************************************************************</span>
<a name="l00538"></a>00538 <span class="comment">//</span>
<a name="l00539"></a>00539 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI12 register.</span>
<a name="l00540"></a>00540 <span class="comment">//</span>
<a name="l00541"></a>00541 <span class="comment">//*****************************************************************************</span>
<a name="l00542"></a><a class="code" href="hw__nvic_8h.html#a2d665574fc39eea957b14ba60d08d708">00542</a> <span class="preprocessor">#define NVIC_PRI12_INT51_M      0xE0000000  // Interrupt 51 Priority Mask</span>
<a name="l00543"></a><a class="code" href="hw__nvic_8h.html#aa1cb3d3e26ca31dc320b79e13879ebea">00543</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT50_M      0x00E00000  // Interrupt 50 Priority Mask</span>
<a name="l00544"></a><a class="code" href="hw__nvic_8h.html#a4a1091a2ea72fc1f52218da941e71dac">00544</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT49_M      0x0000E000  // Interrupt 49 Priority Mask</span>
<a name="l00545"></a><a class="code" href="hw__nvic_8h.html#a42648801e22173eaf2155f3338d7872c">00545</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT48_M      0x000000E0  // Interrupt 48 Priority Mask</span>
<a name="l00546"></a><a class="code" href="hw__nvic_8h.html#a131fb0b29ec2d56d4fd475be6a781ed8">00546</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT51_S      29</span>
<a name="l00547"></a><a class="code" href="hw__nvic_8h.html#afac497b3fa3deb06e692b7f9d8f3e366">00547</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT50_S      21</span>
<a name="l00548"></a><a class="code" href="hw__nvic_8h.html#a37e28ef071088c11ed1c7c46afaae8f1">00548</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT49_S      13</span>
<a name="l00549"></a><a class="code" href="hw__nvic_8h.html#aa7e55db2ec6a444caa3ee037c86d023d">00549</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI12_INT48_S      5</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span>
<a name="l00551"></a>00551 <span class="comment">//*****************************************************************************</span>
<a name="l00552"></a>00552 <span class="comment">//</span>
<a name="l00553"></a>00553 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI13 register.</span>
<a name="l00554"></a>00554 <span class="comment">//</span>
<a name="l00555"></a>00555 <span class="comment">//*****************************************************************************</span>
<a name="l00556"></a><a class="code" href="hw__nvic_8h.html#a760256d40f32e13ae43a43c2bfec570e">00556</a> <span class="preprocessor">#define NVIC_PRI13_INT55_M      0xE0000000  // Interrupt 55 Priority Mask</span>
<a name="l00557"></a><a class="code" href="hw__nvic_8h.html#a320ee17403ece54d2e3f93e2ae81b298">00557</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT54_M      0x00E00000  // Interrupt 54 Priority Mask</span>
<a name="l00558"></a><a class="code" href="hw__nvic_8h.html#afc3066813c49009ee4c6cd10d08b208e">00558</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT53_M      0x0000E000  // Interrupt 53 Priority Mask</span>
<a name="l00559"></a><a class="code" href="hw__nvic_8h.html#ac0e72cd588c4d77cdad091bd0d98995d">00559</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT52_M      0x000000E0  // Interrupt 52 Priority Mask</span>
<a name="l00560"></a><a class="code" href="hw__nvic_8h.html#aa314d474fd7c7e7eaaf81de1d54f9765">00560</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT55_S      29</span>
<a name="l00561"></a><a class="code" href="hw__nvic_8h.html#a3feacfe0c9249ea2704419f96cc32ca3">00561</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT54_S      21</span>
<a name="l00562"></a><a class="code" href="hw__nvic_8h.html#a890c85219671cba0431c1b69479ed928">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT53_S      13</span>
<a name="l00563"></a><a class="code" href="hw__nvic_8h.html#a5ac10e2883206a03913f305c35ef616c">00563</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI13_INT52_S      5</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span>
<a name="l00565"></a>00565 <span class="comment">//*****************************************************************************</span>
<a name="l00566"></a>00566 <span class="comment">//</span>
<a name="l00567"></a>00567 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI14 register.</span>
<a name="l00568"></a>00568 <span class="comment">//</span>
<a name="l00569"></a>00569 <span class="comment">//*****************************************************************************</span>
<a name="l00570"></a><a class="code" href="hw__nvic_8h.html#acd958d2ba3f69680b61d6eb8764f140d">00570</a> <span class="preprocessor">#define NVIC_PRI14_INTD_M       0xE0000000  // Interrupt 59 Priority Mask</span>
<a name="l00571"></a><a class="code" href="hw__nvic_8h.html#a3868d9a0066cdc5b8c8c0f073ce7fc3d">00571</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTC_M       0x00E00000  // Interrupt 58 Priority Mask</span>
<a name="l00572"></a><a class="code" href="hw__nvic_8h.html#a6f0e2e29939130e3e33db03fd7df7240">00572</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTB_M       0x0000E000  // Interrupt 57 Priority Mask</span>
<a name="l00573"></a><a class="code" href="hw__nvic_8h.html#afa6c60045975a676e80b8505599d1ebb">00573</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTA_M       0x000000E0  // Interrupt 56 Priority Mask</span>
<a name="l00574"></a><a class="code" href="hw__nvic_8h.html#a9342d5d926f00f0da63c21016a4c4752">00574</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTD_S       29</span>
<a name="l00575"></a><a class="code" href="hw__nvic_8h.html#a59d306f4895b48114bd368f87fb58952">00575</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTC_S       21</span>
<a name="l00576"></a><a class="code" href="hw__nvic_8h.html#a4f2e780b70e4824afc42d8532dcb4dd6">00576</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTB_S       13</span>
<a name="l00577"></a><a class="code" href="hw__nvic_8h.html#ad87c66822c6da3dab859ba5b1c37007e">00577</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI14_INTA_S       5</span>
<a name="l00578"></a>00578 <span class="preprocessor"></span>
<a name="l00579"></a>00579 <span class="comment">//*****************************************************************************</span>
<a name="l00580"></a>00580 <span class="comment">//</span>
<a name="l00581"></a>00581 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI15 register.</span>
<a name="l00582"></a>00582 <span class="comment">//</span>
<a name="l00583"></a>00583 <span class="comment">//*****************************************************************************</span>
<a name="l00584"></a><a class="code" href="hw__nvic_8h.html#a9f5083995382fae62c7c1573e89a461e">00584</a> <span class="preprocessor">#define NVIC_PRI15_INTD_M       0xE0000000  // Interrupt 63 Priority Mask</span>
<a name="l00585"></a><a class="code" href="hw__nvic_8h.html#ae7980e293ea5232d0a7593e84a15364f">00585</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTC_M       0x00E00000  // Interrupt 62 Priority Mask</span>
<a name="l00586"></a><a class="code" href="hw__nvic_8h.html#a8f39443478003ebcf637d5efc9e5d771">00586</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTB_M       0x0000E000  // Interrupt 61 Priority Mask</span>
<a name="l00587"></a><a class="code" href="hw__nvic_8h.html#a76bb2fb8dcfa3265e8c059bfe9ee4d9c">00587</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTA_M       0x000000E0  // Interrupt 60 Priority Mask</span>
<a name="l00588"></a><a class="code" href="hw__nvic_8h.html#af29f9bd18ab88fc1dc97c4abb449b2ee">00588</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTD_S       29</span>
<a name="l00589"></a><a class="code" href="hw__nvic_8h.html#afcf5d45f3cb3f6fd5279be62bdab6d2a">00589</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTC_S       21</span>
<a name="l00590"></a><a class="code" href="hw__nvic_8h.html#aeb6743cd6e5c465a9a2e55b646a353e2">00590</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTB_S       13</span>
<a name="l00591"></a><a class="code" href="hw__nvic_8h.html#a1066a35c44a223bd768987fc727998a8">00591</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI15_INTA_S       5</span>
<a name="l00592"></a>00592 <span class="preprocessor"></span>
<a name="l00593"></a>00593 <span class="comment">//*****************************************************************************</span>
<a name="l00594"></a>00594 <span class="comment">//</span>
<a name="l00595"></a>00595 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI16 register.</span>
<a name="l00596"></a>00596 <span class="comment">//</span>
<a name="l00597"></a>00597 <span class="comment">//*****************************************************************************</span>
<a name="l00598"></a><a class="code" href="hw__nvic_8h.html#ad73d7674aff841a8bf53cb216e22370d">00598</a> <span class="preprocessor">#define NVIC_PRI16_INTD_M       0xE0000000  // Interrupt 67 Priority Mask</span>
<a name="l00599"></a><a class="code" href="hw__nvic_8h.html#a3618a8f9a5952dc0a720fc84ca3c553a">00599</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTC_M       0x00E00000  // Interrupt 66 Priority Mask</span>
<a name="l00600"></a><a class="code" href="hw__nvic_8h.html#aee6bc4f792b2e59f724142b183f20e3c">00600</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTB_M       0x0000E000  // Interrupt 65 Priority Mask</span>
<a name="l00601"></a><a class="code" href="hw__nvic_8h.html#aec50a66bf7cac70d83edeb7f908e274d">00601</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTA_M       0x000000E0  // Interrupt 64 Priority Mask</span>
<a name="l00602"></a><a class="code" href="hw__nvic_8h.html#a3b216488569e7962758176ba5088745d">00602</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTD_S       29</span>
<a name="l00603"></a><a class="code" href="hw__nvic_8h.html#a34dc31d51d62c102d05a11732d74323d">00603</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTC_S       21</span>
<a name="l00604"></a><a class="code" href="hw__nvic_8h.html#ae308de8d08e2391b2c80bb98091a1b88">00604</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTB_S       13</span>
<a name="l00605"></a><a class="code" href="hw__nvic_8h.html#a5361298bee17754c7fd150031430c189">00605</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI16_INTA_S       5</span>
<a name="l00606"></a>00606 <span class="preprocessor"></span>
<a name="l00607"></a>00607 <span class="comment">//*****************************************************************************</span>
<a name="l00608"></a>00608 <span class="comment">//</span>
<a name="l00609"></a>00609 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI17 register.</span>
<a name="l00610"></a>00610 <span class="comment">//</span>
<a name="l00611"></a>00611 <span class="comment">//*****************************************************************************</span>
<a name="l00612"></a><a class="code" href="hw__nvic_8h.html#aad30481d22eed3603f6d347acb9734bb">00612</a> <span class="preprocessor">#define NVIC_PRI17_INTD_M       0xE0000000  // Interrupt 71 Priority Mask</span>
<a name="l00613"></a><a class="code" href="hw__nvic_8h.html#a3f716cbd2262873f049531937a58837e">00613</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTC_M       0x00E00000  // Interrupt 70 Priority Mask</span>
<a name="l00614"></a><a class="code" href="hw__nvic_8h.html#a1e83d99adb79a574454f78fbbf230af2">00614</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTB_M       0x0000E000  // Interrupt 69 Priority Mask</span>
<a name="l00615"></a><a class="code" href="hw__nvic_8h.html#ae1f8c76af2e9ef0139b3436ca9e74a90">00615</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTA_M       0x000000E0  // Interrupt 68 Priority Mask</span>
<a name="l00616"></a><a class="code" href="hw__nvic_8h.html#a4380a8617f4d47cc728c753fd400c2c8">00616</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTD_S       29</span>
<a name="l00617"></a><a class="code" href="hw__nvic_8h.html#a8671834456dd5d67119ff964ca8c9e4e">00617</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTC_S       21</span>
<a name="l00618"></a><a class="code" href="hw__nvic_8h.html#a4f4953db1d008d03bdf53f2f360b638c">00618</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTB_S       13</span>
<a name="l00619"></a><a class="code" href="hw__nvic_8h.html#a4c80b8645c6865c39d71dc732d93c058">00619</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI17_INTA_S       5</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span>
<a name="l00621"></a>00621 <span class="comment">//*****************************************************************************</span>
<a name="l00622"></a>00622 <span class="comment">//</span>
<a name="l00623"></a>00623 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI18 register.</span>
<a name="l00624"></a>00624 <span class="comment">//</span>
<a name="l00625"></a>00625 <span class="comment">//*****************************************************************************</span>
<a name="l00626"></a><a class="code" href="hw__nvic_8h.html#a9f2015e54a0c47ec076c660eeee4457c">00626</a> <span class="preprocessor">#define NVIC_PRI18_INTD_M       0xE0000000  // Interrupt 75 Priority Mask</span>
<a name="l00627"></a><a class="code" href="hw__nvic_8h.html#ae03012740554ef7aaf9e0935737db859">00627</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTC_M       0x00E00000  // Interrupt 74 Priority Mask</span>
<a name="l00628"></a><a class="code" href="hw__nvic_8h.html#ae3647f766009ebdb159c7b40a8c3759a">00628</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTB_M       0x0000E000  // Interrupt 73 Priority Mask</span>
<a name="l00629"></a><a class="code" href="hw__nvic_8h.html#a8bb748ae3851ff812e16292c47269e30">00629</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTA_M       0x000000E0  // Interrupt 72 Priority Mask</span>
<a name="l00630"></a><a class="code" href="hw__nvic_8h.html#adffd77bb5537ab80674322c797ec56f2">00630</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTD_S       29</span>
<a name="l00631"></a><a class="code" href="hw__nvic_8h.html#a667b206fa9e4de47173dd385ed4a3a3d">00631</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTC_S       21</span>
<a name="l00632"></a><a class="code" href="hw__nvic_8h.html#a98362301f4df0d98d668f4e72009f43b">00632</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTB_S       13</span>
<a name="l00633"></a><a class="code" href="hw__nvic_8h.html#a5a9b9d6e5f8e6fda8c756ac9554b9935">00633</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI18_INTA_S       5</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span>
<a name="l00635"></a>00635 <span class="comment">//*****************************************************************************</span>
<a name="l00636"></a>00636 <span class="comment">//</span>
<a name="l00637"></a>00637 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI19 register.</span>
<a name="l00638"></a>00638 <span class="comment">//</span>
<a name="l00639"></a>00639 <span class="comment">//*****************************************************************************</span>
<a name="l00640"></a><a class="code" href="hw__nvic_8h.html#a0b4fc25e1560348ffbff5920b7700fba">00640</a> <span class="preprocessor">#define NVIC_PRI19_INTD_M       0xE0000000  // Interrupt 79 Priority Mask</span>
<a name="l00641"></a><a class="code" href="hw__nvic_8h.html#a62f583199d70f96278f5057b09c4fd03">00641</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTC_M       0x00E00000  // Interrupt 78 Priority Mask</span>
<a name="l00642"></a><a class="code" href="hw__nvic_8h.html#aa44a2a0bc79ffd77341dfce25339bc17">00642</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTB_M       0x0000E000  // Interrupt 77 Priority Mask</span>
<a name="l00643"></a><a class="code" href="hw__nvic_8h.html#a4e6506a91bd2befb5bc3c1f4d31375e5">00643</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTA_M       0x000000E0  // Interrupt 76 Priority Mask</span>
<a name="l00644"></a><a class="code" href="hw__nvic_8h.html#af9055c3758285ddee80d5e3c35ead07e">00644</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTD_S       29</span>
<a name="l00645"></a><a class="code" href="hw__nvic_8h.html#a20b5dc2f12cffe189253e13352a335dc">00645</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTC_S       21</span>
<a name="l00646"></a><a class="code" href="hw__nvic_8h.html#add723b330152ac93af213592d63be611">00646</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTB_S       13</span>
<a name="l00647"></a><a class="code" href="hw__nvic_8h.html#a3bddf46f191f036f1a8972620b36552a">00647</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI19_INTA_S       5</span>
<a name="l00648"></a>00648 <span class="preprocessor"></span>
<a name="l00649"></a>00649 <span class="comment">//*****************************************************************************</span>
<a name="l00650"></a>00650 <span class="comment">//</span>
<a name="l00651"></a>00651 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI20 register.</span>
<a name="l00652"></a>00652 <span class="comment">//</span>
<a name="l00653"></a>00653 <span class="comment">//*****************************************************************************</span>
<a name="l00654"></a><a class="code" href="hw__nvic_8h.html#afe80941682582426e4318ce631d0d642">00654</a> <span class="preprocessor">#define NVIC_PRI20_INTD_M       0xE0000000  // Interrupt 83 Priority Mask</span>
<a name="l00655"></a><a class="code" href="hw__nvic_8h.html#a61e4adf8583d439f4b76fbee0f96e0c3">00655</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTC_M       0x00E00000  // Interrupt 82 Priority Mask</span>
<a name="l00656"></a><a class="code" href="hw__nvic_8h.html#af9ce62a639183cc3c3bce8d751a6b4da">00656</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTB_M       0x0000E000  // Interrupt 81 Priority Mask</span>
<a name="l00657"></a><a class="code" href="hw__nvic_8h.html#a561405e49ebea5731d7846b37f978c49">00657</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTA_M       0x000000E0  // Interrupt 80 Priority Mask</span>
<a name="l00658"></a><a class="code" href="hw__nvic_8h.html#aed895fdc17a5a1d36721fb29ff178ee1">00658</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTD_S       29</span>
<a name="l00659"></a><a class="code" href="hw__nvic_8h.html#a197041980cae4760d18ea4e6832e826d">00659</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTC_S       21</span>
<a name="l00660"></a><a class="code" href="hw__nvic_8h.html#a8b320760b219f162cc753559ce54e91d">00660</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTB_S       13</span>
<a name="l00661"></a><a class="code" href="hw__nvic_8h.html#ac2bda09e2356ef2e282440cc109c9f37">00661</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI20_INTA_S       5</span>
<a name="l00662"></a>00662 <span class="preprocessor"></span>
<a name="l00663"></a>00663 <span class="comment">//*****************************************************************************</span>
<a name="l00664"></a>00664 <span class="comment">//</span>
<a name="l00665"></a>00665 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI21 register.</span>
<a name="l00666"></a>00666 <span class="comment">//</span>
<a name="l00667"></a>00667 <span class="comment">//*****************************************************************************</span>
<a name="l00668"></a><a class="code" href="hw__nvic_8h.html#a69422fc0369cce473c53666499a87b3c">00668</a> <span class="preprocessor">#define NVIC_PRI21_INTD_M       0xE0000000  // Interrupt 87 Priority Mask</span>
<a name="l00669"></a><a class="code" href="hw__nvic_8h.html#a7eaa60956efc66ea8d3ee96f866c0735">00669</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTC_M       0x00E00000  // Interrupt 86 Priority Mask</span>
<a name="l00670"></a><a class="code" href="hw__nvic_8h.html#a06ac6514e6b1569620e3f632b8c9a48f">00670</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTB_M       0x0000E000  // Interrupt 85 Priority Mask</span>
<a name="l00671"></a><a class="code" href="hw__nvic_8h.html#a650ca24d4623b0713ddd53cb18b5c745">00671</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTA_M       0x000000E0  // Interrupt 84 Priority Mask</span>
<a name="l00672"></a><a class="code" href="hw__nvic_8h.html#ac12ba21235df5c1bfe099e70bb65f99c">00672</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTD_S       29</span>
<a name="l00673"></a><a class="code" href="hw__nvic_8h.html#ac4b708d38ea65f087ac54fd03a9c3c7f">00673</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTC_S       21</span>
<a name="l00674"></a><a class="code" href="hw__nvic_8h.html#a90979b8dea5ae1b799fb5e1b60525a79">00674</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTB_S       13</span>
<a name="l00675"></a><a class="code" href="hw__nvic_8h.html#a15ce48be101f1b3b785000e3f380d33d">00675</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI21_INTA_S       5</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span>
<a name="l00677"></a>00677 <span class="comment">//*****************************************************************************</span>
<a name="l00678"></a>00678 <span class="comment">//</span>
<a name="l00679"></a>00679 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI22 register.</span>
<a name="l00680"></a>00680 <span class="comment">//</span>
<a name="l00681"></a>00681 <span class="comment">//*****************************************************************************</span>
<a name="l00682"></a><a class="code" href="hw__nvic_8h.html#a8dcfae244656c51e024e1f951cb6e962">00682</a> <span class="preprocessor">#define NVIC_PRI22_INTD_M       0xE0000000  // Interrupt 91 Priority Mask</span>
<a name="l00683"></a><a class="code" href="hw__nvic_8h.html#a17afc501a9459dfc73def38d67321ed1">00683</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTC_M       0x00E00000  // Interrupt 90 Priority Mask</span>
<a name="l00684"></a><a class="code" href="hw__nvic_8h.html#a50cee2d33495a09e4ae9dfdbfe420db7">00684</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTB_M       0x0000E000  // Interrupt 89 Priority Mask</span>
<a name="l00685"></a><a class="code" href="hw__nvic_8h.html#ad74fdf6dcf8f5c94c96f237093aae641">00685</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTA_M       0x000000E0  // Interrupt 88 Priority Mask</span>
<a name="l00686"></a><a class="code" href="hw__nvic_8h.html#a47267213fd62ec6785d1fe46f30bcb2b">00686</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTD_S       29</span>
<a name="l00687"></a><a class="code" href="hw__nvic_8h.html#a84cf658eccf7ca02cd25019cbfb47dcf">00687</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTC_S       21</span>
<a name="l00688"></a><a class="code" href="hw__nvic_8h.html#a79ab39ec118aefa43509b0178f797d0e">00688</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTB_S       13</span>
<a name="l00689"></a><a class="code" href="hw__nvic_8h.html#a07a6cfa7727bc3ca3839559e2c9aafd5">00689</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI22_INTA_S       5</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span>
<a name="l00691"></a>00691 <span class="comment">//*****************************************************************************</span>
<a name="l00692"></a>00692 <span class="comment">//</span>
<a name="l00693"></a>00693 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI23 register.</span>
<a name="l00694"></a>00694 <span class="comment">//</span>
<a name="l00695"></a>00695 <span class="comment">//*****************************************************************************</span>
<a name="l00696"></a><a class="code" href="hw__nvic_8h.html#a293f4a8151f2075517bce60f1b85cab8">00696</a> <span class="preprocessor">#define NVIC_PRI23_INTD_M       0xE0000000  // Interrupt 95 Priority Mask</span>
<a name="l00697"></a><a class="code" href="hw__nvic_8h.html#a871f6070273a1b0a3b9df2b8f957d0ad">00697</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTC_M       0x00E00000  // Interrupt 94 Priority Mask</span>
<a name="l00698"></a><a class="code" href="hw__nvic_8h.html#a3eb25e8fae7dd508356406ecd05cc1a3">00698</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTB_M       0x0000E000  // Interrupt 93 Priority Mask</span>
<a name="l00699"></a><a class="code" href="hw__nvic_8h.html#a29ffe1ae20f79be6b5d6834ebcf48557">00699</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTA_M       0x000000E0  // Interrupt 92 Priority Mask</span>
<a name="l00700"></a><a class="code" href="hw__nvic_8h.html#a95573f2b4c5f39bc7cc602e3fe89294f">00700</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTD_S       29</span>
<a name="l00701"></a><a class="code" href="hw__nvic_8h.html#ad5ebaf2e119f76c16c2c605926919e0a">00701</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTC_S       21</span>
<a name="l00702"></a><a class="code" href="hw__nvic_8h.html#addcd7e306b732db9aa11f18256d7e56b">00702</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTB_S       13</span>
<a name="l00703"></a><a class="code" href="hw__nvic_8h.html#aecb8b425a5458ae6b28c8afa3c56d9ea">00703</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI23_INTA_S       5</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span>
<a name="l00705"></a>00705 <span class="comment">//*****************************************************************************</span>
<a name="l00706"></a>00706 <span class="comment">//</span>
<a name="l00707"></a>00707 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI24 register.</span>
<a name="l00708"></a>00708 <span class="comment">//</span>
<a name="l00709"></a>00709 <span class="comment">//*****************************************************************************</span>
<a name="l00710"></a><a class="code" href="hw__nvic_8h.html#ab6cb742e84a53ebfc462540ab0236a2e">00710</a> <span class="preprocessor">#define NVIC_PRI24_INTD_M       0xE0000000  // Interrupt 99 Priority Mask</span>
<a name="l00711"></a><a class="code" href="hw__nvic_8h.html#a6e34f13b4557a9d70a07cac32d2c1cc2">00711</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTC_M       0x00E00000  // Interrupt 98 Priority Mask</span>
<a name="l00712"></a><a class="code" href="hw__nvic_8h.html#ab0bb6f4a158650c121c6d6ec5bab9fc2">00712</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTB_M       0x0000E000  // Interrupt 97 Priority Mask</span>
<a name="l00713"></a><a class="code" href="hw__nvic_8h.html#a8d03daf8509c4e323dac4a3f1add518d">00713</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTA_M       0x000000E0  // Interrupt 96 Priority Mask</span>
<a name="l00714"></a><a class="code" href="hw__nvic_8h.html#af2980eb71927b5aa83de4431a1a820b3">00714</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTD_S       29</span>
<a name="l00715"></a><a class="code" href="hw__nvic_8h.html#afefd61512854248dd65dad34112950ce">00715</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTC_S       21</span>
<a name="l00716"></a><a class="code" href="hw__nvic_8h.html#a9d2757cec3eebbdd4cf993c5191a6072">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTB_S       13</span>
<a name="l00717"></a><a class="code" href="hw__nvic_8h.html#a70d60193a0679885cfb7fb0b8526e3fc">00717</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI24_INTA_S       5</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span>
<a name="l00719"></a>00719 <span class="comment">//*****************************************************************************</span>
<a name="l00720"></a>00720 <span class="comment">//</span>
<a name="l00721"></a>00721 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI25 register.</span>
<a name="l00722"></a>00722 <span class="comment">//</span>
<a name="l00723"></a>00723 <span class="comment">//*****************************************************************************</span>
<a name="l00724"></a><a class="code" href="hw__nvic_8h.html#ac3beafa3a399966e707bdcbf8b7bad5b">00724</a> <span class="preprocessor">#define NVIC_PRI25_INTD_M       0xE0000000  // Interrupt 103 Priority Mask</span>
<a name="l00725"></a><a class="code" href="hw__nvic_8h.html#a055687c370d60d76cd8d7d0a16f9a6ba">00725</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTC_M       0x00E00000  // Interrupt 102 Priority Mask</span>
<a name="l00726"></a><a class="code" href="hw__nvic_8h.html#a715e3cbf2de937968eafda1aa939a694">00726</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTB_M       0x0000E000  // Interrupt 101 Priority Mask</span>
<a name="l00727"></a><a class="code" href="hw__nvic_8h.html#a1335c9c0dee2e0e8e6c5760dd9ff7330">00727</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTA_M       0x000000E0  // Interrupt 100 Priority Mask</span>
<a name="l00728"></a><a class="code" href="hw__nvic_8h.html#a13814a085b67a306c013adf9c8be520b">00728</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTD_S       29</span>
<a name="l00729"></a><a class="code" href="hw__nvic_8h.html#a9d5fa622bd4992b496ad42031a172d97">00729</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTC_S       21</span>
<a name="l00730"></a><a class="code" href="hw__nvic_8h.html#aac1668e0ace62884480783394b1144b8">00730</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTB_S       13</span>
<a name="l00731"></a><a class="code" href="hw__nvic_8h.html#a17b3c6cdf088b20e747365620f51fd46">00731</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI25_INTA_S       5</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span>
<a name="l00733"></a>00733 <span class="comment">//*****************************************************************************</span>
<a name="l00734"></a>00734 <span class="comment">//</span>
<a name="l00735"></a>00735 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI26 register.</span>
<a name="l00736"></a>00736 <span class="comment">//</span>
<a name="l00737"></a>00737 <span class="comment">//*****************************************************************************</span>
<a name="l00738"></a><a class="code" href="hw__nvic_8h.html#ad172df584c5cce6cdb93c01cd854dfb1">00738</a> <span class="preprocessor">#define NVIC_PRI26_INTD_M       0xE0000000  // Interrupt 107 Priority Mask</span>
<a name="l00739"></a><a class="code" href="hw__nvic_8h.html#af2c7093d6c960c926d7027dd52bc2b94">00739</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTC_M       0x00E00000  // Interrupt 106 Priority Mask</span>
<a name="l00740"></a><a class="code" href="hw__nvic_8h.html#a42b71ec6b6b4d10e53ed3d02686b8339">00740</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTB_M       0x0000E000  // Interrupt 105 Priority Mask</span>
<a name="l00741"></a><a class="code" href="hw__nvic_8h.html#a6eee287ab45d35bd68e6666dff2cb419">00741</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTA_M       0x000000E0  // Interrupt 104 Priority Mask</span>
<a name="l00742"></a><a class="code" href="hw__nvic_8h.html#aad15792b6955d48d4d0a0fc96d00a25c">00742</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTD_S       29</span>
<a name="l00743"></a><a class="code" href="hw__nvic_8h.html#a7069fb9d3e4ceb1944148d931984788b">00743</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTC_S       21</span>
<a name="l00744"></a><a class="code" href="hw__nvic_8h.html#a6f247d239aa7412feb01411fa80d8ec4">00744</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTB_S       13</span>
<a name="l00745"></a><a class="code" href="hw__nvic_8h.html#a425c42e3bdf0d119d217b0cb35f4743f">00745</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI26_INTA_S       5</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span>
<a name="l00747"></a>00747 <span class="comment">//*****************************************************************************</span>
<a name="l00748"></a>00748 <span class="comment">//</span>
<a name="l00749"></a>00749 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI27 register.</span>
<a name="l00750"></a>00750 <span class="comment">//</span>
<a name="l00751"></a>00751 <span class="comment">//*****************************************************************************</span>
<a name="l00752"></a><a class="code" href="hw__nvic_8h.html#ab52651e9c9639e07c685679628d73c99">00752</a> <span class="preprocessor">#define NVIC_PRI27_INTD_M       0xE0000000  // Interrupt 111 Priority Mask</span>
<a name="l00753"></a><a class="code" href="hw__nvic_8h.html#a763116a34742db9c95209edd360d079a">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTC_M       0x00E00000  // Interrupt 110 Priority Mask</span>
<a name="l00754"></a><a class="code" href="hw__nvic_8h.html#ad99da1cc7872407a4dbaac665c7e96ce">00754</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTB_M       0x0000E000  // Interrupt 109 Priority Mask</span>
<a name="l00755"></a><a class="code" href="hw__nvic_8h.html#a2bd3f1a31ab3c1677f51e49fd29d1257">00755</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTA_M       0x000000E0  // Interrupt 108 Priority Mask</span>
<a name="l00756"></a><a class="code" href="hw__nvic_8h.html#a32517143c2b5a967ee00b461186932e5">00756</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTD_S       29</span>
<a name="l00757"></a><a class="code" href="hw__nvic_8h.html#a06b7a0d4d67316bc916fa88fa8d98c78">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTC_S       21</span>
<a name="l00758"></a><a class="code" href="hw__nvic_8h.html#ac4a72b474acdf414fcaf967d3070ee63">00758</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTB_S       13</span>
<a name="l00759"></a><a class="code" href="hw__nvic_8h.html#a61fbfaa93f4847e8d177bb341b81c15f">00759</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI27_INTA_S       5</span>
<a name="l00760"></a>00760 <span class="preprocessor"></span>
<a name="l00761"></a>00761 <span class="comment">//*****************************************************************************</span>
<a name="l00762"></a>00762 <span class="comment">//</span>
<a name="l00763"></a>00763 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI28 register.</span>
<a name="l00764"></a>00764 <span class="comment">//</span>
<a name="l00765"></a>00765 <span class="comment">//*****************************************************************************</span>
<a name="l00766"></a><a class="code" href="hw__nvic_8h.html#a58ad09e54652a291704e15f8bd172326">00766</a> <span class="preprocessor">#define NVIC_PRI28_INTD_M       0xE0000000  // Interrupt 115 Priority Mask</span>
<a name="l00767"></a><a class="code" href="hw__nvic_8h.html#ab248845c02bf9862aef81261d34783ab">00767</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTC_M       0x00E00000  // Interrupt 114 Priority Mask</span>
<a name="l00768"></a><a class="code" href="hw__nvic_8h.html#ac626aa4f884df4ca42217bac87349b6a">00768</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTB_M       0x0000E000  // Interrupt 113 Priority Mask</span>
<a name="l00769"></a><a class="code" href="hw__nvic_8h.html#ad4814e6c7450ed5df3a312da20a6d418">00769</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTA_M       0x000000E0  // Interrupt 112 Priority Mask</span>
<a name="l00770"></a><a class="code" href="hw__nvic_8h.html#a4d9bcbe7bd45b543d224de2044b8a598">00770</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTD_S       29</span>
<a name="l00771"></a><a class="code" href="hw__nvic_8h.html#a50b7d4134c02ac6c703bf0d4d30894fe">00771</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTC_S       21</span>
<a name="l00772"></a><a class="code" href="hw__nvic_8h.html#a15fccb4250369dbc8d90491c8f3115ea">00772</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTB_S       13</span>
<a name="l00773"></a><a class="code" href="hw__nvic_8h.html#a52f1c2861076a470d7fd5cdc5822b0f4">00773</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI28_INTA_S       5</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span>
<a name="l00775"></a>00775 <span class="comment">//*****************************************************************************</span>
<a name="l00776"></a>00776 <span class="comment">//</span>
<a name="l00777"></a>00777 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI29 register.</span>
<a name="l00778"></a>00778 <span class="comment">//</span>
<a name="l00779"></a>00779 <span class="comment">//*****************************************************************************</span>
<a name="l00780"></a><a class="code" href="hw__nvic_8h.html#a17d3a26a7ba2befd5c7ce7941ac446da">00780</a> <span class="preprocessor">#define NVIC_PRI29_INTD_M       0xE0000000  // Interrupt 119 Priority Mask</span>
<a name="l00781"></a><a class="code" href="hw__nvic_8h.html#a9c91df87cc802d6938694e314672eca7">00781</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTC_M       0x00E00000  // Interrupt 118 Priority Mask</span>
<a name="l00782"></a><a class="code" href="hw__nvic_8h.html#a95c824f7d911b00eb757a8410249fca6">00782</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTB_M       0x0000E000  // Interrupt 117 Priority Mask</span>
<a name="l00783"></a><a class="code" href="hw__nvic_8h.html#a24f2bd97ef95733f69cfba7bb6b68ced">00783</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTA_M       0x000000E0  // Interrupt 116 Priority Mask</span>
<a name="l00784"></a><a class="code" href="hw__nvic_8h.html#a4ed32fd65c40f8d04db8632a95bbf725">00784</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTD_S       29</span>
<a name="l00785"></a><a class="code" href="hw__nvic_8h.html#a218ecf5dfad7d123357fce5d77c7dbbc">00785</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTC_S       21</span>
<a name="l00786"></a><a class="code" href="hw__nvic_8h.html#a737d06c82319be200e1fb1d88744851d">00786</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTB_S       13</span>
<a name="l00787"></a><a class="code" href="hw__nvic_8h.html#a84caeb92405c2425db9467cd7c797c57">00787</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI29_INTA_S       5</span>
<a name="l00788"></a>00788 <span class="preprocessor"></span>
<a name="l00789"></a>00789 <span class="comment">//*****************************************************************************</span>
<a name="l00790"></a>00790 <span class="comment">//</span>
<a name="l00791"></a>00791 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI30 register.</span>
<a name="l00792"></a>00792 <span class="comment">//</span>
<a name="l00793"></a>00793 <span class="comment">//*****************************************************************************</span>
<a name="l00794"></a><a class="code" href="hw__nvic_8h.html#ac0e9e5e6f369cd155f2df0a5077f09ff">00794</a> <span class="preprocessor">#define NVIC_PRI30_INTD_M       0xE0000000  // Interrupt 123 Priority Mask</span>
<a name="l00795"></a><a class="code" href="hw__nvic_8h.html#abfe627cbd02507ae00521a8bd24e80a1">00795</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTC_M       0x00E00000  // Interrupt 122 Priority Mask</span>
<a name="l00796"></a><a class="code" href="hw__nvic_8h.html#a0060dc94793a58ed5046c5d01146212a">00796</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTB_M       0x0000E000  // Interrupt 121 Priority Mask</span>
<a name="l00797"></a><a class="code" href="hw__nvic_8h.html#ae25e9f6aae6943e3ede8aefe23130066">00797</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTA_M       0x000000E0  // Interrupt 120 Priority Mask</span>
<a name="l00798"></a><a class="code" href="hw__nvic_8h.html#ad3f314f178f8882177d8281889e16a61">00798</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTD_S       29</span>
<a name="l00799"></a><a class="code" href="hw__nvic_8h.html#a5225950ee5492cef1b5e0e8540a97f3f">00799</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTC_S       21</span>
<a name="l00800"></a><a class="code" href="hw__nvic_8h.html#a747c0cfa3812cf241886e9203ce53290">00800</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTB_S       13</span>
<a name="l00801"></a><a class="code" href="hw__nvic_8h.html#aee6437cd66f44bb986aaead594eeaa78">00801</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI30_INTA_S       5</span>
<a name="l00802"></a>00802 <span class="preprocessor"></span>
<a name="l00803"></a>00803 <span class="comment">//*****************************************************************************</span>
<a name="l00804"></a>00804 <span class="comment">//</span>
<a name="l00805"></a>00805 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI31 register.</span>
<a name="l00806"></a>00806 <span class="comment">//</span>
<a name="l00807"></a>00807 <span class="comment">//*****************************************************************************</span>
<a name="l00808"></a><a class="code" href="hw__nvic_8h.html#aee8450e1514eac367e2aecc617405030">00808</a> <span class="preprocessor">#define NVIC_PRI31_INTD_M       0xE0000000  // Interrupt 127 Priority Mask</span>
<a name="l00809"></a><a class="code" href="hw__nvic_8h.html#ab258d70a896a2efb59fd149803cee84d">00809</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTC_M       0x00E00000  // Interrupt 126 Priority Mask</span>
<a name="l00810"></a><a class="code" href="hw__nvic_8h.html#aa6bac2f16599f7dd18535428cb929892">00810</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTB_M       0x0000E000  // Interrupt 125 Priority Mask</span>
<a name="l00811"></a><a class="code" href="hw__nvic_8h.html#a9ea9de2ee2dc1e6bb34056b2ee2cc067">00811</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTA_M       0x000000E0  // Interrupt 124 Priority Mask</span>
<a name="l00812"></a><a class="code" href="hw__nvic_8h.html#ac0a659483338b360fdb08707b043f3f7">00812</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTD_S       29</span>
<a name="l00813"></a><a class="code" href="hw__nvic_8h.html#aeb535c2608e261c9ec8392919765f5a4">00813</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTC_S       21</span>
<a name="l00814"></a><a class="code" href="hw__nvic_8h.html#ad242625398d62577d69467d078d078b8">00814</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTB_S       13</span>
<a name="l00815"></a><a class="code" href="hw__nvic_8h.html#ae92711d88c57657a24d678a2c46eb756">00815</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI31_INTA_S       5</span>
<a name="l00816"></a>00816 <span class="preprocessor"></span>
<a name="l00817"></a>00817 <span class="comment">//*****************************************************************************</span>
<a name="l00818"></a>00818 <span class="comment">//</span>
<a name="l00819"></a>00819 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI32 register.</span>
<a name="l00820"></a>00820 <span class="comment">//</span>
<a name="l00821"></a>00821 <span class="comment">//*****************************************************************************</span>
<a name="l00822"></a><a class="code" href="hw__nvic_8h.html#ac52062e73a6c0178617c295aab9a195b">00822</a> <span class="preprocessor">#define NVIC_PRI32_INTD_M       0xE0000000  // Interrupt 131 Priority Mask</span>
<a name="l00823"></a><a class="code" href="hw__nvic_8h.html#a10d1cda3e5d450734e0405f4f3739588">00823</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTC_M       0x00E00000  // Interrupt 130 Priority Mask</span>
<a name="l00824"></a><a class="code" href="hw__nvic_8h.html#a0b2e75553a6348b7294d083f72ba9194">00824</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTB_M       0x0000E000  // Interrupt 129 Priority Mask</span>
<a name="l00825"></a><a class="code" href="hw__nvic_8h.html#a819817c53aab82259481dd86320d7e29">00825</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTA_M       0x000000E0  // Interrupt 128 Priority Mask</span>
<a name="l00826"></a><a class="code" href="hw__nvic_8h.html#a62c4a1e0550f173d49ff0828cebb591e">00826</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTD_S       29</span>
<a name="l00827"></a><a class="code" href="hw__nvic_8h.html#a1ceceec4b809a79d8eb11cb85a9f3d98">00827</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTC_S       21</span>
<a name="l00828"></a><a class="code" href="hw__nvic_8h.html#aa2f7259c3e7c65a18a30b014cb23abe8">00828</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTB_S       13</span>
<a name="l00829"></a><a class="code" href="hw__nvic_8h.html#a7b641c317aff344efddd71458d557412">00829</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI32_INTA_S       5</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span>
<a name="l00831"></a>00831 <span class="comment">//*****************************************************************************</span>
<a name="l00832"></a>00832 <span class="comment">//</span>
<a name="l00833"></a>00833 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI33 register.</span>
<a name="l00834"></a>00834 <span class="comment">//</span>
<a name="l00835"></a>00835 <span class="comment">//*****************************************************************************</span>
<a name="l00836"></a><a class="code" href="hw__nvic_8h.html#af59154fa920d8c4a3570b9842c6728f9">00836</a> <span class="preprocessor">#define NVIC_PRI33_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span>
<a name="l00837"></a>00837 <span class="preprocessor"></span>                                            <span class="comment">// [4n+3]</span>
<a name="l00838"></a><a class="code" href="hw__nvic_8h.html#ae910102ce03374121cefda95ff015174">00838</a> <span class="preprocessor">#define NVIC_PRI33_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span>                                            <span class="comment">// [4n+2]</span>
<a name="l00840"></a><a class="code" href="hw__nvic_8h.html#a52d3990927207ba0f5455ba0d8d19895">00840</a> <span class="preprocessor">#define NVIC_PRI33_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span>
<a name="l00841"></a>00841 <span class="preprocessor"></span>                                            <span class="comment">// [4n+1]</span>
<a name="l00842"></a><a class="code" href="hw__nvic_8h.html#ac6472befbdf7a852de8e2abb6fa36095">00842</a> <span class="preprocessor">#define NVIC_PRI33_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span>
<a name="l00843"></a>00843 <span class="preprocessor"></span>                                            <span class="comment">// [4n]</span>
<a name="l00844"></a><a class="code" href="hw__nvic_8h.html#ad4a147d7570871af4df39680e6e6e62b">00844</a> <span class="preprocessor">#define NVIC_PRI33_INTD_S       29</span>
<a name="l00845"></a><a class="code" href="hw__nvic_8h.html#a24ad29a0bc0468078f4e17f76b834358">00845</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI33_INTC_S       21</span>
<a name="l00846"></a><a class="code" href="hw__nvic_8h.html#a3f2987f28d84662fc9bb789732845174">00846</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI33_INTB_S       13</span>
<a name="l00847"></a><a class="code" href="hw__nvic_8h.html#a9c1942712f3defe72f559e9acc804e69">00847</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI33_INTA_S       5</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span>
<a name="l00849"></a>00849 <span class="comment">//*****************************************************************************</span>
<a name="l00850"></a>00850 <span class="comment">//</span>
<a name="l00851"></a>00851 <span class="comment">// The following are defines for the bit fields in the NVIC_PRI34 register.</span>
<a name="l00852"></a>00852 <span class="comment">//</span>
<a name="l00853"></a>00853 <span class="comment">//*****************************************************************************</span>
<a name="l00854"></a><a class="code" href="hw__nvic_8h.html#ad1247c0794bb702bfae1f1a703e2c050">00854</a> <span class="preprocessor">#define NVIC_PRI34_INTD_M       0xE0000000  // Interrupt Priority for Interrupt</span>
<a name="l00855"></a>00855 <span class="preprocessor"></span>                                            <span class="comment">// [4n+3]</span>
<a name="l00856"></a><a class="code" href="hw__nvic_8h.html#a7ac30077e29ca80e9733f91481da936c">00856</a> <span class="preprocessor">#define NVIC_PRI34_INTC_M       0x00E00000  // Interrupt Priority for Interrupt</span>
<a name="l00857"></a>00857 <span class="preprocessor"></span>                                            <span class="comment">// [4n+2]</span>
<a name="l00858"></a><a class="code" href="hw__nvic_8h.html#a3b8d1914c2d609c2f9a92f39f6091b98">00858</a> <span class="preprocessor">#define NVIC_PRI34_INTB_M       0x0000E000  // Interrupt Priority for Interrupt</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span>                                            <span class="comment">// [4n+1]</span>
<a name="l00860"></a><a class="code" href="hw__nvic_8h.html#acac3083f1f2fe17e81b022f7c3d64b88">00860</a> <span class="preprocessor">#define NVIC_PRI34_INTA_M       0x000000E0  // Interrupt Priority for Interrupt</span>
<a name="l00861"></a>00861 <span class="preprocessor"></span>                                            <span class="comment">// [4n]</span>
<a name="l00862"></a><a class="code" href="hw__nvic_8h.html#a88fce570d1b67226545cb39e57fed77e">00862</a> <span class="preprocessor">#define NVIC_PRI34_INTD_S       29</span>
<a name="l00863"></a><a class="code" href="hw__nvic_8h.html#a5f003bebe0cc8657e545d31400d52861">00863</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI34_INTC_S       21</span>
<a name="l00864"></a><a class="code" href="hw__nvic_8h.html#ad150410ab455797dff8bcb538bfda6d7">00864</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI34_INTB_S       13</span>
<a name="l00865"></a><a class="code" href="hw__nvic_8h.html#a0058a7b98b03b7dcf5e7c3a65c1423c3">00865</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_PRI34_INTA_S       5</span>
<a name="l00866"></a>00866 <span class="preprocessor"></span>
<a name="l00867"></a>00867 <span class="comment">//*****************************************************************************</span>
<a name="l00868"></a>00868 <span class="comment">//</span>
<a name="l00869"></a>00869 <span class="comment">// The following are defines for the bit fields in the NVIC_CPUID register.</span>
<a name="l00870"></a>00870 <span class="comment">//</span>
<a name="l00871"></a>00871 <span class="comment">//*****************************************************************************</span>
<a name="l00872"></a><a class="code" href="hw__nvic_8h.html#ae0c9771bddef6b1f591f4067b3d62829">00872</a> <span class="preprocessor">#define NVIC_CPUID_IMP_M        0xFF000000  // Implementer Code</span>
<a name="l00873"></a><a class="code" href="hw__nvic_8h.html#a22515969f50e96dd559660bf31092a02">00873</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_IMP_ARM      0x41000000  // ARM</span>
<a name="l00874"></a><a class="code" href="hw__nvic_8h.html#ad1f80bf2b9c89d117575d533ff4afd6a">00874</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_VAR_M        0x00F00000  // Variant Number</span>
<a name="l00875"></a><a class="code" href="hw__nvic_8h.html#a6cfdbf49b11b0ad7f11673740bc543e2">00875</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_CON_M        0x000F0000  // Constant</span>
<a name="l00876"></a><a class="code" href="hw__nvic_8h.html#a5e71d342b341c13ed8a1d24bd8953072">00876</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_PARTNO_M     0x0000FFF0  // Part Number</span>
<a name="l00877"></a><a class="code" href="hw__nvic_8h.html#a450d4a27a3f084d1676e45e6b41dea06">00877</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_PARTNO_CM4   0x0000C240  // Cortex-M4 processor</span>
<a name="l00878"></a><a class="code" href="hw__nvic_8h.html#a324d9920a87f42110622f27719887214">00878</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPUID_REV_M        0x0000000F  // Revision Number</span>
<a name="l00879"></a>00879 <span class="preprocessor"></span>
<a name="l00880"></a>00880 <span class="comment">//*****************************************************************************</span>
<a name="l00881"></a>00881 <span class="comment">//</span>
<a name="l00882"></a>00882 <span class="comment">// The following are defines for the bit fields in the NVIC_INT_CTRL register.</span>
<a name="l00883"></a>00883 <span class="comment">//</span>
<a name="l00884"></a>00884 <span class="comment">//*****************************************************************************</span>
<a name="l00885"></a><a class="code" href="hw__nvic_8h.html#aea4f67673295ceba8609abe489788bef">00885</a> <span class="preprocessor">#define NVIC_INT_CTRL_NMI_SET   0x80000000  // NMI Set Pending</span>
<a name="l00886"></a><a class="code" href="hw__nvic_8h.html#adc34fec0a6c793ea5aca1b48068f1c52">00886</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_PEND_SV   0x10000000  // PendSV Set Pending</span>
<a name="l00887"></a><a class="code" href="hw__nvic_8h.html#a3482a7e3189d5c4d133935045c9a9150">00887</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_UNPEND_SV 0x08000000  // PendSV Clear Pending</span>
<a name="l00888"></a><a class="code" href="hw__nvic_8h.html#a0c3615140497bf7fd853e4d16be4abe1">00888</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_PENDSTSET 0x04000000  // SysTick Set Pending</span>
<a name="l00889"></a><a class="code" href="hw__nvic_8h.html#a4a5cc3e098ba46d4ab4715e8be3a6526">00889</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_PENDSTCLR 0x02000000  // SysTick Clear Pending</span>
<a name="l00890"></a><a class="code" href="hw__nvic_8h.html#a4cafbddb04b7e16060f80034819da1b9">00890</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_ISR_PRE   0x00800000  // Debug Interrupt Handling</span>
<a name="l00891"></a><a class="code" href="hw__nvic_8h.html#a8d14f6d2606a8f18bc16877b2d82aad5">00891</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_ISR_PEND  0x00400000  // Interrupt Pending</span>
<a name="l00892"></a><a class="code" href="hw__nvic_8h.html#a9331a9d03b8b4ed598d012162b0286ef">00892</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_M 0x000FF000  // Interrupt Pending Vector Number</span>
<a name="l00893"></a><a class="code" href="hw__nvic_8h.html#a796467f7c1843b2557881196027728b8">00893</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_NMI                                             \</span>
<a name="l00894"></a>00894 <span class="preprocessor">                                0x00002000  // NMI</span>
<a name="l00895"></a><a class="code" href="hw__nvic_8h.html#abb23557942d879eb1cb0f0fe14905d30">00895</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_HARD                                            \</span>
<a name="l00896"></a>00896 <span class="preprocessor">                                0x00003000  // Hard fault</span>
<a name="l00897"></a><a class="code" href="hw__nvic_8h.html#aeed718342a1ad1eb712a2756885abf38">00897</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_MEM                                             \</span>
<a name="l00898"></a>00898 <span class="preprocessor">                                0x00004000  // Memory management fault</span>
<a name="l00899"></a><a class="code" href="hw__nvic_8h.html#a34fee4d0da8221483d534ae11ba4c1ff">00899</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_BUS                                             \</span>
<a name="l00900"></a>00900 <span class="preprocessor">                                0x00005000  // Bus fault</span>
<a name="l00901"></a><a class="code" href="hw__nvic_8h.html#a3a38953202fab18e373ae6db2a93e88b">00901</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_USG                                             \</span>
<a name="l00902"></a>00902 <span class="preprocessor">                                0x00006000  // Usage fault</span>
<a name="l00903"></a><a class="code" href="hw__nvic_8h.html#ad08505932260d8f4ff1b4d59e48815f2">00903</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_SVC                                             \</span>
<a name="l00904"></a>00904 <span class="preprocessor">                                0x0000B000  // SVCall</span>
<a name="l00905"></a><a class="code" href="hw__nvic_8h.html#a6903a8af99fe1beb48d32f11b1f3a998">00905</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_PNDSV                                           \</span>
<a name="l00906"></a>00906 <span class="preprocessor">                                0x0000E000  // PendSV</span>
<a name="l00907"></a><a class="code" href="hw__nvic_8h.html#a0b6cccade7b93f34abd4cd0a2d1c7dba">00907</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_TICK                                            \</span>
<a name="l00908"></a>00908 <span class="preprocessor">                                0x0000F000  // SysTick</span>
<a name="l00909"></a><a class="code" href="hw__nvic_8h.html#a510e76288d6bc0ed64ad371b82b45090">00909</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_RET_BASE  0x00000800  // Return to Base</span>
<a name="l00910"></a><a class="code" href="hw__nvic_8h.html#af52d16e3f7b76c63b488a07d3a13bca8">00910</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_M 0x000000FF  // Interrupt Pending Vector Number</span>
<a name="l00911"></a><a class="code" href="hw__nvic_8h.html#ae6719482b0c5085d545ca978558fbee4">00911</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_S 0</span>
<a name="l00912"></a>00912 <span class="preprocessor"></span>
<a name="l00913"></a>00913 <span class="comment">//*****************************************************************************</span>
<a name="l00914"></a>00914 <span class="comment">//</span>
<a name="l00915"></a>00915 <span class="comment">// The following are defines for the bit fields in the NVIC_VTABLE register.</span>
<a name="l00916"></a>00916 <span class="comment">//</span>
<a name="l00917"></a>00917 <span class="comment">//*****************************************************************************</span>
<a name="l00918"></a><a class="code" href="hw__nvic_8h.html#aa19b56d6b03656c907687a7aef4e35d1">00918</a> <span class="preprocessor">#define NVIC_VTABLE_OFFSET_M    0xFFFFFC00  // Vector Table Offset</span>
<a name="l00919"></a><a class="code" href="hw__nvic_8h.html#abfced2f5369b0f99addb86cc423ec07a">00919</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_VTABLE_OFFSET_S    10</span>
<a name="l00920"></a>00920 <span class="preprocessor"></span>
<a name="l00921"></a>00921 <span class="comment">//*****************************************************************************</span>
<a name="l00922"></a>00922 <span class="comment">//</span>
<a name="l00923"></a>00923 <span class="comment">// The following are defines for the bit fields in the NVIC_APINT register.</span>
<a name="l00924"></a>00924 <span class="comment">//</span>
<a name="l00925"></a>00925 <span class="comment">//*****************************************************************************</span>
<a name="l00926"></a><a class="code" href="hw__nvic_8h.html#abdb75ec984c195e6492fbfbd981a301a">00926</a> <span class="preprocessor">#define NVIC_APINT_VECTKEY_M    0xFFFF0000  // Register Key</span>
<a name="l00927"></a><a class="code" href="hw__nvic_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07">00927</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_VECTKEY      0x05FA0000  // Vector key</span>
<a name="l00928"></a><a class="code" href="hw__nvic_8h.html#a2fdfa5b74886358f0926bcff4327ebe6">00928</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_ENDIANESS    0x00008000  // Data Endianess</span>
<a name="l00929"></a><a class="code" href="hw__nvic_8h.html#a4970dfbcacaf8173985203c951f60288">00929</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_M   0x00000700  // Interrupt Priority Grouping</span>
<a name="l00930"></a><a class="code" href="hw__nvic_8h.html#a4c20cdb00d945cf299cc9b2270375842">00930</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_7_1 0x00000000  // Priority group 7.1 split</span>
<a name="l00931"></a><a class="code" href="hw__nvic_8h.html#aba37a765e27b29821a86167fc75c4e22">00931</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_6_2 0x00000100  // Priority group 6.2 split</span>
<a name="l00932"></a><a class="code" href="hw__nvic_8h.html#a3bb123dc35313f7b853fc4fcdf26146b">00932</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_5_3 0x00000200  // Priority group 5.3 split</span>
<a name="l00933"></a><a class="code" href="hw__nvic_8h.html#a8c1bfe419a5bebf29ff436a02fb7f569">00933</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_4_4 0x00000300  // Priority group 4.4 split</span>
<a name="l00934"></a><a class="code" href="hw__nvic_8h.html#a150e0de63ded93548659cbc0fbbc0ca0">00934</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_3_5 0x00000400  // Priority group 3.5 split</span>
<a name="l00935"></a><a class="code" href="hw__nvic_8h.html#acc7c59a828f431bf3d85dc0e9ff1ce76">00935</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_2_6 0x00000500  // Priority group 2.6 split</span>
<a name="l00936"></a><a class="code" href="hw__nvic_8h.html#aaa94b5815f224b94855ebca859b0de03">00936</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_1_7 0x00000600  // Priority group 1.7 split</span>
<a name="l00937"></a><a class="code" href="hw__nvic_8h.html#ac116f6b231fe210300c947bb9c271427">00937</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_0_8 0x00000700  // Priority group 0.8 split</span>
<a name="l00938"></a><a class="code" href="hw__nvic_8h.html#a2622822940e2c6c4783085c6b4717213">00938</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_SYSRESETREQ  0x00000004  // System Reset Request</span>
<a name="l00939"></a><a class="code" href="hw__nvic_8h.html#a3464fffea8cddea997bdc6429d75bd34">00939</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_VECT_CLR_ACT 0x00000002  // Clear Active NMI / Fault</span>
<a name="l00940"></a><a class="code" href="hw__nvic_8h.html#ad41044daf3d4f4ea45a223754f309d2c">00940</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_APINT_VECT_RESET   0x00000001  // System Reset</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span>
<a name="l00942"></a>00942 <span class="comment">//*****************************************************************************</span>
<a name="l00943"></a>00943 <span class="comment">//</span>
<a name="l00944"></a>00944 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_CTRL register.</span>
<a name="l00945"></a>00945 <span class="comment">//</span>
<a name="l00946"></a>00946 <span class="comment">//*****************************************************************************</span>
<a name="l00947"></a><a class="code" href="hw__nvic_8h.html#a6ca1d1e673029659b8321da49bc8cbe0">00947</a> <span class="preprocessor">#define NVIC_SYS_CTRL_SEVONPEND 0x00000010  // Wake Up on Pending</span>
<a name="l00948"></a><a class="code" href="hw__nvic_8h.html#a903c1896b1acfbe0738b762c985dc62a">00948</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  // Deep Sleep Enable</span>
<a name="l00949"></a><a class="code" href="hw__nvic_8h.html#ac97f97481257b5dd597399fdec81f0e6">00949</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  // Sleep on ISR Exit</span>
<a name="l00950"></a>00950 <span class="preprocessor"></span>
<a name="l00951"></a>00951 <span class="comment">//*****************************************************************************</span>
<a name="l00952"></a>00952 <span class="comment">//</span>
<a name="l00953"></a>00953 <span class="comment">// The following are defines for the bit fields in the NVIC_CFG_CTRL register.</span>
<a name="l00954"></a>00954 <span class="comment">//</span>
<a name="l00955"></a>00955 <span class="comment">//*****************************************************************************</span>
<a name="l00956"></a><a class="code" href="hw__nvic_8h.html#ab32e0c534c4481591dda1fb003b6c2f5">00956</a> <span class="preprocessor">#define NVIC_CFG_CTRL_STKALIGN  0x00000200  // Stack Alignment on Exception</span>
<a name="l00957"></a>00957 <span class="preprocessor"></span>                                            <span class="comment">// Entry</span>
<a name="l00958"></a><a class="code" href="hw__nvic_8h.html#a1869b258a1afeac238e17c3798abb67e">00958</a> <span class="preprocessor">#define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  // Ignore Bus Fault in NMI and</span>
<a name="l00959"></a>00959 <span class="preprocessor"></span>                                            <span class="comment">// Fault</span>
<a name="l00960"></a><a class="code" href="hw__nvic_8h.html#a14cd61a6aba0b48de09d40c0ca63dbf4">00960</a> <span class="preprocessor">#define NVIC_CFG_CTRL_DIV0      0x00000010  // Trap on Divide by 0</span>
<a name="l00961"></a><a class="code" href="hw__nvic_8h.html#a15eb9ed24f96ac326984af2a9edf5109">00961</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_UNALIGNED 0x00000008  // Trap on Unaligned Access</span>
<a name="l00962"></a><a class="code" href="hw__nvic_8h.html#afdc61ea8d784e01fa067f5506e7b299f">00962</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  // Allow Main Interrupt Trigger</span>
<a name="l00963"></a><a class="code" href="hw__nvic_8h.html#ad24f8a206c8e542a828b0f2fe6926fd7">00963</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CFG_CTRL_BASE_THR  0x00000001  // Thread State Control</span>
<a name="l00964"></a>00964 <span class="preprocessor"></span>
<a name="l00965"></a>00965 <span class="comment">//*****************************************************************************</span>
<a name="l00966"></a>00966 <span class="comment">//</span>
<a name="l00967"></a>00967 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI1 register.</span>
<a name="l00968"></a>00968 <span class="comment">//</span>
<a name="l00969"></a>00969 <span class="comment">//*****************************************************************************</span>
<a name="l00970"></a><a class="code" href="hw__nvic_8h.html#a25cb1a6734458ae528c18111b6b2b5e8">00970</a> <span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_M   0x00E00000  // Usage Fault Priority</span>
<a name="l00971"></a><a class="code" href="hw__nvic_8h.html#ae3244e34df6e7bc445697890eb456a28">00971</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_BUS_M     0x0000E000  // Bus Fault Priority</span>
<a name="l00972"></a><a class="code" href="hw__nvic_8h.html#a331193db19210be1f15ec490e45d97fa">00972</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_MEM_M     0x000000E0  // Memory Management Fault Priority</span>
<a name="l00973"></a><a class="code" href="hw__nvic_8h.html#aa62e23f37d70b4a77b2536e511943b79">00973</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_S   21</span>
<a name="l00974"></a><a class="code" href="hw__nvic_8h.html#af16569882033ff712bca19d859f25631">00974</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_BUS_S     13</span>
<a name="l00975"></a><a class="code" href="hw__nvic_8h.html#acba61a2b03b4c8f5c0de3b83f87a2a52">00975</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI1_MEM_S     5</span>
<a name="l00976"></a>00976 <span class="preprocessor"></span>
<a name="l00977"></a>00977 <span class="comment">//*****************************************************************************</span>
<a name="l00978"></a>00978 <span class="comment">//</span>
<a name="l00979"></a>00979 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI2 register.</span>
<a name="l00980"></a>00980 <span class="comment">//</span>
<a name="l00981"></a>00981 <span class="comment">//*****************************************************************************</span>
<a name="l00982"></a><a class="code" href="hw__nvic_8h.html#ac701a8694bc2793f6bc5c5ab6a8955c5">00982</a> <span class="preprocessor">#define NVIC_SYS_PRI2_SVC_M     0xE0000000  // SVCall Priority</span>
<a name="l00983"></a><a class="code" href="hw__nvic_8h.html#a7453edee24350f9ab6f02fe8d3c51164">00983</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI2_SVC_S     29</span>
<a name="l00984"></a>00984 <span class="preprocessor"></span>
<a name="l00985"></a>00985 <span class="comment">//*****************************************************************************</span>
<a name="l00986"></a>00986 <span class="comment">//</span>
<a name="l00987"></a>00987 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI3 register.</span>
<a name="l00988"></a>00988 <span class="comment">//</span>
<a name="l00989"></a>00989 <span class="comment">//*****************************************************************************</span>
<a name="l00990"></a><a class="code" href="hw__nvic_8h.html#a12b94f108194f3410a4c62920740085a">00990</a> <span class="preprocessor">#define NVIC_SYS_PRI3_TICK_M    0xE0000000  // SysTick Exception Priority</span>
<a name="l00991"></a><a class="code" href="hw__nvic_8h.html#aa2febc5f704085c707b443817d7b5664">00991</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_M  0x00E00000  // PendSV Priority</span>
<a name="l00992"></a><a class="code" href="hw__nvic_8h.html#a10c5abff98d73354e897484ec22cc912">00992</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_M   0x000000E0  // Debug Priority</span>
<a name="l00993"></a><a class="code" href="hw__nvic_8h.html#aae97b0ece905880f0faa4cd03b7e3341">00993</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_TICK_S    29</span>
<a name="l00994"></a><a class="code" href="hw__nvic_8h.html#a1a9068daf1d3e385906ec3619cd2b31c">00994</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_S  21</span>
<a name="l00995"></a><a class="code" href="hw__nvic_8h.html#afe4a352626d64fe88f3e090d9081b76b">00995</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_S   5</span>
<a name="l00996"></a>00996 <span class="preprocessor"></span>
<a name="l00997"></a>00997 <span class="comment">//*****************************************************************************</span>
<a name="l00998"></a>00998 <span class="comment">//</span>
<a name="l00999"></a>00999 <span class="comment">// The following are defines for the bit fields in the NVIC_SYS_HND_CTRL</span>
<a name="l01000"></a>01000 <span class="comment">// register.</span>
<a name="l01001"></a>01001 <span class="comment">//</span>
<a name="l01002"></a>01002 <span class="comment">//*****************************************************************************</span>
<a name="l01003"></a><a class="code" href="hw__nvic_8h.html#a4404ef076d28cc5184330ff925aed0fe">01003</a> <span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGE 0x00040000  // Usage Fault Enable</span>
<a name="l01004"></a><a class="code" href="hw__nvic_8h.html#ab0a76135c843e96d0a0046fc38f4b135">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUS   0x00020000  // Bus Fault Enable</span>
<a name="l01005"></a><a class="code" href="hw__nvic_8h.html#a5a4d437f8a73736037b35f2a26ae31a7">01005</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEM   0x00010000  // Memory Management Fault Enable</span>
<a name="l01006"></a><a class="code" href="hw__nvic_8h.html#a855b2230fa8f04d9ce7dc314b428a04f">01006</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVC   0x00008000  // SVC Call Pending</span>
<a name="l01007"></a><a class="code" href="hw__nvic_8h.html#a70ae00083776d090625a8e50be09c36a">01007</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSP  0x00004000  // Bus Fault Pending</span>
<a name="l01008"></a><a class="code" href="hw__nvic_8h.html#a4cce4e9dbb0f14fdd2df8bff9529849a">01008</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMP  0x00002000  // Memory Management Fault Pending</span>
<a name="l01009"></a><a class="code" href="hw__nvic_8h.html#a2a841bd5cb026a23bf26e9241f6dc3da">01009</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGEP                                              \</span>
<a name="l01010"></a>01010 <span class="preprocessor">                                0x00001000  // Usage Fault Pending</span>
<a name="l01011"></a><a class="code" href="hw__nvic_8h.html#ac118b62e5c63234039699e0e3155f265">01011</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_TICK  0x00000800  // SysTick Exception Active</span>
<a name="l01012"></a><a class="code" href="hw__nvic_8h.html#a596387ccbab20d308ae147d26d8093a6">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  // PendSV Exception Active</span>
<a name="l01013"></a><a class="code" href="hw__nvic_8h.html#a53450265364f43bba5ee7b907fd8c549">01013</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MON   0x00000100  // Debug Monitor Active</span>
<a name="l01014"></a><a class="code" href="hw__nvic_8h.html#af890384f38ec8e1ca520668aae77ec70">01014</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVCA  0x00000080  // SVC Call Active</span>
<a name="l01015"></a><a class="code" href="hw__nvic_8h.html#a1a74c21e2f06ef1151e9b469caee07c5">01015</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_USGA  0x00000008  // Usage Fault Active</span>
<a name="l01016"></a><a class="code" href="hw__nvic_8h.html#a22cf67fc4b49be47cf607b193fd30b62">01016</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSA  0x00000002  // Bus Fault Active</span>
<a name="l01017"></a><a class="code" href="hw__nvic_8h.html#a386f1b7f7334f3e41dc8092532e25e14">01017</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMA  0x00000001  // Memory Management Fault Active</span>
<a name="l01018"></a>01018 <span class="preprocessor"></span>
<a name="l01019"></a>01019 <span class="comment">//*****************************************************************************</span>
<a name="l01020"></a>01020 <span class="comment">//</span>
<a name="l01021"></a>01021 <span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_STAT</span>
<a name="l01022"></a>01022 <span class="comment">// register.</span>
<a name="l01023"></a>01023 <span class="comment">//</span>
<a name="l01024"></a>01024 <span class="comment">//*****************************************************************************</span>
<a name="l01025"></a><a class="code" href="hw__nvic_8h.html#aa22ab061fbf699bd28c7e9bc62dc4ac7">01025</a> <span class="preprocessor">#define NVIC_FAULT_STAT_DIV0    0x02000000  // Divide-by-Zero Usage Fault</span>
<a name="l01026"></a><a class="code" href="hw__nvic_8h.html#aa4c7cfdd3b16dc0b506121751ff97d30">01026</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_UNALIGN 0x01000000  // Unaligned Access Usage Fault</span>
<a name="l01027"></a><a class="code" href="hw__nvic_8h.html#abbf5766e83674f476edb443ebd7ead33">01027</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_NOCP    0x00080000  // No Coprocessor Usage Fault</span>
<a name="l01028"></a><a class="code" href="hw__nvic_8h.html#a22250747c5a5766d86385ce1676c1285">01028</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_INVPC   0x00040000  // Invalid PC Load Usage Fault</span>
<a name="l01029"></a><a class="code" href="hw__nvic_8h.html#a94a63c0f3bd13d023d6ef7a89cabcb27">01029</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_INVSTAT 0x00020000  // Invalid State Usage Fault</span>
<a name="l01030"></a><a class="code" href="hw__nvic_8h.html#a405094e78348e4b7ec88a99b3bc19f55">01030</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_UNDEF   0x00010000  // Undefined Instruction Usage</span>
<a name="l01031"></a>01031 <span class="preprocessor"></span>                                            <span class="comment">// Fault</span>
<a name="l01032"></a><a class="code" href="hw__nvic_8h.html#a1302553e475e14b3d48603c6d7292e4c">01032</a> <span class="preprocessor">#define NVIC_FAULT_STAT_BFARV   0x00008000  // Bus Fault Address Register Valid</span>
<a name="l01033"></a><a class="code" href="hw__nvic_8h.html#a9171af393743dffc5c622e691506a74a">01033</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_BLSPERR 0x00002000  // Bus Fault on Floating-Point Lazy</span>
<a name="l01034"></a>01034 <span class="preprocessor"></span>                                            <span class="comment">// State Preservation</span>
<a name="l01035"></a><a class="code" href="hw__nvic_8h.html#ad7eb021aeb80d73d66ce10327359c9f5">01035</a> <span class="preprocessor">#define NVIC_FAULT_STAT_BSTKE   0x00001000  // Stack Bus Fault</span>
<a name="l01036"></a><a class="code" href="hw__nvic_8h.html#afce4986b60f095e667333c2361187758">01036</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_BUSTKE  0x00000800  // Unstack Bus Fault</span>
<a name="l01037"></a><a class="code" href="hw__nvic_8h.html#a2b992c7c6bf026b7b2c33e374aaa13c5">01037</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_IMPRE   0x00000400  // Imprecise Data Bus Error</span>
<a name="l01038"></a><a class="code" href="hw__nvic_8h.html#a8cb0eaf9f2a54f28d53d0515211d7db1">01038</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_PRECISE 0x00000200  // Precise Data Bus Error</span>
<a name="l01039"></a><a class="code" href="hw__nvic_8h.html#ae446b1a12ea885907d4290302abb5deb">01039</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_IBUS    0x00000100  // Instruction Bus Error</span>
<a name="l01040"></a><a class="code" href="hw__nvic_8h.html#a60ce559247c2c9409627ef57356f47a6">01040</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_MMARV   0x00000080  // Memory Management Fault Address</span>
<a name="l01041"></a>01041 <span class="preprocessor"></span>                                            <span class="comment">// Register Valid</span>
<a name="l01042"></a><a class="code" href="hw__nvic_8h.html#a4bbd8750b9f55d962657122d716aa5ee">01042</a> <span class="preprocessor">#define NVIC_FAULT_STAT_MLSPERR 0x00000020  // Memory Management Fault on</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span>                                            <span class="comment">// Floating-Point Lazy State</span>
<a name="l01044"></a>01044                                             <span class="comment">// Preservation</span>
<a name="l01045"></a><a class="code" href="hw__nvic_8h.html#aa844c4a34883625c80d65901739fb60e">01045</a> <span class="preprocessor">#define NVIC_FAULT_STAT_MSTKE   0x00000010  // Stack Access Violation</span>
<a name="l01046"></a><a class="code" href="hw__nvic_8h.html#a926440c3d39165000195fe4695009858">01046</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_MUSTKE  0x00000008  // Unstack Access Violation</span>
<a name="l01047"></a><a class="code" href="hw__nvic_8h.html#aee961d01ba76845940ede97f6f898fa0">01047</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_DERR    0x00000002  // Data Access Violation</span>
<a name="l01048"></a><a class="code" href="hw__nvic_8h.html#a791396e2c842ac801e9f1acd257180a1">01048</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_STAT_IERR    0x00000001  // Instruction Access Violation</span>
<a name="l01049"></a>01049 <span class="preprocessor"></span>
<a name="l01050"></a>01050 <span class="comment">//*****************************************************************************</span>
<a name="l01051"></a>01051 <span class="comment">//</span>
<a name="l01052"></a>01052 <span class="comment">// The following are defines for the bit fields in the NVIC_HFAULT_STAT</span>
<a name="l01053"></a>01053 <span class="comment">// register.</span>
<a name="l01054"></a>01054 <span class="comment">//</span>
<a name="l01055"></a>01055 <span class="comment">//*****************************************************************************</span>
<a name="l01056"></a><a class="code" href="hw__nvic_8h.html#ab879f6b7a23fb6bfb4938b559c531f7a">01056</a> <span class="preprocessor">#define NVIC_HFAULT_STAT_DBG    0x80000000  // Debug Event</span>
<a name="l01057"></a><a class="code" href="hw__nvic_8h.html#abf961de1b9d7adaa9b966e27c56f9efd">01057</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT_FORCED 0x40000000  // Forced Hard Fault</span>
<a name="l01058"></a><a class="code" href="hw__nvic_8h.html#ac576e2793abfb109bab98609e9491aa1">01058</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_HFAULT_STAT_VECT   0x00000002  // Vector Table Read Fault</span>
<a name="l01059"></a>01059 <span class="preprocessor"></span>
<a name="l01060"></a>01060 <span class="comment">//*****************************************************************************</span>
<a name="l01061"></a>01061 <span class="comment">//</span>
<a name="l01062"></a>01062 <span class="comment">// The following are defines for the bit fields in the NVIC_DEBUG_STAT</span>
<a name="l01063"></a>01063 <span class="comment">// register.</span>
<a name="l01064"></a>01064 <span class="comment">//</span>
<a name="l01065"></a>01065 <span class="comment">//*****************************************************************************</span>
<a name="l01066"></a><a class="code" href="hw__nvic_8h.html#a93f826da80120f07618b34762ee8452a">01066</a> <span class="preprocessor">#define NVIC_DEBUG_STAT_EXTRNL  0x00000010  // EDBGRQ asserted</span>
<a name="l01067"></a><a class="code" href="hw__nvic_8h.html#aa5d6dcab00e6eb72b3a68ee4f9f39daa">01067</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_VCATCH  0x00000008  // Vector catch</span>
<a name="l01068"></a><a class="code" href="hw__nvic_8h.html#a84886df51405342eece21a0478838433">01068</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  // DWT match</span>
<a name="l01069"></a><a class="code" href="hw__nvic_8h.html#a10ef7f7448aece944078a34fa20100e5">01069</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_BKPT    0x00000002  // Breakpoint instruction</span>
<a name="l01070"></a><a class="code" href="hw__nvic_8h.html#a7d8c3f15889213a0a8a667f22a35b37f">01070</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DEBUG_STAT_HALTED  0x00000001  // Halt request</span>
<a name="l01071"></a>01071 <span class="preprocessor"></span>
<a name="l01072"></a>01072 <span class="comment">//*****************************************************************************</span>
<a name="l01073"></a>01073 <span class="comment">//</span>
<a name="l01074"></a>01074 <span class="comment">// The following are defines for the bit fields in the NVIC_MM_ADDR register.</span>
<a name="l01075"></a>01075 <span class="comment">//</span>
<a name="l01076"></a>01076 <span class="comment">//*****************************************************************************</span>
<a name="l01077"></a><a class="code" href="hw__nvic_8h.html#ace7f1ad63582bbc8a8cda16fcfe474bd">01077</a> <span class="preprocessor">#define NVIC_MM_ADDR_M          0xFFFFFFFF  // Fault Address</span>
<a name="l01078"></a><a class="code" href="hw__nvic_8h.html#ae97e506a4c3a000404eba591e912292c">01078</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MM_ADDR_S          0</span>
<a name="l01079"></a>01079 <span class="preprocessor"></span>
<a name="l01080"></a>01080 <span class="comment">//*****************************************************************************</span>
<a name="l01081"></a>01081 <span class="comment">//</span>
<a name="l01082"></a>01082 <span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_ADDR</span>
<a name="l01083"></a>01083 <span class="comment">// register.</span>
<a name="l01084"></a>01084 <span class="comment">//</span>
<a name="l01085"></a>01085 <span class="comment">//*****************************************************************************</span>
<a name="l01086"></a><a class="code" href="hw__nvic_8h.html#aa7c2eb94b64c455ed85e02b8e2bb0f3c">01086</a> <span class="preprocessor">#define NVIC_FAULT_ADDR_M       0xFFFFFFFF  // Fault Address</span>
<a name="l01087"></a><a class="code" href="hw__nvic_8h.html#ac5a55dd1c82edcc1dd01451b6d31fa8a">01087</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FAULT_ADDR_S       0</span>
<a name="l01088"></a>01088 <span class="preprocessor"></span>
<a name="l01089"></a>01089 <span class="comment">//*****************************************************************************</span>
<a name="l01090"></a>01090 <span class="comment">//</span>
<a name="l01091"></a>01091 <span class="comment">// The following are defines for the bit fields in the NVIC_CPAC register.</span>
<a name="l01092"></a>01092 <span class="comment">//</span>
<a name="l01093"></a>01093 <span class="comment">//*****************************************************************************</span>
<a name="l01094"></a><a class="code" href="hw__nvic_8h.html#abcd859ac2e86cad778142f8db59b21f9">01094</a> <span class="preprocessor">#define NVIC_CPAC_CP11_M        0x00C00000  // CP11 Coprocessor Access</span>
<a name="l01095"></a>01095 <span class="preprocessor"></span>                                            <span class="comment">// Privilege</span>
<a name="l01096"></a><a class="code" href="hw__nvic_8h.html#ae4337a78fc974a7a92a8a435eb9c9c61">01096</a> <span class="preprocessor">#define NVIC_CPAC_CP11_DIS      0x00000000  // Access Denied</span>
<a name="l01097"></a><a class="code" href="hw__nvic_8h.html#aaef0dc52f85af57ad41f70df62e5fddd">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP11_PRIV     0x00400000  // Privileged Access Only</span>
<a name="l01098"></a><a class="code" href="hw__nvic_8h.html#af2889558ecc5566536815849f4a8ca5c">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP11_FULL     0x00C00000  // Full Access</span>
<a name="l01099"></a><a class="code" href="hw__nvic_8h.html#ad267418db5f42f903af5229f876f909d">01099</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP10_M        0x00300000  // CP10 Coprocessor Access</span>
<a name="l01100"></a>01100 <span class="preprocessor"></span>                                            <span class="comment">// Privilege</span>
<a name="l01101"></a><a class="code" href="hw__nvic_8h.html#a1844f032e95131316be8ed9b56c789c9">01101</a> <span class="preprocessor">#define NVIC_CPAC_CP10_DIS      0x00000000  // Access Denied</span>
<a name="l01102"></a><a class="code" href="hw__nvic_8h.html#a6c74863c6eb734e5f6bd0e07e62ecea4">01102</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP10_PRIV     0x00100000  // Privileged Access Only</span>
<a name="l01103"></a><a class="code" href="hw__nvic_8h.html#ae3a78e8b4d48e95b17d78c9206c63d3b">01103</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_CPAC_CP10_FULL     0x00300000  // Full Access</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span>
<a name="l01105"></a>01105 <span class="comment">//*****************************************************************************</span>
<a name="l01106"></a>01106 <span class="comment">//</span>
<a name="l01107"></a>01107 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_TYPE register.</span>
<a name="l01108"></a>01108 <span class="comment">//</span>
<a name="l01109"></a>01109 <span class="comment">//*****************************************************************************</span>
<a name="l01110"></a><a class="code" href="hw__nvic_8h.html#a3506773e833b91ca7bba7042fa0dfe5c">01110</a> <span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_M 0x00FF0000  // Number of I Regions</span>
<a name="l01111"></a><a class="code" href="hw__nvic_8h.html#adf9d1b6341d4d1328a37c0cdc78d160a">01111</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_M 0x0000FF00  // Number of D Regions</span>
<a name="l01112"></a><a class="code" href="hw__nvic_8h.html#a215bab0fc7546677996e7eca654b0658">01112</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_SEPARATE  0x00000001  // Separate or Unified MPU</span>
<a name="l01113"></a><a class="code" href="hw__nvic_8h.html#a8ca9c39453044485c47d0d78d9c9e3bf">01113</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_S 16</span>
<a name="l01114"></a><a class="code" href="hw__nvic_8h.html#a68af7d0238520f4f2fe971bdc91e566b">01114</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_S 8</span>
<a name="l01115"></a>01115 <span class="preprocessor"></span>
<a name="l01116"></a>01116 <span class="comment">//*****************************************************************************</span>
<a name="l01117"></a>01117 <span class="comment">//</span>
<a name="l01118"></a>01118 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_CTRL register.</span>
<a name="l01119"></a>01119 <span class="comment">//</span>
<a name="l01120"></a>01120 <span class="comment">//*****************************************************************************</span>
<a name="l01121"></a><a class="code" href="hw__nvic_8h.html#a69c4490fe60370a7c4a906e4f35817d0">01121</a> <span class="preprocessor">#define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004  // MPU Default Region</span>
<a name="l01122"></a><a class="code" href="hw__nvic_8h.html#ad0422fa5861700d445353afbecb5d66c">01122</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL_HFNMIENA  0x00000002  // MPU Enabled During Faults</span>
<a name="l01123"></a><a class="code" href="hw__nvic_8h.html#a22b49b0b74754a9bc96ac110f95b2f45">01123</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_CTRL_ENABLE    0x00000001  // MPU Enable</span>
<a name="l01124"></a>01124 <span class="preprocessor"></span>
<a name="l01125"></a>01125 <span class="comment">//*****************************************************************************</span>
<a name="l01126"></a>01126 <span class="comment">//</span>
<a name="l01127"></a>01127 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_NUMBER</span>
<a name="l01128"></a>01128 <span class="comment">// register.</span>
<a name="l01129"></a>01129 <span class="comment">//</span>
<a name="l01130"></a>01130 <span class="comment">//*****************************************************************************</span>
<a name="l01131"></a><a class="code" href="hw__nvic_8h.html#ab6d4c98fb1bd153bda12fb3f0333c62d">01131</a> <span class="preprocessor">#define NVIC_MPU_NUMBER_M       0x00000007  // MPU Region to Access</span>
<a name="l01132"></a><a class="code" href="hw__nvic_8h.html#a9943ff28a94bb332cabb47e01a79fa7f">01132</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_NUMBER_S       0</span>
<a name="l01133"></a>01133 <span class="preprocessor"></span>
<a name="l01134"></a>01134 <span class="comment">//*****************************************************************************</span>
<a name="l01135"></a>01135 <span class="comment">//</span>
<a name="l01136"></a>01136 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE register.</span>
<a name="l01137"></a>01137 <span class="comment">//</span>
<a name="l01138"></a>01138 <span class="comment">//*****************************************************************************</span>
<a name="l01139"></a><a class="code" href="hw__nvic_8h.html#a4b81d3f15160fc142808d9d136e1abe2">01139</a> <span class="preprocessor">#define NVIC_MPU_BASE_ADDR_M    0xFFFFFFE0  // Base Address Mask</span>
<a name="l01140"></a><a class="code" href="hw__nvic_8h.html#ac465a5bbc07ac6618a9d20ca0fa92bb4">01140</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_VALID     0x00000010  // Region Number Valid</span>
<a name="l01141"></a><a class="code" href="hw__nvic_8h.html#a184fe684102662ed4e2260e8d888a0b4">01141</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_REGION_M  0x00000007  // Region Number</span>
<a name="l01142"></a><a class="code" href="hw__nvic_8h.html#a0dcdc96094e8a171955012d1955504ac">01142</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_ADDR_S    5</span>
<a name="l01143"></a><a class="code" href="hw__nvic_8h.html#a698b0ae428668888743a4ffbdc952734">01143</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE_REGION_S  0</span>
<a name="l01144"></a>01144 <span class="preprocessor"></span>
<a name="l01145"></a>01145 <span class="comment">//*****************************************************************************</span>
<a name="l01146"></a>01146 <span class="comment">//</span>
<a name="l01147"></a>01147 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR register.</span>
<a name="l01148"></a>01148 <span class="comment">//</span>
<a name="l01149"></a>01149 <span class="comment">//*****************************************************************************</span>
<a name="l01150"></a><a class="code" href="hw__nvic_8h.html#a1b95c1b96b0d17b981770cdbc0d06184">01150</a> <span class="preprocessor">#define NVIC_MPU_ATTR_XN        0x10000000  // Instruction Access Disable</span>
<a name="l01151"></a><a class="code" href="hw__nvic_8h.html#ae4b7e5f635c8026914ba1acde3427683">01151</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_M      0x07000000  // Access Privilege</span>
<a name="l01152"></a><a class="code" href="hw__nvic_8h.html#aa567062e4c653abd02f4c9c9165106ae">01152</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_NO_NO  0x00000000  // prv: no access, usr: no access</span>
<a name="l01153"></a><a class="code" href="hw__nvic_8h.html#a500ca618f43da7a4ebc49ae86a5960a9">01153</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RW_NO  0x01000000  // prv: rw, usr: none</span>
<a name="l01154"></a><a class="code" href="hw__nvic_8h.html#a22048451ef41ab8e1272a04e2a98310a">01154</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RW_RO  0x02000000  // prv: rw, usr: read-only</span>
<a name="l01155"></a><a class="code" href="hw__nvic_8h.html#ad0f19f047362571e22dfc439dbda937b">01155</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RW_RW  0x03000000  // prv: rw, usr: rw</span>
<a name="l01156"></a><a class="code" href="hw__nvic_8h.html#a487c92de18ee49a528120ed0b39ec1d0">01156</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RO_NO  0x05000000  // prv: ro, usr: none</span>
<a name="l01157"></a><a class="code" href="hw__nvic_8h.html#a61852b7c95e02c1c235f76ba18065936">01157</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_RO_RO  0x06000000  // prv: ro, usr: ro</span>
<a name="l01158"></a><a class="code" href="hw__nvic_8h.html#a8fd5ec44512b3ccad91f78ce3b522bc9">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_TEX_M     0x00380000  // Type Extension Mask</span>
<a name="l01159"></a><a class="code" href="hw__nvic_8h.html#a51299e27596a801bd96d2696b50caf10">01159</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SHAREABLE 0x00040000  // Shareable</span>
<a name="l01160"></a><a class="code" href="hw__nvic_8h.html#a538036f9c4394e8538313e68dd00fffd">01160</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_CACHEABLE 0x00020000  // Cacheable</span>
<a name="l01161"></a><a class="code" href="hw__nvic_8h.html#a1310e6fcd8ad9dc6de1841c30890b3d2">01161</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_BUFFRABLE 0x00010000  // Bufferable</span>
<a name="l01162"></a><a class="code" href="hw__nvic_8h.html#a60eb747a8cc6f2539018e0340e09ae5a">01162</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_M     0x0000FF00  // Subregion Disable Bits</span>
<a name="l01163"></a><a class="code" href="hw__nvic_8h.html#a2f8d84d43a877f472ee223dd4c0d4178">01163</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_0     0x00000100  // Sub-region 0 disable</span>
<a name="l01164"></a><a class="code" href="hw__nvic_8h.html#a262b7253905755590d7aa8e9ef1e98f3">01164</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_1     0x00000200  // Sub-region 1 disable</span>
<a name="l01165"></a><a class="code" href="hw__nvic_8h.html#a1c5fa27fe899b9d4faedacb846a503a6">01165</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_2     0x00000400  // Sub-region 2 disable</span>
<a name="l01166"></a><a class="code" href="hw__nvic_8h.html#a206875860f88878ef51b00819b3fed64">01166</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_3     0x00000800  // Sub-region 3 disable</span>
<a name="l01167"></a><a class="code" href="hw__nvic_8h.html#a1328a7e8263c2b3e8226b53f1a539dbe">01167</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_4     0x00001000  // Sub-region 4 disable</span>
<a name="l01168"></a><a class="code" href="hw__nvic_8h.html#a9892e209e53e7b572d5661c121a3e884">01168</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_5     0x00002000  // Sub-region 5 disable</span>
<a name="l01169"></a><a class="code" href="hw__nvic_8h.html#a889aac4268a5d8306a58d4beb9658f3c">01169</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_6     0x00004000  // Sub-region 6 disable</span>
<a name="l01170"></a><a class="code" href="hw__nvic_8h.html#adeb6bebd5104be223ed84613b32c2cf9">01170</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_7     0x00008000  // Sub-region 7 disable</span>
<a name="l01171"></a><a class="code" href="hw__nvic_8h.html#a3b344bf97566e487ec79dd8215df3c09">01171</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_M    0x0000003E  // Region Size Mask</span>
<a name="l01172"></a><a class="code" href="hw__nvic_8h.html#a04942693dd008740330ec2c0aa08e7d8">01172</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_32B  0x00000008  // Region size 32 bytes</span>
<a name="l01173"></a><a class="code" href="hw__nvic_8h.html#ad03701a2918de1023db22499d15562b3">01173</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_64B  0x0000000A  // Region size 64 bytes</span>
<a name="l01174"></a><a class="code" href="hw__nvic_8h.html#aa581821c1eddd120bb12c785e66fa8b3">01174</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_128B 0x0000000C  // Region size 128 bytes</span>
<a name="l01175"></a><a class="code" href="hw__nvic_8h.html#ad8e28dbeb10b60b4c9a3889a21cacff7">01175</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_256B 0x0000000E  // Region size 256 bytes</span>
<a name="l01176"></a><a class="code" href="hw__nvic_8h.html#a833536001b2e922a1b0e55c221a47756">01176</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_512B 0x00000010  // Region size 512 bytes</span>
<a name="l01177"></a><a class="code" href="hw__nvic_8h.html#a430875cb3e581f3d0b0db8a0c4d4bf38">01177</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_1K   0x00000012  // Region size 1 Kbytes</span>
<a name="l01178"></a><a class="code" href="hw__nvic_8h.html#abe0ce92a968bae65e585a862bc5b8f35">01178</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_2K   0x00000014  // Region size 2 Kbytes</span>
<a name="l01179"></a><a class="code" href="hw__nvic_8h.html#a02b7cf114d53eacc54ded8bbde51a807">01179</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_4K   0x00000016  // Region size 4 Kbytes</span>
<a name="l01180"></a><a class="code" href="hw__nvic_8h.html#ae0baa679f5d7508ada09f4b21a682117">01180</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_8K   0x00000018  // Region size 8 Kbytes</span>
<a name="l01181"></a><a class="code" href="hw__nvic_8h.html#ad37caa08f4c54d51cb5010e7a658a648">01181</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_16K  0x0000001A  // Region size 16 Kbytes</span>
<a name="l01182"></a><a class="code" href="hw__nvic_8h.html#a78292fe33dac0a738caf08d406fbc442">01182</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_32K  0x0000001C  // Region size 32 Kbytes</span>
<a name="l01183"></a><a class="code" href="hw__nvic_8h.html#af7503d06174e34bc4d0555970037d8f2">01183</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_64K  0x0000001E  // Region size 64 Kbytes</span>
<a name="l01184"></a><a class="code" href="hw__nvic_8h.html#af57163a1d3098bb1c34cbb0d3e05e033">01184</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_128K 0x00000020  // Region size 128 Kbytes</span>
<a name="l01185"></a><a class="code" href="hw__nvic_8h.html#a28ddd80c3334bd5abc7f429319895546">01185</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_256K 0x00000022  // Region size 256 Kbytes</span>
<a name="l01186"></a><a class="code" href="hw__nvic_8h.html#a368e22233530b5cd487383e52a65b8b4">01186</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_512K 0x00000024  // Region size 512 Kbytes</span>
<a name="l01187"></a><a class="code" href="hw__nvic_8h.html#a80dffb0db2819effa8d37e06dc5c561a">01187</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_1M   0x00000026  // Region size 1 Mbytes</span>
<a name="l01188"></a><a class="code" href="hw__nvic_8h.html#acd97d6c4bc8762584ffbee193dff2116">01188</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_2M   0x00000028  // Region size 2 Mbytes</span>
<a name="l01189"></a><a class="code" href="hw__nvic_8h.html#a9f8ccd13bb66a5e07492557812c5fee8">01189</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_4M   0x0000002A  // Region size 4 Mbytes</span>
<a name="l01190"></a><a class="code" href="hw__nvic_8h.html#a6e7401b2d132d00bed58dfe9df41964e">01190</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_8M   0x0000002C  // Region size 8 Mbytes</span>
<a name="l01191"></a><a class="code" href="hw__nvic_8h.html#aa167915d86dbe11c5a08456c6ade82ad">01191</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_16M  0x0000002E  // Region size 16 Mbytes</span>
<a name="l01192"></a><a class="code" href="hw__nvic_8h.html#a47290c69ccc3ca9023f9f3412a605cff">01192</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_32M  0x00000030  // Region size 32 Mbytes</span>
<a name="l01193"></a><a class="code" href="hw__nvic_8h.html#a287d74fab5c5b6233440bb77ed5f99db">01193</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_64M  0x00000032  // Region size 64 Mbytes</span>
<a name="l01194"></a><a class="code" href="hw__nvic_8h.html#a4eb5df7671e9b8a45f080305d2c9f836">01194</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_128M 0x00000034  // Region size 128 Mbytes</span>
<a name="l01195"></a><a class="code" href="hw__nvic_8h.html#a9250dc18a09d7e8df288adc619a6ce93">01195</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_256M 0x00000036  // Region size 256 Mbytes</span>
<a name="l01196"></a><a class="code" href="hw__nvic_8h.html#a482f72a188473b10f737701dc225e540">01196</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_512M 0x00000038  // Region size 512 Mbytes</span>
<a name="l01197"></a><a class="code" href="hw__nvic_8h.html#a0c37011d01afefeb191592778a1427ee">01197</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_1G   0x0000003A  // Region size 1 Gbytes</span>
<a name="l01198"></a><a class="code" href="hw__nvic_8h.html#a178921a1324f199969443e527e6fefbd">01198</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_2G   0x0000003C  // Region size 2 Gbytes</span>
<a name="l01199"></a><a class="code" href="hw__nvic_8h.html#a759631c4805656eee20b4775cbad71e7">01199</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_4G   0x0000003E  // Region size 4 Gbytes</span>
<a name="l01200"></a><a class="code" href="hw__nvic_8h.html#aeda7a9221dedae07f1b41a94e5db8d76">01200</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR_ENABLE    0x00000001  // Region Enable</span>
<a name="l01201"></a>01201 <span class="preprocessor"></span>
<a name="l01202"></a>01202 <span class="comment">//*****************************************************************************</span>
<a name="l01203"></a>01203 <span class="comment">//</span>
<a name="l01204"></a>01204 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE1 register.</span>
<a name="l01205"></a>01205 <span class="comment">//</span>
<a name="l01206"></a>01206 <span class="comment">//*****************************************************************************</span>
<a name="l01207"></a><a class="code" href="hw__nvic_8h.html#a43ced3932ffacf784f33a93f182cbebb">01207</a> <span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_M   0xFFFFFFE0  // Base Address Mask</span>
<a name="l01208"></a><a class="code" href="hw__nvic_8h.html#a7870cb658ddb29b5e01ca687d8893686">01208</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1_VALID    0x00000010  // Region Number Valid</span>
<a name="l01209"></a><a class="code" href="hw__nvic_8h.html#ad42af1f25f8d453901e99857f7ab6a08">01209</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1_REGION_M 0x00000007  // Region Number</span>
<a name="l01210"></a><a class="code" href="hw__nvic_8h.html#a7cd4fc23ab27e4b10faa9e50c3d802dc">01210</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_S   5</span>
<a name="l01211"></a><a class="code" href="hw__nvic_8h.html#aaa03f8fc013706335151f87d3a0ac134">01211</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE1_REGION_S 0</span>
<a name="l01212"></a>01212 <span class="preprocessor"></span>
<a name="l01213"></a>01213 <span class="comment">//*****************************************************************************</span>
<a name="l01214"></a>01214 <span class="comment">//</span>
<a name="l01215"></a>01215 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR1 register.</span>
<a name="l01216"></a>01216 <span class="comment">//</span>
<a name="l01217"></a>01217 <span class="comment">//*****************************************************************************</span>
<a name="l01218"></a><a class="code" href="hw__nvic_8h.html#a29f4683cb9fcd3f5a46f683a71dcba02">01218</a> <span class="preprocessor">#define NVIC_MPU_ATTR1_XN       0x10000000  // Instruction Access Disable</span>
<a name="l01219"></a><a class="code" href="hw__nvic_8h.html#a7072e28c19fa336d1bb17132d0bff7c7">01219</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_AP_M     0x07000000  // Access Privilege</span>
<a name="l01220"></a><a class="code" href="hw__nvic_8h.html#a7b72e2b908fe0960c68a280ebbdffd32">01220</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_TEX_M    0x00380000  // Type Extension Mask</span>
<a name="l01221"></a><a class="code" href="hw__nvic_8h.html#ac68287e2d6d09c5b5d62da878fd83206">01221</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_SHAREABLE                                              \</span>
<a name="l01222"></a>01222 <span class="preprocessor">                                0x00040000  // Shareable</span>
<a name="l01223"></a><a class="code" href="hw__nvic_8h.html#aaa8f4f96178cf44e634e6326f3dad741">01223</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_CACHEABLE                                              \</span>
<a name="l01224"></a>01224 <span class="preprocessor">                                0x00020000  // Cacheable</span>
<a name="l01225"></a><a class="code" href="hw__nvic_8h.html#a4e3f30d0b230690339035526ff704e85">01225</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_BUFFRABLE                                              \</span>
<a name="l01226"></a>01226 <span class="preprocessor">                                0x00010000  // Bufferable</span>
<a name="l01227"></a><a class="code" href="hw__nvic_8h.html#a04dcd94c3b5631a44851a0f6e65002a7">01227</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_SRD_M    0x0000FF00  // Subregion Disable Bits</span>
<a name="l01228"></a><a class="code" href="hw__nvic_8h.html#a7ff870ff37dd559668f383a1ce53adc8">01228</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_SIZE_M   0x0000003E  // Region Size Mask</span>
<a name="l01229"></a><a class="code" href="hw__nvic_8h.html#a65c0f6fd50f8ee9106e758d8d0b86595">01229</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR1_ENABLE   0x00000001  // Region Enable</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span>
<a name="l01231"></a>01231 <span class="comment">//*****************************************************************************</span>
<a name="l01232"></a>01232 <span class="comment">//</span>
<a name="l01233"></a>01233 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE2 register.</span>
<a name="l01234"></a>01234 <span class="comment">//</span>
<a name="l01235"></a>01235 <span class="comment">//*****************************************************************************</span>
<a name="l01236"></a><a class="code" href="hw__nvic_8h.html#acba95fe8d6bf82f39b99e017246b3dae">01236</a> <span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_M   0xFFFFFFE0  // Base Address Mask</span>
<a name="l01237"></a><a class="code" href="hw__nvic_8h.html#a6d134baacbb39af311a88881d3a2cd72">01237</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE2_VALID    0x00000010  // Region Number Valid</span>
<a name="l01238"></a><a class="code" href="hw__nvic_8h.html#a601c0cca0f8c7747e377a9dd6893375b">01238</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE2_REGION_M 0x00000007  // Region Number</span>
<a name="l01239"></a><a class="code" href="hw__nvic_8h.html#a33f894b48f48e7c30ee31362bc12d8c9">01239</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_S   5</span>
<a name="l01240"></a><a class="code" href="hw__nvic_8h.html#af63a4f0aeaa6ad1e3e6a1c1152a26830">01240</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE2_REGION_S 0</span>
<a name="l01241"></a>01241 <span class="preprocessor"></span>
<a name="l01242"></a>01242 <span class="comment">//*****************************************************************************</span>
<a name="l01243"></a>01243 <span class="comment">//</span>
<a name="l01244"></a>01244 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR2 register.</span>
<a name="l01245"></a>01245 <span class="comment">//</span>
<a name="l01246"></a>01246 <span class="comment">//*****************************************************************************</span>
<a name="l01247"></a><a class="code" href="hw__nvic_8h.html#abf2734d028511db91b139f31c0ac1cc9">01247</a> <span class="preprocessor">#define NVIC_MPU_ATTR2_XN       0x10000000  // Instruction Access Disable</span>
<a name="l01248"></a><a class="code" href="hw__nvic_8h.html#a1ec5b4ab16369d31796f8858ac51df50">01248</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_AP_M     0x07000000  // Access Privilege</span>
<a name="l01249"></a><a class="code" href="hw__nvic_8h.html#a6d8a4af2b9d958c6048278fc65635fdf">01249</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_TEX_M    0x00380000  // Type Extension Mask</span>
<a name="l01250"></a><a class="code" href="hw__nvic_8h.html#a3f1fca4b87fd28eca5bb218486f7c20c">01250</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_SHAREABLE                                              \</span>
<a name="l01251"></a>01251 <span class="preprocessor">                                0x00040000  // Shareable</span>
<a name="l01252"></a><a class="code" href="hw__nvic_8h.html#accde39d4df78eee215ecfd31f0915a06">01252</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_CACHEABLE                                              \</span>
<a name="l01253"></a>01253 <span class="preprocessor">                                0x00020000  // Cacheable</span>
<a name="l01254"></a><a class="code" href="hw__nvic_8h.html#aaf3b2b436f156db870193537cb156d56">01254</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_BUFFRABLE                                              \</span>
<a name="l01255"></a>01255 <span class="preprocessor">                                0x00010000  // Bufferable</span>
<a name="l01256"></a><a class="code" href="hw__nvic_8h.html#abc84361c51526b645302b0e614b8748c">01256</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_SRD_M    0x0000FF00  // Subregion Disable Bits</span>
<a name="l01257"></a><a class="code" href="hw__nvic_8h.html#a35186d475ec634fbe6d0bd67840ea160">01257</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_SIZE_M   0x0000003E  // Region Size Mask</span>
<a name="l01258"></a><a class="code" href="hw__nvic_8h.html#ae70e63e1db7e033e431a636d46017e96">01258</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR2_ENABLE   0x00000001  // Region Enable</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span>
<a name="l01260"></a>01260 <span class="comment">//*****************************************************************************</span>
<a name="l01261"></a>01261 <span class="comment">//</span>
<a name="l01262"></a>01262 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE3 register.</span>
<a name="l01263"></a>01263 <span class="comment">//</span>
<a name="l01264"></a>01264 <span class="comment">//*****************************************************************************</span>
<a name="l01265"></a><a class="code" href="hw__nvic_8h.html#af89d2223118d0fac6ab77fd2968ed85f">01265</a> <span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_M   0xFFFFFFE0  // Base Address Mask</span>
<a name="l01266"></a><a class="code" href="hw__nvic_8h.html#aee49720701deacb73074fed3fea588d0">01266</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE3_VALID    0x00000010  // Region Number Valid</span>
<a name="l01267"></a><a class="code" href="hw__nvic_8h.html#a0be17d582c6a10af0041de9a7f5d84e6">01267</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE3_REGION_M 0x00000007  // Region Number</span>
<a name="l01268"></a><a class="code" href="hw__nvic_8h.html#a9834708490d4c969d64fdbd093176cff">01268</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_S   5</span>
<a name="l01269"></a><a class="code" href="hw__nvic_8h.html#a4b50590d57175359a1f166d194d0707e">01269</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_BASE3_REGION_S 0</span>
<a name="l01270"></a>01270 <span class="preprocessor"></span>
<a name="l01271"></a>01271 <span class="comment">//*****************************************************************************</span>
<a name="l01272"></a>01272 <span class="comment">//</span>
<a name="l01273"></a>01273 <span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR3 register.</span>
<a name="l01274"></a>01274 <span class="comment">//</span>
<a name="l01275"></a>01275 <span class="comment">//*****************************************************************************</span>
<a name="l01276"></a><a class="code" href="hw__nvic_8h.html#a3c8ae1006388b81876570e5019fb53c7">01276</a> <span class="preprocessor">#define NVIC_MPU_ATTR3_XN       0x10000000  // Instruction Access Disable</span>
<a name="l01277"></a><a class="code" href="hw__nvic_8h.html#af9a5c0c48528b56dd8137eb1b86c7aee">01277</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_AP_M     0x07000000  // Access Privilege</span>
<a name="l01278"></a><a class="code" href="hw__nvic_8h.html#a7ab0a8f9676ecdab81ec7e6de45d91ed">01278</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_TEX_M    0x00380000  // Type Extension Mask</span>
<a name="l01279"></a><a class="code" href="hw__nvic_8h.html#aef284e63d8717b1e4529328c1b83f1b6">01279</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_SHAREABLE                                              \</span>
<a name="l01280"></a>01280 <span class="preprocessor">                                0x00040000  // Shareable</span>
<a name="l01281"></a><a class="code" href="hw__nvic_8h.html#aeac9a463c85364f08f35e588dc827d6f">01281</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_CACHEABLE                                              \</span>
<a name="l01282"></a>01282 <span class="preprocessor">                                0x00020000  // Cacheable</span>
<a name="l01283"></a><a class="code" href="hw__nvic_8h.html#aae9cd68499c3e3a36a35868caa1ff057">01283</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_BUFFRABLE                                              \</span>
<a name="l01284"></a>01284 <span class="preprocessor">                                0x00010000  // Bufferable</span>
<a name="l01285"></a><a class="code" href="hw__nvic_8h.html#a23f7a294f288d903d288b135906e9359">01285</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_SRD_M    0x0000FF00  // Subregion Disable Bits</span>
<a name="l01286"></a><a class="code" href="hw__nvic_8h.html#ad233d82f2708cacbbb9795c61b1fc8e8">01286</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_SIZE_M   0x0000003E  // Region Size Mask</span>
<a name="l01287"></a><a class="code" href="hw__nvic_8h.html#ac242ad42416493eee2441185fef6f47c">01287</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_MPU_ATTR3_ENABLE   0x00000001  // Region Enable</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span>
<a name="l01289"></a>01289 <span class="comment">//*****************************************************************************</span>
<a name="l01290"></a>01290 <span class="comment">//</span>
<a name="l01291"></a>01291 <span class="comment">// The following are defines for the bit fields in the NVIC_DBG_CTRL register.</span>
<a name="l01292"></a>01292 <span class="comment">//</span>
<a name="l01293"></a>01293 <span class="comment">//*****************************************************************************</span>
<a name="l01294"></a><a class="code" href="hw__nvic_8h.html#a68296dafc8d10affd3c6e588f696f86d">01294</a> <span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  // Debug key mask</span>
<a name="l01295"></a><a class="code" href="hw__nvic_8h.html#a1d7d1d1d3bb2ada932675be4ccf9e962">01295</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  // Debug key</span>
<a name="l01296"></a><a class="code" href="hw__nvic_8h.html#a04815c31005662fe2819c1f6a8ba27d1">01296</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_RESET_ST                                              \</span>
<a name="l01297"></a>01297 <span class="preprocessor">                                0x02000000  // Core has reset since last read</span>
<a name="l01298"></a><a class="code" href="hw__nvic_8h.html#a43f6f9a141f548044d9181ea4c47314f">01298</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_RETIRE_ST                                             \</span>
<a name="l01299"></a>01299 <span class="preprocessor">                                0x01000000  // Core has executed insruction</span>
<a name="l01300"></a>01300 <span class="preprocessor"></span>                                            <span class="comment">// since last read</span>
<a name="l01301"></a><a class="code" href="hw__nvic_8h.html#a2f1360c10985414a24a3e46e219fbb03">01301</a> <span class="preprocessor">#define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  // Core is locked up</span>
<a name="l01302"></a><a class="code" href="hw__nvic_8h.html#a48bbe3c2c1fff2c341f8ee3e9c154f53">01302</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_SLEEP   0x00040000  // Core is sleeping</span>
<a name="l01303"></a><a class="code" href="hw__nvic_8h.html#ab819524d6bd02293be7c2bb5b959727a">01303</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_HALT    0x00020000  // Core status on halt</span>
<a name="l01304"></a><a class="code" href="hw__nvic_8h.html#a27ad53b5a892fc48fd54b7a8663fdd10">01304</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_REGRDY  0x00010000  // Register read/write available</span>
<a name="l01305"></a><a class="code" href="hw__nvic_8h.html#aa669ecb0aac456286ac2c8389cd0fb78">01305</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_SNAPSTALL                                             \</span>
<a name="l01306"></a>01306 <span class="preprocessor">                                0x00000020  // Breaks a stalled load/store</span>
<a name="l01307"></a><a class="code" href="hw__nvic_8h.html#af0f524f902e00e2eec94eb7340d1a075">01307</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_MASKINT 0x00000008  // Mask interrupts when stepping</span>
<a name="l01308"></a><a class="code" href="hw__nvic_8h.html#ae2a2710a24817515263cdc4c5646cc78">01308</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_STEP    0x00000004  // Step the core</span>
<a name="l01309"></a><a class="code" href="hw__nvic_8h.html#ae7323bdeddc13f4147467395181c61f0">01309</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_HALT    0x00000002  // Halt the core</span>
<a name="l01310"></a><a class="code" href="hw__nvic_8h.html#a1af3af0f4a87ee8e825af7db2ad4f5c7">01310</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  // Enable debug</span>
<a name="l01311"></a>01311 <span class="preprocessor"></span>
<a name="l01312"></a>01312 <span class="comment">//*****************************************************************************</span>
<a name="l01313"></a>01313 <span class="comment">//</span>
<a name="l01314"></a>01314 <span class="comment">// The following are defines for the bit fields in the NVIC_DBG_XFER register.</span>
<a name="l01315"></a>01315 <span class="comment">//</span>
<a name="l01316"></a>01316 <span class="comment">//*****************************************************************************</span>
<a name="l01317"></a><a class="code" href="hw__nvic_8h.html#a4363f1b140a394d4546d87362b35184a">01317</a> <span class="preprocessor">#define NVIC_DBG_XFER_REG_WNR   0x00010000  // Write or not read</span>
<a name="l01318"></a><a class="code" href="hw__nvic_8h.html#a25010782401aab47a2474c99f2ea8673">01318</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  // Register</span>
<a name="l01319"></a><a class="code" href="hw__nvic_8h.html#ab9e8cd85a9488bc73409d050b9d3a648">01319</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R0    0x00000000  // Register R0</span>
<a name="l01320"></a><a class="code" href="hw__nvic_8h.html#a8026cfbb9852c4cb7da0124aa85df72d">01320</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R1    0x00000001  // Register R1</span>
<a name="l01321"></a><a class="code" href="hw__nvic_8h.html#af06d0ea539ab300ffa668a4fd172309e">01321</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R2    0x00000002  // Register R2</span>
<a name="l01322"></a><a class="code" href="hw__nvic_8h.html#ad38998f1fea0b8d62e626c4caf1a5fab">01322</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R3    0x00000003  // Register R3</span>
<a name="l01323"></a><a class="code" href="hw__nvic_8h.html#aa80f0a13fcb7960f061754eaf0dfd0f8">01323</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R4    0x00000004  // Register R4</span>
<a name="l01324"></a><a class="code" href="hw__nvic_8h.html#a17e0e693d8086e0e6c4f570f0dc5c113">01324</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R5    0x00000005  // Register R5</span>
<a name="l01325"></a><a class="code" href="hw__nvic_8h.html#a6ee33902166d49c898ec83bf81336163">01325</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R6    0x00000006  // Register R6</span>
<a name="l01326"></a><a class="code" href="hw__nvic_8h.html#a0f0032145d66b2ed4d804db4c01db6d3">01326</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R7    0x00000007  // Register R7</span>
<a name="l01327"></a><a class="code" href="hw__nvic_8h.html#a5e396ebcbd71892549bce816caf87c19">01327</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R8    0x00000008  // Register R8</span>
<a name="l01328"></a><a class="code" href="hw__nvic_8h.html#ae9cca789967314c66aef84e7a0e70dbe">01328</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R9    0x00000009  // Register R9</span>
<a name="l01329"></a><a class="code" href="hw__nvic_8h.html#aa34dba18d01d2f93c0cafeaf09b0ee2e">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R10   0x0000000A  // Register R10</span>
<a name="l01330"></a><a class="code" href="hw__nvic_8h.html#aa4c9f09dd8ffaf69be69e04ec46c320c">01330</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R11   0x0000000B  // Register R11</span>
<a name="l01331"></a><a class="code" href="hw__nvic_8h.html#af9553a2acf5a29d7afb8ff1aac08bc9c">01331</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R12   0x0000000C  // Register R12</span>
<a name="l01332"></a><a class="code" href="hw__nvic_8h.html#aeb358bbb64f7f9748996d1338a35ebdc">01332</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R13   0x0000000D  // Register R13</span>
<a name="l01333"></a><a class="code" href="hw__nvic_8h.html#aeb4a50fc2afe7a778bac0b9b8c9b5477">01333</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R14   0x0000000E  // Register R14</span>
<a name="l01334"></a><a class="code" href="hw__nvic_8h.html#a27d827589e847679e6826a0d94e0db04">01334</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R15   0x0000000F  // Register R15</span>
<a name="l01335"></a><a class="code" href="hw__nvic_8h.html#a168f663bfbdea55098aa87b939c58efa">01335</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_FLAGS 0x00000010  // xPSR/Flags register</span>
<a name="l01336"></a><a class="code" href="hw__nvic_8h.html#ad727a0344f2d55b102e6b9b38da91f50">01336</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_MSP   0x00000011  // Main SP</span>
<a name="l01337"></a><a class="code" href="hw__nvic_8h.html#ac5755dacfce4b36503224958efdcb962">01337</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_PSP   0x00000012  // Process SP</span>
<a name="l01338"></a><a class="code" href="hw__nvic_8h.html#ac9609aae9e21381fc11b2724a45ef795">01338</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_DSP   0x00000013  // Deep SP</span>
<a name="l01339"></a><a class="code" href="hw__nvic_8h.html#ae7ebfc31bb5afd5421d860dd154bb564">01339</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_CFBP  0x00000014  // Control/Fault/BasePri/PriMask</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span>
<a name="l01341"></a>01341 <span class="comment">//*****************************************************************************</span>
<a name="l01342"></a>01342 <span class="comment">//</span>
<a name="l01343"></a>01343 <span class="comment">// The following are defines for the bit fields in the NVIC_DBG_DATA register.</span>
<a name="l01344"></a>01344 <span class="comment">//</span>
<a name="l01345"></a>01345 <span class="comment">//*****************************************************************************</span>
<a name="l01346"></a><a class="code" href="hw__nvic_8h.html#a6e4738712ea442101639a01d747ea507">01346</a> <span class="preprocessor">#define NVIC_DBG_DATA_M         0xFFFFFFFF  // Data temporary cache</span>
<a name="l01347"></a><a class="code" href="hw__nvic_8h.html#a279868e1852f9eb9495a2f77069e8476">01347</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_DATA_S         0</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span>
<a name="l01349"></a>01349 <span class="comment">//*****************************************************************************</span>
<a name="l01350"></a>01350 <span class="comment">//</span>
<a name="l01351"></a>01351 <span class="comment">// The following are defines for the bit fields in the NVIC_DBG_INT register.</span>
<a name="l01352"></a>01352 <span class="comment">//</span>
<a name="l01353"></a>01353 <span class="comment">//*****************************************************************************</span>
<a name="l01354"></a><a class="code" href="hw__nvic_8h.html#a0ca3971456db78338e5ec4a016fb3d7d">01354</a> <span class="preprocessor">#define NVIC_DBG_INT_HARDERR    0x00000400  // Debug trap on hard fault</span>
<a name="l01355"></a><a class="code" href="hw__nvic_8h.html#af8cae2b8bd8ecf494e5936a0d5282882">01355</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_INTERR     0x00000200  // Debug trap on interrupt errors</span>
<a name="l01356"></a><a class="code" href="hw__nvic_8h.html#ad356c275a10a10f48addefd3deedb467">01356</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_BUSERR     0x00000100  // Debug trap on bus error</span>
<a name="l01357"></a><a class="code" href="hw__nvic_8h.html#a1f5482a1c39293c456220007e2f84548">01357</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_STATERR    0x00000080  // Debug trap on usage fault state</span>
<a name="l01358"></a><a class="code" href="hw__nvic_8h.html#a2ca97da8b4964ec35f159f0796e3a42c">01358</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_CHKERR     0x00000040  // Debug trap on usage fault check</span>
<a name="l01359"></a><a class="code" href="hw__nvic_8h.html#a67a25fad3318cec5e95698759837d0a8">01359</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_NOCPERR    0x00000020  // Debug trap on coprocessor error</span>
<a name="l01360"></a><a class="code" href="hw__nvic_8h.html#a762f7d796550d52054f6527de2e57c01">01360</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_MMERR      0x00000010  // Debug trap on mem manage fault</span>
<a name="l01361"></a><a class="code" href="hw__nvic_8h.html#a8ded69b901d927ff3dac8863a190fe21">01361</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RESET      0x00000008  // Core reset status</span>
<a name="l01362"></a><a class="code" href="hw__nvic_8h.html#a2a9437627040bc316ee111994c766de7">01362</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RSTPENDCLR 0x00000004  // Clear pending core reset</span>
<a name="l01363"></a><a class="code" href="hw__nvic_8h.html#a28c92f14c9d7ec05fc41a8e86538bc81">01363</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RSTPENDING 0x00000002  // Core reset is pending</span>
<a name="l01364"></a><a class="code" href="hw__nvic_8h.html#a15e3344e9fa3a95506c85220e961553a">01364</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_DBG_INT_RSTVCATCH  0x00000001  // Reset vector catch</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span>
<a name="l01366"></a>01366 <span class="comment">//*****************************************************************************</span>
<a name="l01367"></a>01367 <span class="comment">//</span>
<a name="l01368"></a>01368 <span class="comment">// The following are defines for the bit fields in the NVIC_SW_TRIG register.</span>
<a name="l01369"></a>01369 <span class="comment">//</span>
<a name="l01370"></a>01370 <span class="comment">//*****************************************************************************</span>
<a name="l01371"></a><a class="code" href="hw__nvic_8h.html#a70d5b6689b24a1fa39bb2e42423f4976">01371</a> <span class="preprocessor">#define NVIC_SW_TRIG_INTID_M    0x000000FF  // Interrupt ID</span>
<a name="l01372"></a><a class="code" href="hw__nvic_8h.html#a5f102ef013275994a118fc7f99dd9637">01372</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_SW_TRIG_INTID_S    0</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span>
<a name="l01374"></a>01374 <span class="comment">//*****************************************************************************</span>
<a name="l01375"></a>01375 <span class="comment">//</span>
<a name="l01376"></a>01376 <span class="comment">// The following are defines for the bit fields in the NVIC_FPCC register.</span>
<a name="l01377"></a>01377 <span class="comment">//</span>
<a name="l01378"></a>01378 <span class="comment">//*****************************************************************************</span>
<a name="l01379"></a><a class="code" href="hw__nvic_8h.html#a831d8a5dde4fa7fb3b3b7a7d7b324fad">01379</a> <span class="preprocessor">#define NVIC_FPCC_ASPEN         0x80000000  // Automatic State Preservation</span>
<a name="l01380"></a>01380 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l01381"></a><a class="code" href="hw__nvic_8h.html#ad8cb3d19d0e95f658a16b06185b55340">01381</a> <span class="preprocessor">#define NVIC_FPCC_LSPEN         0x40000000  // Lazy State Preservation Enable</span>
<a name="l01382"></a><a class="code" href="hw__nvic_8h.html#a447b88dde60e27814f1fc0168be16428">01382</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_MONRDY        0x00000100  // Monitor Ready</span>
<a name="l01383"></a><a class="code" href="hw__nvic_8h.html#a5cb2405ba90aee8ea5a07f7822c2714d">01383</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_BFRDY         0x00000040  // Bus Fault Ready</span>
<a name="l01384"></a><a class="code" href="hw__nvic_8h.html#a634ee7a2fe8f458a11a57cdbe8824ccf">01384</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_MMRDY         0x00000020  // Memory Management Fault Ready</span>
<a name="l01385"></a><a class="code" href="hw__nvic_8h.html#a8eeeea1e591058d72e4d07580f9baf42">01385</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_HFRDY         0x00000010  // Hard Fault Ready</span>
<a name="l01386"></a><a class="code" href="hw__nvic_8h.html#a7176f0448ba0ba556f72954086c99692">01386</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_THREAD        0x00000008  // Thread Mode</span>
<a name="l01387"></a><a class="code" href="hw__nvic_8h.html#a8e7123d79721492797e66f713909e937">01387</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_USER          0x00000002  // User Privilege Level</span>
<a name="l01388"></a><a class="code" href="hw__nvic_8h.html#afefaf92d05cedfe66610d57c4b650ba8">01388</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCC_LSPACT        0x00000001  // Lazy State Preservation Active</span>
<a name="l01389"></a>01389 <span class="preprocessor"></span>
<a name="l01390"></a>01390 <span class="comment">//*****************************************************************************</span>
<a name="l01391"></a>01391 <span class="comment">//</span>
<a name="l01392"></a>01392 <span class="comment">// The following are defines for the bit fields in the NVIC_FPCA register.</span>
<a name="l01393"></a>01393 <span class="comment">//</span>
<a name="l01394"></a>01394 <span class="comment">//*****************************************************************************</span>
<a name="l01395"></a><a class="code" href="hw__nvic_8h.html#a1c6b72a60006f56b3cd95cbb34e4a4e2">01395</a> <span class="preprocessor">#define NVIC_FPCA_ADDRESS_M     0xFFFFFFF8  // Address</span>
<a name="l01396"></a><a class="code" href="hw__nvic_8h.html#acfe4bca29fc6a9ad514f2cd75f7bf09a">01396</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPCA_ADDRESS_S     3</span>
<a name="l01397"></a>01397 <span class="preprocessor"></span>
<a name="l01398"></a>01398 <span class="comment">//*****************************************************************************</span>
<a name="l01399"></a>01399 <span class="comment">//</span>
<a name="l01400"></a>01400 <span class="comment">// The following are defines for the bit fields in the NVIC_FPDSC register.</span>
<a name="l01401"></a>01401 <span class="comment">//</span>
<a name="l01402"></a>01402 <span class="comment">//*****************************************************************************</span>
<a name="l01403"></a><a class="code" href="hw__nvic_8h.html#a7dce814dc2f7197b2d03d48bf5799e86">01403</a> <span class="preprocessor">#define NVIC_FPDSC_AHP          0x04000000  // AHP Bit Default</span>
<a name="l01404"></a><a class="code" href="hw__nvic_8h.html#a659660ab1554f1a2921033fb6cb2a660">01404</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_DN           0x02000000  // DN Bit Default</span>
<a name="l01405"></a><a class="code" href="hw__nvic_8h.html#afde0188e0885a5f4d62ea5ed0e79a2b8">01405</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_FZ           0x01000000  // FZ Bit Default</span>
<a name="l01406"></a><a class="code" href="hw__nvic_8h.html#ac79308335aa4534c6309c2cb22cf29cc">01406</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_M      0x00C00000  // RMODE Bit Default</span>
<a name="l01407"></a><a class="code" href="hw__nvic_8h.html#a1034c37388f775ae4957e4898c5bb368">01407</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_RN     0x00000000  // Round to Nearest (RN) mode</span>
<a name="l01408"></a><a class="code" href="hw__nvic_8h.html#a06a9e046759815abfee6411e911b6058">01408</a> <span class="preprocessor"></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_RP     0x00400000  // Round towards Plus Infinity (RP)</span>
<a name="l01409"></a>01409 <span class="preprocessor"></span>                                            <span class="comment">// mode</span>
<a name="l01410"></a><a class="code" href="hw__nvic_8h.html#a4d88e29efa21697f69c424d8e1ef7d9d">01410</a> <span class="preprocessor">#define NVIC_FPDSC_RMODE_RM     0x00800000  // Round towards Minus Infinity</span>
<a name="l01411"></a>01411 <span class="preprocessor"></span>                                            <span class="comment">// (RM) mode</span>
<a name="l01412"></a><a class="code" href="hw__nvic_8h.html#a2dd9839afba8e666045bc7d27bb9274f">01412</a> <span class="preprocessor">#define NVIC_FPDSC_RMODE_RZ     0x00C00000  // Round towards Zero (RZ) mode</span>
<a name="l01413"></a>01413 <span class="preprocessor"></span>
<a name="l01414"></a>01414 <span class="preprocessor">#endif // __HW_NVIC_H__</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="hw__nvic_8h.html">hw_nvic.h</a>      </li>

    <li class="footer">Generated on Tue Jan 27 2015 21:45:31 for EE 445M by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
