library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity testbench_1 is 
end; 

architecture sim of testbench_1 is 

	component full_adder_4bit is
    port(a: in std_logic_vector(3 downto 0);
         b: in std_logic_vector(3 downto 0);
         cin: in std_logic;
         sum: out std_logic_vector(3 downto 0);
         cout: out std_logic);
end component;

signal a,b,cin,cout: std_logic;

begin 
	dut: full_adder_4bit map(a,b,cin,cout):
process begin 

a(0)<= '0';a(1)<= '0';a(2)<= '0';a(3)<= '0';b(0)<= '0';b(1)<= '0';b(2)<= '0';b(3)<= '0';cin(0); wait for 10 ns;	
