[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ElabIf/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/ElabIf/dut.sv".

[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/ElabIf/dut.sv".

[WRN:PA0205] ${SURELOG_DIR}/tests/ElabIf/dut.sv:1:1: No timescale set for "top".

[WRN:PA0205] ${SURELOG_DIR}/tests/ElabIf/dut.sv:6:1: No timescale set for "assigner".

[WRN:PA0205] ${SURELOG_DIR}/tests/ElabIf/dut.sv:13:1: No timescale set for "middleman".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ElabIf/dut.sv:6:1: Compile module "work@assigner".

[INF:CP0303] ${SURELOG_DIR}/tests/ElabIf/dut.sv:13:1: Compile module "work@middleman".

[INF:CP0303] ${SURELOG_DIR}/tests/ElabIf/dut.sv:1:1: Compile module "work@top".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/ElabIf/dut.sv:9:3: Compile generate block "work@top.mdl1.asgn.genblk2".

[INF:CP0335] ${SURELOG_DIR}/tests/ElabIf/dut.sv:7:3: Compile generate block "work@top.mdl0.asgn.genblk1".

[NTE:EL0503] ${SURELOG_DIR}/tests/ElabIf/dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  2
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              21
cont_assign                                            4
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
function                                               9
gen_if                                                 2
gen_scope                                              4
gen_scope_array                                        4
int_typespec                                          15
int_var                                                4
io_decl                                               11
logic_net                                              2
logic_var                                              1
module_inst                                           16
operation                                              5
package                                                2
param_assign                                           6
parameter                                              6
ref_module                                             3
ref_obj                                               10
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  2
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              21
cont_assign                                            6
design                                                 1
enum_const                                            10
enum_typespec                                          2
enum_var                                               1
function                                              18
gen_if                                                 2
gen_scope                                              6
gen_scope_array                                        6
int_typespec                                          15
int_var                                                4
io_decl                                               22
logic_net                                              2
logic_var                                              1
module_inst                                           16
operation                                              6
package                                                2
param_assign                                           6
parameter                                              6
ref_module                                             3
ref_obj                                               14
task                                                  18
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ElabIf/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ElabIf/slpp_unit/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ElabIf/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
|uhdmtopPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (work@top)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiTop:1
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new)
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiParent:
      \_function: (work@mailbox::new)
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@mailbox::num)
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put)
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put)
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_put)
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get)
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get)
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_get)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek)
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_task: (work@mailbox::peek)
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek)
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message)
      |vpiParent:
      \_function: (work@mailbox::try_peek)
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state)
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED)
      |vpiParent:
      \_enum_typespec: (state)
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self)
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv
  |vpiMethod:
  \_function: (work@process::status)
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: 
      |vpiTypespec:
      \_enum_typespec: (state)
        |vpiParent:
        \_class_defn: (work@process), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED)
          |vpiName:FINISHED
          |INT:0
          |vpiDecompile:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING)
          |vpiName:RUNNING
          |INT:1
          |vpiDecompile:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING)
          |vpiName:WAITING
          |INT:2
          |vpiDecompile:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED)
          |vpiName:SUSPENDED
          |INT:3
          |vpiDecompile:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED)
          |vpiName:KILLED
          |INT:4
          |vpiDecompile:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill)
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await)
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend)
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume)
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new)
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore), file:${SURELOG_DIR}/tests/ElabIf/builtin.sv
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::new)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::put)
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::put)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_task: (work@semaphore::get)
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_task: (work@semaphore::get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
  |vpiMethod:
  \_function: (work@semaphore::try_get)
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: 
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiParent:
      \_function: (work@semaphore::try_get)
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: 
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_int_typespec: 
        |vpiSigned:1
|uhdmallModules:
\_module_inst: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@assigner
  |vpiParameter:
  \_parameter: (work@assigner.invert), line:6:29, endln:6:35
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:invert
    |vpiFullName:work@assigner.invert
  |vpiParamAssign:
  \_param_assign: , line:6:29, endln:6:39
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |vpiRhs:
    \_constant: , line:6:38, endln:6:39
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@assigner.invert), line:6:29, endln:6:35
  |vpiDefName:work@assigner
  |vpiGenStmt:
  \_gen_if: , line:7:3, endln:7:5
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |vpiCondition:
    \_operation: , line:7:7, endln:7:14
      |vpiOpType:3
      |vpiOperand:
      \_ref_obj: (invert), line:7:8, endln:7:14
        |vpiParent:
        \_operation: , line:7:7, endln:7:14
        |vpiName:invert
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_cont_assign: , line:8:12, endln:8:21
        |vpiRhs:
        \_ref_obj: (inp), line:8:18, endln:8:21
          |vpiParent:
          \_cont_assign: , line:8:12, endln:8:21
          |vpiName:inp
          |vpiActual:
          \_logic_net: (inp)
        |vpiLhs:
        \_ref_obj: (out), line:8:12, endln:8:15
          |vpiParent:
          \_cont_assign: , line:8:12, endln:8:21
          |vpiName:out
          |vpiActual:
          \_logic_net: (out)
  |vpiGenStmt:
  \_gen_if: , line:9:3, endln:9:5
    |vpiParent:
    \_module_inst: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
    |vpiCondition:
    \_ref_obj: (invert), line:9:7, endln:9:13
      |vpiName:invert
    |vpiStmt:
    \_begin: 
      |vpiStmt:
      \_cont_assign: , line:10:12, endln:10:22
        |vpiRhs:
        \_operation: , line:10:18, endln:10:22
          |vpiParent:
          \_cont_assign: , line:10:12, endln:10:22
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (inp), line:10:19, endln:10:22
            |vpiParent:
            \_operation: , line:10:18, endln:10:22
            |vpiName:inp
            |vpiActual:
            \_logic_net: (inp)
        |vpiLhs:
        \_ref_obj: (out), line:10:12, endln:10:15
          |vpiParent:
          \_cont_assign: , line:10:12, endln:10:22
          |vpiName:out
          |vpiActual:
          \_logic_net: (out)
|uhdmallModules:
\_module_inst: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@middleman
  |vpiParameter:
  \_parameter: (work@middleman.invert), line:13:30, endln:13:36
    |vpiParent:
    \_module_inst: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
    |UINT:0
    |vpiTypespec:
    \_int_typespec: 
    |vpiName:invert
    |vpiFullName:work@middleman.invert
  |vpiParamAssign:
  \_param_assign: , line:13:30, endln:13:40
    |vpiParent:
    \_module_inst: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
    |vpiRhs:
    \_constant: , line:13:39, endln:13:40
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@middleman.invert), line:13:30, endln:13:36
  |vpiDefName:work@middleman
  |vpiRefModule:
  \_ref_module: work@assigner (asgn), line:14:32, endln:14:36
    |vpiParent:
    \_module_inst: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
    |vpiName:asgn
    |vpiDefName:work@assigner
    |vpiActual:
    \_module_inst: work@assigner (work@assigner), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:6:1, endln:11:10
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiRefModule:
  \_ref_module: work@middleman (mdl1), line:2:28, endln:2:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
    |vpiName:mdl1
    |vpiDefName:work@middleman
    |vpiActual:
    \_module_inst: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
  |vpiRefModule:
  \_ref_module: work@middleman (mdl0), line:3:28, endln:3:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
    |vpiName:mdl0
    |vpiDefName:work@middleman
    |vpiActual:
    \_module_inst: work@middleman (work@middleman), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:13:1, endln:15:10
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@middleman (work@top.mdl1), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:2:4, endln:2:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
    |vpiName:mdl1
    |vpiFullName:work@top.mdl1
    |vpiParameter:
    \_parameter: (work@top.mdl1.invert), line:13:30, endln:13:36
      |vpiParent:
      \_module_inst: work@middleman (work@top.mdl1), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:2:4, endln:2:35
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@top.mdl1.invert), line:13:30, endln:13:36
      |vpiName:invert
      |vpiFullName:work@top.mdl1.invert
    |vpiParamAssign:
    \_param_assign: , line:13:30, endln:13:40
      |vpiParent:
      \_module_inst: work@middleman (work@top.mdl1), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:2:4, endln:2:35
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:13:39, endln:13:40
        |vpiDecompile:1
        |vpiSize:32
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.mdl1.invert), line:13:30, endln:13:36
    |vpiDefName:work@middleman
    |vpiDefFile:${SURELOG_DIR}/tests/ElabIf/dut.sv
    |vpiDefLineNo:13
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
    |vpiModule:
    \_module_inst: work@assigner (work@top.mdl1.asgn), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:14:4, endln:14:39
      |vpiParent:
      \_module_inst: work@middleman (work@top.mdl1), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:2:4, endln:2:35
      |vpiName:asgn
      |vpiFullName:work@top.mdl1.asgn
      |vpiParameter:
      \_parameter: (work@top.mdl1.asgn.invert), line:6:29, endln:6:35
        |vpiParent:
        \_module_inst: work@assigner (work@top.mdl1.asgn), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:14:4, endln:14:39
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
          |vpiParent:
          \_parameter: (work@top.mdl1.asgn.invert), line:6:29, endln:6:35
        |vpiName:invert
        |vpiFullName:work@top.mdl1.asgn.invert
      |vpiParamAssign:
      \_param_assign: , line:6:29, endln:6:39
        |vpiParent:
        \_module_inst: work@assigner (work@top.mdl1.asgn), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:14:4, endln:14:39
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:6:38, endln:6:39
          |vpiDecompile:1
          |vpiSize:32
          |UINT:1
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.mdl1.asgn.invert), line:6:29, endln:6:35
      |vpiDefName:work@assigner
      |vpiDefFile:${SURELOG_DIR}/tests/ElabIf/dut.sv
      |vpiDefLineNo:6
      |vpiNet:
      \_logic_net: (out)
        |vpiName:out
        |vpiNetType:1
      |vpiNet:
      \_logic_net: (inp)
        |vpiName:inp
        |vpiNetType:1
      |vpiInstance:
      \_module_inst: work@middleman (work@top.mdl1), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:2:4, endln:2:35
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.mdl1.asgn.genblk2), line:9:3, endln:10:23
        |vpiParent:
        \_module_inst: work@assigner (work@top.mdl1.asgn), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:14:4, endln:14:39
        |vpiName:genblk2
        |vpiFullName:work@top.mdl1.asgn.genblk2
        |vpiGenScope:
        \_gen_scope: (work@top.mdl1.asgn.genblk2)
          |vpiParent:
          \_gen_scope_array: (work@top.mdl1.asgn.genblk2), line:9:3, endln:10:23
          |vpiFullName:work@top.mdl1.asgn.genblk2
          |vpiContAssign:
          \_cont_assign: , line:10:12, endln:10:22
            |vpiParent:
            \_gen_scope: (work@top.mdl1.asgn.genblk2)
            |vpiRhs:
            \_operation: , line:10:18, endln:10:22
              |vpiParent:
              \_cont_assign: , line:10:12, endln:10:22
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (work@top.mdl1.asgn.genblk2.inp), line:10:19, endln:10:22
                |vpiParent:
                \_operation: , line:10:18, endln:10:22
                |vpiName:inp
                |vpiFullName:work@top.mdl1.asgn.genblk2.inp
                |vpiActual:
                \_logic_net: (inp)
            |vpiLhs:
            \_ref_obj: (work@top.mdl1.asgn.genblk2.out), line:10:12, endln:10:15
              |vpiParent:
              \_cont_assign: , line:10:12, endln:10:22
              |vpiName:out
              |vpiFullName:work@top.mdl1.asgn.genblk2.out
              |vpiActual:
              \_logic_net: (out)
  |vpiModule:
  \_module_inst: work@middleman (work@top.mdl0), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:3:4, endln:3:35
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
    |vpiName:mdl0
    |vpiFullName:work@top.mdl0
    |vpiParameter:
    \_parameter: (work@top.mdl0.invert), line:13:30, endln:13:36
      |vpiParent:
      \_module_inst: work@middleman (work@top.mdl0), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:3:4, endln:3:35
      |UINT:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiParent:
        \_parameter: (work@top.mdl0.invert), line:13:30, endln:13:36
      |vpiName:invert
      |vpiFullName:work@top.mdl0.invert
    |vpiParamAssign:
    \_param_assign: , line:13:30, endln:13:40
      |vpiParent:
      \_module_inst: work@middleman (work@top.mdl0), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:3:4, endln:3:35
      |vpiOverriden:1
      |vpiRhs:
      \_constant: , line:13:39, endln:13:40
        |vpiDecompile:0
        |vpiSize:32
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiConstType:9
      |vpiLhs:
      \_parameter: (work@top.mdl0.invert), line:13:30, endln:13:36
    |vpiDefName:work@middleman
    |vpiDefFile:${SURELOG_DIR}/tests/ElabIf/dut.sv
    |vpiDefLineNo:13
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:1:1, endln:4:10
    |vpiModule:
    \_module_inst: work@assigner (work@top.mdl0.asgn), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:14:4, endln:14:39
      |vpiParent:
      \_module_inst: work@middleman (work@top.mdl0), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:3:4, endln:3:35
      |vpiName:asgn
      |vpiFullName:work@top.mdl0.asgn
      |vpiParameter:
      \_parameter: (work@top.mdl0.asgn.invert), line:6:29, endln:6:35
        |vpiParent:
        \_module_inst: work@assigner (work@top.mdl0.asgn), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:14:4, endln:14:39
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
          |vpiParent:
          \_parameter: (work@top.mdl0.asgn.invert), line:6:29, endln:6:35
        |vpiName:invert
        |vpiFullName:work@top.mdl0.asgn.invert
      |vpiParamAssign:
      \_param_assign: , line:6:29, endln:6:39
        |vpiParent:
        \_module_inst: work@assigner (work@top.mdl0.asgn), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:14:4, endln:14:39
        |vpiOverriden:1
        |vpiRhs:
        \_constant: , line:6:38, endln:6:39
          |vpiDecompile:0
          |vpiSize:32
          |UINT:0
          |vpiTypespec:
          \_int_typespec: 
          |vpiConstType:9
        |vpiLhs:
        \_parameter: (work@top.mdl0.asgn.invert), line:6:29, endln:6:35
      |vpiDefName:work@assigner
      |vpiDefFile:${SURELOG_DIR}/tests/ElabIf/dut.sv
      |vpiDefLineNo:6
      |vpiInstance:
      \_module_inst: work@middleman (work@top.mdl0), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:3:4, endln:3:35
      |vpiGenScopeArray:
      \_gen_scope_array: (work@top.mdl0.asgn.genblk1), line:7:3, endln:8:22
        |vpiParent:
        \_module_inst: work@assigner (work@top.mdl0.asgn), file:${SURELOG_DIR}/tests/ElabIf/dut.sv, line:14:4, endln:14:39
        |vpiName:genblk1
        |vpiFullName:work@top.mdl0.asgn.genblk1
        |vpiGenScope:
        \_gen_scope: (work@top.mdl0.asgn.genblk1)
          |vpiParent:
          \_gen_scope_array: (work@top.mdl0.asgn.genblk1), line:7:3, endln:8:22
          |vpiFullName:work@top.mdl0.asgn.genblk1
          |vpiContAssign:
          \_cont_assign: , line:8:12, endln:8:21
            |vpiParent:
            \_gen_scope: (work@top.mdl0.asgn.genblk1)
            |vpiRhs:
            \_ref_obj: (work@top.mdl0.asgn.genblk1.inp), line:8:18, endln:8:21
              |vpiParent:
              \_cont_assign: , line:8:12, endln:8:21
              |vpiName:inp
              |vpiFullName:work@top.mdl0.asgn.genblk1.inp
            |vpiLhs:
            \_ref_obj: (work@top.mdl0.asgn.genblk1.out), line:8:12, endln:8:15
              |vpiParent:
              \_cont_assign: , line:8:12, endln:8:21
              |vpiName:out
              |vpiFullName:work@top.mdl0.asgn.genblk1.out
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ElabIf/dut.sv | ${SURELOG_DIR}/build/regression/ElabIf/roundtrip/dut_000.sv | 7 | 15 |