$date
	Fri Sep 26 19:54:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 8 ! mar_out [7:0] $end
$var reg 16 " bus [15:0] $end
$var reg 1 # clk $end
$var reg 1 $ mar_write $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 16 & bus [15:0] $end
$var wire 1 # clk $end
$var wire 1 $ mar_write $end
$var wire 1 % rst $end
$var reg 8 ' mar_out [7:0] $end
$var reg 8 ( mar_out_nxt [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx (
bx '
b0 &
0%
0$
0#
b0 "
bx !
$end
#5000
1#
#10000
0#
#12000
1%
#15000
b0 (
b0 !
b0 '
1#
#20000
0#
0%
#21000
b1001010 "
b1001010 &
#23000
b1001010 (
1$
#25000
b1001010 !
b1001010 '
1#
#28000
0$
#30000
0#
#35000
1#
#40000
0#
#45000
1#
#50000
0#
#55000
1#
#60000
0#
#65000
1#
#70000
0#
#75000
1#
#80000
0#
#85000
1#
#90000
0#
#95000
1#
#100000
0#
