Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Dec  8 18:07:16 2023
| Host         : bsibgatullin-ThinkPad-E14-Gen-2 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sha256_wrap_timing_summary_routed.rpt -pb sha256_wrap_timing_summary_routed.pb -rpx sha256_wrap_timing_summary_routed.rpx -warn_on_violation
| Design       : sha256_wrap
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1829)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5466)
5. checking no_input_delay (43)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1829)
---------------------------
 There are 1829 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5466)
---------------------------------------------------
 There are 5466 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (43)
-------------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5498          inf        0.000                      0                 5498           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5498 Endpoints
Min Delay          5498 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            read_data[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.363ns  (logic 3.817ns (20.784%)  route 14.547ns (79.216%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    L20                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  address_IBUF[1]_inst/O
                         net (fo=221, routed)         7.066     7.959    address_IBUF[1]
    SLICE_X20Y103        LUT6 (Prop_lut6_I2_O)        0.105     8.064 r  read_data_OBUF[20]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.064    read_data_OBUF[20]_inst_i_7_n_0
    SLICE_X20Y103        MUXF7 (Prop_muxf7_I1_O)      0.178     8.242 r  read_data_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.813     9.055    read_data_OBUF[20]_inst_i_3_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I4_O)        0.241     9.296 r  read_data_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           6.668    15.964    read_data_OBUF[20]
    R1                   OBUF (Prop_obuf_I_O)         2.399    18.363 r  read_data_OBUF[20]_inst/O
                         net (fo=0)                   0.000    18.363    read_data[20]
    R1                                                                r  read_data[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            read_data[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.662ns  (logic 3.909ns (22.134%)  route 13.753ns (77.866%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    L24                  IBUF (Prop_ibuf_I_O)         0.907     0.907 r  address_IBUF[0]_inst/O
                         net (fo=193, routed)         6.088     6.995    address_IBUF[0]
    SLICE_X4Y88          LUT6 (Prop_lut6_I4_O)        0.105     7.100 r  read_data_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.000     7.100    read_data_OBUF[10]_inst_i_11_n_0
    SLICE_X4Y88          MUXF7 (Prop_muxf7_I1_O)      0.182     7.282 r  read_data_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.282    read_data_OBUF[10]_inst_i_5_n_0
    SLICE_X4Y88          MUXF8 (Prop_muxf8_I1_O)      0.079     7.361 r  read_data_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           1.054     8.415    read_data_OBUF[10]_inst_i_2_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I1_O)        0.264     8.679 r  read_data_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           6.611    15.290    read_data_OBUF[10]
    T5                   OBUF (Prop_obuf_I_O)         2.373    17.662 r  read_data_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.662    read_data[10]
    T5                                                                r  read_data[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            read_data[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.657ns  (logic 3.816ns (21.613%)  route 13.841ns (78.387%))
  Logic Levels:           5  (IBUF=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    L20                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  address_IBUF[1]_inst/O
                         net (fo=221, routed)         6.918     7.811    address_IBUF[1]
    SLICE_X19Y103        LUT6 (Prop_lut6_I2_O)        0.105     7.916 r  read_data_OBUF[24]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.916    read_data_OBUF[24]_inst_i_5_n_0
    SLICE_X19Y103        MUXF7 (Prop_muxf7_I1_O)      0.182     8.098 r  read_data_OBUF[24]_inst_i_2/O
                         net (fo=1, routed)           0.404     8.502    read_data_OBUF[24]_inst_i_2_n_0
    SLICE_X19Y108        LUT6 (Prop_lut6_I1_O)        0.252     8.754 r  read_data_OBUF[24]_inst_i_1/O
                         net (fo=1, routed)           6.519    15.273    read_data_OBUF[24]
    R3                   OBUF (Prop_obuf_I_O)         2.384    17.657 r  read_data_OBUF[24]_inst/O
                         net (fo=0)                   0.000    17.657    read_data[24]
    R3                                                                r  read_data[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            read_data[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.639ns  (logic 3.793ns (21.503%)  route 13.846ns (78.497%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    L24                  IBUF (Prop_ibuf_I_O)         0.907     0.907 r  address_IBUF[0]_inst/O
                         net (fo=193, routed)         6.533     7.440    address_IBUF[0]
    SLICE_X17Y97         MUXF7 (Prop_muxf7_S_O)       0.227     7.667 r  read_data_OBUF[14]_inst_i_3/O
                         net (fo=1, routed)           0.701     8.368    read_data_OBUF[14]_inst_i_3_n_0
    SLICE_X15Y103        LUT6 (Prop_lut6_I4_O)        0.252     8.620 r  read_data_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           6.612    15.232    read_data_OBUF[14]
    U2                   OBUF (Prop_obuf_I_O)         2.407    17.639 r  read_data_OBUF[14]_inst/O
                         net (fo=0)                   0.000    17.639    read_data[14]
    U2                                                                r  read_data[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            read_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.630ns  (logic 3.876ns (21.985%)  route 13.754ns (78.015%))
  Logic Levels:           6  (IBUF=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    L20                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  address_IBUF[1]_inst/O
                         net (fo=221, routed)         5.329     6.223    address_IBUF[1]
    SLICE_X16Y90         LUT6 (Prop_lut6_I2_O)        0.105     6.328 r  read_data_OBUF[2]_inst_i_15/O
                         net (fo=1, routed)           0.000     6.328    read_data_OBUF[2]_inst_i_15_n_0
    SLICE_X16Y90         MUXF7 (Prop_muxf7_I0_O)      0.173     6.501 r  read_data_OBUF[2]_inst_i_10/O
                         net (fo=1, routed)           0.672     7.173    read_data_OBUF[2]_inst_i_10_n_0
    SLICE_X13Y90         LUT6 (Prop_lut6_I5_O)        0.241     7.414 r  read_data_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.927     8.340    read_data_OBUF[2]_inst_i_7_n_0
    SLICE_X9Y92          LUT6 (Prop_lut6_I5_O)        0.105     8.445 r  read_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.826    15.271    read_data_OBUF[2]
    T8                   OBUF (Prop_obuf_I_O)         2.359    17.630 r  read_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.630    read_data[2]
    T8                                                                r  read_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            read_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.606ns  (logic 3.835ns (21.782%)  route 13.771ns (78.218%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    M20                  IBUF (Prop_ibuf_I_O)         0.891     0.891 r  address_IBUF[2]_inst/O
                         net (fo=160, routed)         5.924     6.814    address_IBUF[2]
    SLICE_X3Y83          MUXF7 (Prop_muxf7_S_O)       0.246     7.060 r  read_data_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.060    read_data_OBUF[5]_inst_i_6_n_0
    SLICE_X3Y83          MUXF8 (Prop_muxf8_I0_O)      0.085     7.145 r  read_data_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           1.311     8.456    read_data_OBUF[5]_inst_i_3_n_0
    SLICE_X19Y90         LUT6 (Prop_lut6_I4_O)        0.264     8.720 r  read_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.536    15.256    read_data_OBUF[5]
    P8                   OBUF (Prop_obuf_I_O)         2.349    17.606 r  read_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.606    read_data[5]
    P8                                                                r  read_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            read_data[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.605ns  (logic 3.762ns (21.370%)  route 13.843ns (78.630%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L24                                               0.000     0.000 r  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    L24                  IBUF (Prop_ibuf_I_O)         0.907     0.907 r  address_IBUF[0]_inst/O
                         net (fo=193, routed)         5.564     6.471    address_IBUF[0]
    SLICE_X19Y91         MUXF7 (Prop_muxf7_S_O)       0.227     6.698 r  read_data_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.963     7.661    read_data_OBUF[8]_inst_i_3_n_0
    SLICE_X8Y92          LUT6 (Prop_lut6_I2_O)        0.252     7.913 r  read_data_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           7.316    15.228    read_data_OBUF[8]
    U6                   OBUF (Prop_obuf_I_O)         2.376    17.605 r  read_data_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.605    read_data[8]
    U6                                                                r  read_data[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            read_data[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.492ns  (logic 3.826ns (21.871%)  route 13.666ns (78.129%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    L20                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  address_IBUF[1]_inst/O
                         net (fo=221, routed)         7.188     8.082    address_IBUF[1]
    SLICE_X21Y101        LUT6 (Prop_lut6_I2_O)        0.105     8.187 r  read_data_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.000     8.187    read_data_OBUF[16]_inst_i_5_n_0
    SLICE_X21Y101        MUXF7 (Prop_muxf7_I1_O)      0.182     8.369 r  read_data_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           0.401     8.770    read_data_OBUF[16]_inst_i_2_n_0
    SLICE_X21Y106        LUT5 (Prop_lut5_I1_O)        0.252     9.022 r  read_data_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           6.077    15.099    read_data_OBUF[16]
    T2                   OBUF (Prop_obuf_I_O)         2.393    17.492 r  read_data_OBUF[16]_inst/O
                         net (fo=0)                   0.000    17.492    read_data[16]
    T2                                                                r  read_data[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            read_data[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.246ns  (logic 3.919ns (22.725%)  route 13.327ns (77.275%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    M20                  IBUF (Prop_ibuf_I_O)         0.891     0.891 r  address_IBUF[2]_inst/O
                         net (fo=160, routed)         4.698     5.589    address_IBUF[2]
    SLICE_X8Y92          LUT5 (Prop_lut5_I3_O)        0.105     5.694 r  read_data_OBUF[29]_inst_i_5/O
                         net (fo=13, routed)          0.987     6.681    read_data_OBUF[29]_inst_i_5_n_0
    SLICE_X12Y90         LUT5 (Prop_lut5_I0_O)        0.277     6.958 r  read_data_OBUF[31]_inst_i_2/O
                         net (fo=16, routed)          1.284     8.242    read_data_OBUF[31]_inst_i_2_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I5_O)        0.264     8.506 r  read_data_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           6.357    14.863    read_data_OBUF[25]
    N2                   OBUF (Prop_obuf_I_O)         2.383    17.246 r  read_data_OBUF[25]_inst/O
                         net (fo=0)                   0.000    17.246    read_data[25]
    N2                                                                r  read_data[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[2]
                            (input port)
  Destination:            read_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.196ns  (logic 3.835ns (22.304%)  route 13.360ns (77.696%))
  Logic Levels:           5  (IBUF=1 LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  address[2] (IN)
                         net (fo=0)                   0.000     0.000    address[2]
    M20                  IBUF (Prop_ibuf_I_O)         0.891     0.891 r  address_IBUF[2]_inst/O
                         net (fo=160, routed)         5.833     6.724    address_IBUF[2]
    SLICE_X4Y82          MUXF7 (Prop_muxf7_S_O)       0.227     6.951 r  read_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     6.951    read_data_OBUF[7]_inst_i_7_n_0
    SLICE_X4Y82          MUXF8 (Prop_muxf8_I1_O)      0.079     7.030 r  read_data_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           1.068     8.097    read_data_OBUF[7]_inst_i_3_n_0
    SLICE_X17Y90         LUT5 (Prop_lut5_I4_O)        0.264     8.361 r  read_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.460    14.821    read_data_OBUF[7]
    U5                   OBUF (Prop_obuf_I_O)         2.375    17.196 r  read_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.196    read_data[7]
    U5                                                                r  read_data[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut/w_mem_inst/w_mem_reg_reg[13][20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/w_mem_inst/w_mem_reg_reg[12][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (75.032%)  route 0.062ns (24.968%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE                         0.000     0.000 r  dut/w_mem_inst/w_mem_reg_reg[13][20]/C
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/w_mem_inst/w_mem_reg_reg[13][20]/Q
                         net (fo=2, routed)           0.062     0.203    dut/w_mem_inst/w_mem_reg_reg[13]_0[20]
    SLICE_X6Y102         LUT6 (Prop_lut6_I3_O)        0.045     0.248 r  dut/w_mem_inst/w_mem_reg[12][20]_i_1/O
                         net (fo=1, routed)           0.000     0.248    dut/w_mem_inst/w_mem12[20]
    SLICE_X6Y102         FDCE                                         r  dut/w_mem_inst/w_mem_reg_reg[12][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/w_mem_inst/w_mem_reg_reg[3][14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/w_mem_inst/w_mem_reg_reg[2][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.651%)  route 0.063ns (25.349%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE                         0.000     0.000 r  dut/w_mem_inst/w_mem_reg_reg[3][14]/C
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/w_mem_inst/w_mem_reg_reg[3][14]/Q
                         net (fo=2, routed)           0.063     0.204    dut/w_mem_inst/w_mem_reg_reg[3]_10[14]
    SLICE_X1Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.249 r  dut/w_mem_inst/w_mem_reg[2][14]_i_1/O
                         net (fo=1, routed)           0.000     0.249    dut/w_mem_inst/w_mem02[14]
    SLICE_X1Y88          FDCE                                         r  dut/w_mem_inst/w_mem_reg_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/w_mem_inst/w_mem_reg_reg[15][16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/w_mem_inst/w_mem_reg_reg[14][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.559%)  route 0.063ns (25.441%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE                         0.000     0.000 r  dut/w_mem_inst/w_mem_reg_reg[15][16]/C
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/w_mem_inst/w_mem_reg_reg[15][16]/Q
                         net (fo=2, routed)           0.063     0.204    dut/w_mem_inst/w_mem_reg_reg[15]_13[16]
    SLICE_X5Y97          LUT6 (Prop_lut6_I3_O)        0.045     0.249 r  dut/w_mem_inst/w_mem_reg[14][16]_i_1/O
                         net (fo=1, routed)           0.000     0.249    dut/w_mem_inst/w_mem14[16]
    SLICE_X5Y97          FDCE                                         r  dut/w_mem_inst/w_mem_reg_reg[14][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_reg_reg[12][14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/w_mem_inst/w_mem_reg_reg[12][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDCE                         0.000     0.000 r  block_reg_reg[12][14]/C
    SLICE_X3Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  block_reg_reg[12][14]/Q
                         net (fo=2, routed)           0.065     0.206    dut/w_mem_inst/core_block[110]
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.045     0.251 r  dut/w_mem_inst/w_mem_reg[12][14]_i_1/O
                         net (fo=1, routed)           0.000     0.251    dut/w_mem_inst/w_mem12[14]
    SLICE_X2Y89          FDCE                                         r  dut/w_mem_inst/w_mem_reg_reg[12][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/w_mem_inst/w_mem_reg_reg[4][16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/w_mem_inst/w_mem_reg_reg[3][16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDCE                         0.000     0.000 r  dut/w_mem_inst/w_mem_reg_reg[4][16]/C
    SLICE_X3Y98          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/w_mem_inst/w_mem_reg_reg[4][16]/Q
                         net (fo=2, routed)           0.065     0.206    dut/w_mem_inst/w_mem_reg_reg[4]_9[16]
    SLICE_X2Y98          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  dut/w_mem_inst/w_mem_reg[3][16]_i_1/O
                         net (fo=1, routed)           0.000     0.251    dut/w_mem_inst/w_mem03[16]
    SLICE_X2Y98          FDCE                                         r  dut/w_mem_inst/w_mem_reg_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/w_mem_inst/w_mem_reg_reg[11][12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/w_mem_inst/w_mem_reg_reg[10][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.891%)  route 0.066ns (26.109%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE                         0.000     0.000 r  dut/w_mem_inst/w_mem_reg_reg[11][12]/C
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/w_mem_inst/w_mem_reg_reg[11][12]/Q
                         net (fo=2, routed)           0.066     0.207    dut/w_mem_inst/w_mem_reg_reg[11]_2[12]
    SLICE_X2Y91          LUT6 (Prop_lut6_I3_O)        0.045     0.252 r  dut/w_mem_inst/w_mem_reg[10][12]_i_1/O
                         net (fo=1, routed)           0.000     0.252    dut/w_mem_inst/w_mem10[12]
    SLICE_X2Y91          FDCE                                         r  dut/w_mem_inst/w_mem_reg_reg[10][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/w_mem_inst/w_mem_reg_reg[2][14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/w_mem_inst/w_mem_reg_reg[1][14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.186ns (73.589%)  route 0.067ns (26.411%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDCE                         0.000     0.000 r  dut/w_mem_inst/w_mem_reg_reg[2][14]/C
    SLICE_X1Y88          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/w_mem_inst/w_mem_reg_reg[2][14]/Q
                         net (fo=2, routed)           0.067     0.208    dut/w_mem_inst/w_mem_reg_reg[2]_11[14]
    SLICE_X0Y88          LUT6 (Prop_lut6_I3_O)        0.045     0.253 r  dut/w_mem_inst/w_mem_reg[1][14]_i_1/O
                         net (fo=1, routed)           0.000     0.253    dut/w_mem_inst/w_mem01[14]
    SLICE_X0Y88          FDCE                                         r  dut/w_mem_inst/w_mem_reg_reg[1][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/a5_reg_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/a6_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.186ns (73.469%)  route 0.067ns (26.531%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDCE                         0.000     0.000 r  dut/a5_reg_reg[31]/C
    SLICE_X15Y102        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/a5_reg_reg[31]/Q
                         net (fo=3, routed)           0.067     0.208    dut/a5_reg[31]
    SLICE_X14Y102        LUT4 (Prop_lut4_I1_O)        0.045     0.253 r  dut/a6_reg[31]_i_1/O
                         net (fo=1, routed)           0.000     0.253    dut/a6[31]
    SLICE_X14Y102        FDCE                                         r  dut/a6_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 block_reg_reg[10][5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/w_mem_inst/w_mem_reg_reg[10][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.186%)  route 0.068ns (26.814%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDCE                         0.000     0.000 r  block_reg_reg[10][5]/C
    SLICE_X1Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  block_reg_reg[10][5]/Q
                         net (fo=2, routed)           0.068     0.209    dut/w_mem_inst/core_block[165]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.045     0.254 r  dut/w_mem_inst/w_mem_reg[10][5]_i_1/O
                         net (fo=1, routed)           0.000     0.254    dut/w_mem_inst/w_mem10[5]
    SLICE_X0Y82          FDCE                                         r  dut/w_mem_inst/w_mem_reg_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut/H0_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dut/a0_reg_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.186ns (71.204%)  route 0.075ns (28.796%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y93         FDCE                         0.000     0.000 r  dut/H0_reg_reg[10]/C
    SLICE_X24Y93         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dut/H0_reg_reg[10]/Q
                         net (fo=3, routed)           0.075     0.216    dut/digest[234]
    SLICE_X25Y93         LUT5 (Prop_lut5_I3_O)        0.045     0.261 r  dut/a0_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.261    dut/a0[10]
    SLICE_X25Y93         FDCE                                         r  dut/a0_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------





