// Seed: 3558288983
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout tri id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1 <= id_2;
  assign id_3 = id_3;
endmodule
module module_1 (
    input  wire  id_0,
    output uwire id_1,
    output uwire id_2,
    input  uwire id_3,
    output tri   id_4,
    output wire  id_5
);
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  [  -1  -  ~  -1  :  1  ]  ,  id_36  ;
  module_0 modCall_1 (
      id_8,
      id_35,
      id_16
  );
  assign id_2 = 1;
endmodule
