
==========================================
 Starting placement
==========================================
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18b45f1d2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.141 . Memory (MB): peak = 4748.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5aef3666

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c1fa429f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c1fa429f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: c1fa429f

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 12a20ac4a

Time (s): cpu = 00:01:23 ; elapsed = 00:00:36 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: eaa6190d

Time (s): cpu = 00:01:25 ; elapsed = 00:00:38 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: eaa6190d

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 98e5684f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:41 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 98e5684f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:41 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 98e5684f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:41 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 98e5684f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:41 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 98e5684f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:41 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: f858d976

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 779 LUTNM shape to break, 848 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 291, two critical 488, total 779, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1073 nets or LUTs. Breaked 779 LUTs, combined 294 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 10 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 44 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 5 existing cells and moved 44 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.143 . Memory (MB): peak = 4748.391 ; gain = 0.000
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-527] Pass 1: Identified 8 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-666] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram. No change.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 36 registers were pushed out.
INFO: [Physopt 32-665] Processed cell u_top/u_bram_keys/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram. 22 registers were pushed out.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 238 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.338 . Memory (MB): peak = 4748.391 ; gain = 0.000
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4748.391 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          779  |            294  |                  1073  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              5  |                     6  |           0  |           1  |  00:00:04  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           1  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |          238  |              0  |                     7  |           0  |           1  |  00:00:08  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1017  |            299  |                  1086  |           1  |          10  |  00:00:13  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1f64c6ee1

Time (s): cpu = 00:04:27 ; elapsed = 00:01:59 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 99f6f2cb

Time (s): cpu = 00:04:38 ; elapsed = 00:02:03 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: 99f6f2cb

Time (s): cpu = 00:04:38 ; elapsed = 00:02:03 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b76adb1a

Time (s): cpu = 00:04:44 ; elapsed = 00:02:06 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1732d3c18

Time (s): cpu = 00:04:49 ; elapsed = 00:02:08 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1e1e3adbc

Time (s): cpu = 00:05:07 ; elapsed = 00:02:20 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 1f99e03e1

Time (s): cpu = 00:05:09 ; elapsed = 00:02:21 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 3.3.3 Slice Area Swap
Phase 3.3.3 Slice Area Swap | Checksum: 1735db8e1

Time (s): cpu = 00:05:14 ; elapsed = 00:02:25 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: ba0d74ae

Time (s): cpu = 00:05:29 ; elapsed = 00:02:31 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 1927e2dea

Time (s): cpu = 00:05:32 ; elapsed = 00:02:34 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 21b1e3e7e

Time (s): cpu = 00:05:32 ; elapsed = 00:02:34 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 190af4693

Time (s): cpu = 00:06:22 ; elapsed = 00:02:59 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 190af4693

Time (s): cpu = 00:06:22 ; elapsed = 00:02:59 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bc079b49

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.150 | TNS=-0.432 |
Phase 1 Physical Synthesis Initialization | Checksum: 17dfa0548

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.905 . Memory (MB): peak = 4748.391 ; gain = 0.000
INFO: [Place 46-34] Processed net u_top/expanded_key_q[15], BUFG insertion was skipped due to possible timing degradation.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 1, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 20125b438

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bc079b49

Time (s): cpu = 00:07:02 ; elapsed = 00:03:10 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.163. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f74d5338

Time (s): cpu = 00:08:48 ; elapsed = 00:05:09 . Memory (MB): peak = 4748.391 ; gain = 0.000

Time (s): cpu = 00:08:48 ; elapsed = 00:05:09 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: f74d5338

Time (s): cpu = 00:08:49 ; elapsed = 00:05:09 . Memory (MB): peak = 4748.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1443f5aad

Time (s): cpu = 00:08:58 ; elapsed = 00:05:17 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                4x4|                1x1|
|___________|___________________|___________________|___________________|
|      South|                2x2|              16x16|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                4x4|                4x4|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1443f5aad

Time (s): cpu = 00:08:58 ; elapsed = 00:05:18 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1443f5aad

Time (s): cpu = 00:08:58 ; elapsed = 00:05:18 . Memory (MB): peak = 4748.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4748.391 ; gain = 0.000

Time (s): cpu = 00:08:58 ; elapsed = 00:05:18 . Memory (MB): peak = 4748.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21798962b

Time (s): cpu = 00:08:58 ; elapsed = 00:05:18 . Memory (MB): peak = 4748.391 ; gain = 0.000
Ending Placer Task | Checksum: 1ddf44ba7

Time (s): cpu = 00:08:58 ; elapsed = 00:05:18 . Memory (MB): peak = 4748.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
431 Infos, 2134 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:31 ; elapsed = 00:05:28 . Memory (MB): peak = 4748.391 ; gain = 0.000
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads

