--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml RISCy_CPU.twx RISCy_CPU.ncd -o RISCy_CPU.twr RISCy_CPU.pcf
-ucf timing.ucf

Design file:              RISCy_CPU.ncd
Physical constraint file: RISCy_CPU.pcf
Device,package,speed:     xc3s400,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
rst         |    1.580(R)|    2.376(R)|clock             |   0.000|
            |    3.439(F)|    2.125(F)|clock             |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
display_reg<0> |   17.347(R)|data_mem/negclk   |   0.000|
               |   16.635(F)|clock             |   0.000|
display_reg<1> |   18.284(R)|data_mem/negclk   |   0.000|
               |   17.633(F)|clock             |   0.000|
display_reg<2> |   18.698(R)|data_mem/negclk   |   0.000|
               |   17.558(F)|clock             |   0.000|
display_reg<3> |   18.328(F)|clock             |   0.000|
               |   17.502(R)|data_mem/negclk   |   0.000|
display_reg<4> |   18.148(R)|data_mem/negclk   |   0.000|
               |   17.183(F)|clock             |   0.000|
display_reg<5> |   18.489(F)|clock             |   0.000|
               |   19.003(R)|data_mem/negclk   |   0.000|
display_reg<6> |   18.611(R)|data_mem/negclk   |   0.000|
               |   18.250(F)|clock             |   0.000|
display_reg<7> |   16.685(R)|data_mem/negclk   |   0.000|
               |   18.747(F)|clock             |   0.000|
display_reg<8> |   18.092(F)|clock             |   0.000|
               |   18.698(R)|data_mem/negclk   |   0.000|
display_reg<9> |   16.978(F)|clock             |   0.000|
               |   18.110(R)|data_mem/negclk   |   0.000|
display_reg<10>|   17.753(R)|data_mem/negclk   |   0.000|
               |   18.575(F)|clock             |   0.000|
display_reg<11>|   18.027(F)|clock             |   0.000|
               |   17.066(R)|data_mem/negclk   |   0.000|
display_reg<12>|   18.789(R)|data_mem/negclk   |   0.000|
               |   18.930(F)|clock             |   0.000|
display_reg<13>|   19.033(R)|data_mem/negclk   |   0.000|
               |   20.225(F)|clock             |   0.000|
display_reg<14>|   16.546(F)|clock             |   0.000|
               |   16.551(R)|data_mem/negclk   |   0.000|
display_reg<15>|   16.825(R)|data_mem/negclk   |   0.000|
               |   16.574(F)|clock             |   0.000|
display_reg<16>|   15.500(F)|clock             |   0.000|
               |   17.359(R)|data_mem/negclk   |   0.000|
display_reg<17>|   16.721(F)|clock             |   0.000|
               |   19.973(R)|data_mem/negclk   |   0.000|
display_reg<18>|   16.246(F)|clock             |   0.000|
               |   17.314(R)|data_mem/negclk   |   0.000|
display_reg<19>|   18.330(F)|clock             |   0.000|
               |   18.347(R)|data_mem/negclk   |   0.000|
display_reg<20>|   17.004(R)|data_mem/negclk   |   0.000|
               |   18.196(F)|clock             |   0.000|
display_reg<21>|   17.608(F)|clock             |   0.000|
               |   17.801(R)|data_mem/negclk   |   0.000|
display_reg<22>|   16.439(F)|clock             |   0.000|
               |   17.086(R)|data_mem/negclk   |   0.000|
display_reg<23>|   16.987(F)|clock             |   0.000|
               |   16.980(R)|data_mem/negclk   |   0.000|
display_reg<24>|   18.156(F)|clock             |   0.000|
               |   17.124(R)|data_mem/negclk   |   0.000|
display_reg<25>|   17.516(F)|clock             |   0.000|
               |   18.166(R)|data_mem/negclk   |   0.000|
display_reg<26>|   17.384(F)|clock             |   0.000|
               |   17.583(R)|data_mem/negclk   |   0.000|
display_reg<27>|   17.655(F)|clock             |   0.000|
               |   16.937(R)|data_mem/negclk   |   0.000|
display_reg<28>|   17.840(F)|clock             |   0.000|
               |   16.946(R)|data_mem/negclk   |   0.000|
display_reg<29>|   16.968(R)|data_mem/negclk   |   0.000|
               |   17.232(F)|clock             |   0.000|
display_reg<30>|   16.132(R)|data_mem/negclk   |   0.000|
               |   17.611(F)|clock             |   0.000|
display_reg<31>|   16.627(R)|data_mem/negclk   |   0.000|
               |   17.442(F)|clock             |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   31.147|   13.267|   15.921|   22.069|
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov 09 16:37:49 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4541 MB



