Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date              : Thu Dec 16 17:51:35 2021
| Host              : DESKTOP-J45FL4K running 64-bit major release  (build 9200)
| Command           : report_timing -max_paths 10 -file ./report/mul_v2_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[12]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 3.150ns (71.558%)  route 1.252ns (28.442%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.448 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.453    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.529 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry__0/O[1]
                         net (fo=3, unplaced)         0.189     3.718    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[25]
                         LUT2 (Prop_LUT2_I1_O)        0.068     3.786 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0/O
                         net (fo=1, unplaced)         0.245     4.031    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[5])
                                                      0.186     4.217 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[5]
                         net (fo=1, unplaced)         0.185     4.402    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[12]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[12])
                                                     -0.260     9.705    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -4.402    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.304ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[15]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.412ns  (logic 3.152ns (71.442%)  route 1.260ns (28.558%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.448 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.453    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.529 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry__0/O[1]
                         net (fo=3, unplaced)         0.189     3.718    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[25]
                         LUT2 (Prop_LUT2_I1_O)        0.068     3.786 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0/O
                         net (fo=1, unplaced)         0.245     4.031    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.188     4.219 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[7]
                         net (fo=4, unplaced)         0.193     4.412    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[15]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[15])
                                                     -0.249     9.716    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  5.304    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[14]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 3.152ns (71.685%)  route 1.245ns (28.315%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.448 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.453    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.529 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry__0/O[1]
                         net (fo=3, unplaced)         0.189     3.718    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[25]
                         LUT2 (Prop_LUT2_I1_O)        0.068     3.786 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0/O
                         net (fo=1, unplaced)         0.245     4.031    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.188     4.219 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[7]
                         net (fo=4, unplaced)         0.178     4.397    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[14]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[14])
                                                     -0.260     9.705    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.705    
                         arrival time                          -4.397    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.358ns  (logic 3.114ns (71.455%)  route 1.244ns (28.545%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.448 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.453    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.529 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry__0/O[1]
                         net (fo=3, unplaced)         0.189     3.718    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[25]
                         LUT2 (Prop_LUT2_I1_O)        0.068     3.786 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0/O
                         net (fo=1, unplaced)         0.245     4.031    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[4])
                                                      0.150     4.181 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[4]
                         net (fo=1, unplaced)         0.177     4.358    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[11]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[11])
                                                     -0.265     9.700    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.700    
                         arrival time                          -4.358    
  -------------------------------------------------------------------
                         slack                                  5.342    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[13]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.364ns  (logic 3.138ns (71.907%)  route 1.226ns (28.093%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.448 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.453    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.529 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry__0/O[1]
                         net (fo=3, unplaced)         0.189     3.718    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[25]
                         LUT2 (Prop_LUT2_I1_O)        0.068     3.786 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0/O
                         net (fo=1, unplaced)         0.245     4.031    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[6])
                                                      0.174     4.205 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[6]
                         net (fo=1, unplaced)         0.159     4.364    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[13]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[13])
                                                     -0.253     9.712    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.712    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[9]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 3.065ns (70.883%)  route 1.259ns (29.117%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     3.455 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/O[4]
                         net (fo=3, unplaced)         0.189     3.644    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[20]
                         LUT2 (Prop_LUT2_I1_O)        0.074     3.718 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_38/O
                         net (fo=1, unplaced)         0.238     3.956    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_38_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.053 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_3__0/CO[7]
                         net (fo=1, unplaced)         0.005     4.058    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_3__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[2])
                                                      0.067     4.125 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[2]
                         net (fo=1, unplaced)         0.199     4.324    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[9]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[9])
                                                     -0.292     9.673    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.673    
                         arrival time                          -4.324    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[16]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 3.152ns (72.360%)  route 1.204ns (27.640%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.448 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.453    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.529 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry__0/O[1]
                         net (fo=3, unplaced)         0.189     3.718    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[25]
                         LUT2 (Prop_LUT2_I1_O)        0.068     3.786 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0/O
                         net (fo=1, unplaced)         0.245     4.031    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.188     4.219 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[7]
                         net (fo=4, unplaced)         0.137     4.356    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[16]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[16])
                                                     -0.254     9.711    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.711    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[17]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 3.152ns (72.560%)  route 1.192ns (27.440%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     3.448 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/CO[7]
                         net (fo=1, unplaced)         0.005     3.453    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     3.529 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry__0/O[1]
                         net (fo=3, unplaced)         0.189     3.718    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[25]
                         LUT2 (Prop_LUT2_I1_O)        0.068     3.786 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0/O
                         net (fo=1, unplaced)         0.245     4.031    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_25__0_n_0
                         CARRY8 (Prop_CARRY8_DI[2]_O[7])
                                                      0.188     4.219 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[7]
                         net (fo=4, unplaced)         0.125     4.344    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[17]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[17])
                                                     -0.263     9.702    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.702    
                         arrival time                          -4.344    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.389ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[8]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 3.074ns (71.488%)  route 1.226ns (28.512%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     3.455 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/O[4]
                         net (fo=3, unplaced)         0.189     3.644    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[20]
                         LUT2 (Prop_LUT2_I1_O)        0.074     3.718 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_38/O
                         net (fo=1, unplaced)         0.238     3.956    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_38_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.053 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_3__0/CO[7]
                         net (fo=1, unplaced)         0.005     4.058    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_3__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[1])
                                                      0.076     4.134 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[1]
                         net (fo=1, unplaced)         0.166     4.300    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[8]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[8])
                                                     -0.276     9.689    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.689    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  5.389    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 3.080ns (72.419%)  route 1.173ns (27.581%))
  Logic Levels:           17  (CARRY8=6 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=3)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  bd_0_i/hls_inst/inst/mul8_mid2_reg_1094_reg[1]__0/Q
                         net (fo=1, unplaced)         0.137     0.214    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_0[1]
                         LUT2 (Prop_LUT2_I1_O)        0.037     0.251 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17/O
                         net (fo=1, unplaced)         0.023     0.274    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_17_n_0
                         CARRY8 (Prop_CARRY8_S[1]_CO[7])
                                                      0.197     0.471 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2/CO[7]
                         net (fo=1, unplaced)         0.005     0.476    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_2_n_0
                         CARRY8 (Prop_CARRY8_CI_CO[7])
                                                      0.022     0.498 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     0.503    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout__0_i_1_n_0
                         CARRY8 (Prop_CARRY8_CI_O[0])
                                                      0.056     0.559 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/dout_i_3/O[0]
                         net (fo=1, unplaced)         0.215     0.774    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/A[16]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[16]_A2_DATA[16])
                                                      0.192     0.966 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA_INST/A2_DATA[16]
                         net (fo=1, unplaced)         0.000     0.966    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_A_B_DATA.A2_DATA<16>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[16]_A2A1[16])
                                                      0.076     1.042 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA_INST/A2A1[16]
                         net (fo=1, unplaced)         0.000     1.042    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_PREADD_DATA.A2A1<16>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[16]_U[36])
                                                      0.505     1.547 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, unplaced)         0.000     1.547    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_MULTIPLIER.U<36>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[36]_U_DATA[36])
                                                      0.047     1.594 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, unplaced)         0.000     1.594    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_M_DATA.U_DATA<36>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[36]_ALU_OUT[47])
                                                      0.585     2.179 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     2.179    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     2.301 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     2.315    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[0])
                                                      0.546     2.861 f  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, unplaced)         0.000     2.861    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_ALU.ALU_OUT<0>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[0]_P[0])
                                                      0.109     2.970 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1/DSP_OUTPUT_INST/P[0]
                         net (fo=2, unplaced)         0.206     3.176    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout__1_n_105
                         LUT2 (Prop_LUT2_I0_O)        0.052     3.228 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7/O
                         net (fo=1, unplaced)         0.023     3.251    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry_i_7_n_0
                         CARRY8 (Prop_CARRY8_S[1]_O[4])
                                                      0.204     3.455 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_carry/O[4]
                         net (fo=3, unplaced)         0.189     3.644    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout[20]
                         LUT2 (Prop_LUT2_I1_O)        0.074     3.718 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_38/O
                         net (fo=1, unplaced)         0.238     3.956    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_38_n_0
                         CARRY8 (Prop_CARRY8_DI[5]_CO[7])
                                                      0.097     4.053 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_3__0/CO[7]
                         net (fo=1, unplaced)         0.005     4.058    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_3__0_n_0
                         CARRY8 (Prop_CARRY8_CI_O[3])
                                                      0.082     4.140 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U3/dout_i_2__0/O[3]
                         net (fo=1, unplaced)         0.113     4.253    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/B[10]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7393, unset)         0.000    10.000    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_B[10])
                                                     -0.288     9.677    bd_0_i/hls_inst/inst/grp_mul_v2_Pipeline_XCL_WG_DIM_X_mul_v2_label0_fu_358/mul_32s_32s_32_1_1_U4/dout/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          9.677    
                         arrival time                          -4.253    
  -------------------------------------------------------------------
                         slack                                  5.424    




