

================================================================
== Vitis HLS Report for 'greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13'
================================================================
* Date:           Mon Oct 13 17:12:27 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.430 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_115_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    359|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      66|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      66|    404|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln115_fu_119_p2     |         +|   0|  0|  38|          31|           1|
    |add_ln117_fu_129_p2     |         +|   0|  0|  24|          17|          17|
    |add_ln119_1_fu_158_p2   |         +|   0|  0|  17|          17|          17|
    |add_ln119_fu_152_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln121_fu_201_p2     |         +|   0|  0|  39|          32|           1|
    |and_ln120_fu_195_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln115_fu_113_p2    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln118_fu_177_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln120_fu_183_p2    |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln121_fu_189_p2    |      icmp|   0|  0|  39|          32|          32|
    |p_4_fu_215_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln120_fu_207_p3  |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 359|         246|         186|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c       |   9|          2|   31|         62|
    |c_3_fu_42                |   9|          2|   31|         62|
    |p_2_fu_38                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   96|        192|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_3_fu_42                |  31|   0|   31|          0|
    |p_2_fu_38                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  66|   0|   66|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13|  return value|
|cols_non_t      |   in|   32|     ap_none|                                                     cols_non_t|        scalar|
|mul_ln117       |   in|   17|     ap_none|                                                      mul_ln117|        scalar|
|M_e_address0    |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce0         |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_q0          |   in|   32|   ap_memory|                                                            M_e|         array|
|M_e_address1    |  out|   17|   ap_memory|                                                            M_e|         array|
|M_e_ce1         |  out|    1|   ap_memory|                                                            M_e|         array|
|M_e_q1          |   in|   32|   ap_memory|                                                            M_e|         array|
|j_1             |   in|   17|     ap_none|                                                            j_1|        scalar|
|p_2_out         |  out|   32|      ap_vld|                                                        p_2_out|       pointer|
|p_2_out_ap_vld  |  out|    1|      ap_vld|                                                        p_2_out|       pointer|
+----------------+-----+-----+------------+---------------------------------------------------------------+--------------+

