{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487609383882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487609383882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 20 16:49:43 2017 " "Processing started: Mon Feb 20 16:49:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487609383882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487609383882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dec2_4EnDemo -c Dec2_4EnDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487609383882 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1487609384242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2_4en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4En-BehavAssign " "Found design unit 1: Dec2_4En-BehavAssign" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/bea/Desktop/lsdig/aula2/Dec2_4EnDemo/Dec2_4En.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487609398679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4En " "Found entity 1: Dec2_4En" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/bea/Desktop/lsdig/aula2/Dec2_4EnDemo/Dec2_4En.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487609398679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487609398679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2_4endemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2_4endemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dec2_4EnDemo-Shell " "Found design unit 1: Dec2_4EnDemo-Shell" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/Users/bea/Desktop/lsdig/aula2/Dec2_4EnDemo/Dec2_4EnDemo.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487609398679 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dec2_4EnDemo " "Found entity 1: Dec2_4EnDemo" {  } { { "Dec2_4EnDemo.vhd" "" { Text "C:/Users/bea/Desktop/lsdig/aula2/Dec2_4EnDemo/Dec2_4EnDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487609398679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487609398679 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dec2_4EnDemo " "Elaborating entity \"Dec2_4EnDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487609398710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Dec2_4En Dec2_4En:system_core A:behavequations " "Elaborating entity \"Dec2_4En\" using architecture \"A:behavequations\" for hierarchy \"Dec2_4En:system_core\"" {  } { { "Dec2_4EnDemo.vhd" "system_core" { Text "C:/Users/bea/Desktop/lsdig/aula2/Dec2_4EnDemo/Dec2_4EnDemo.vhd" 11 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487609398741 ""}
{ "Error" "EVRFX_VHDL_UNKNOWN_ARCHITECTURE_FOR_ENTITY" "behavequations Dec2_4En Dec2_4En.vhd(4) " "VHDL error at Dec2_4En.vhd(4): architecture \"behavequations\" does not exist for entity \"Dec2_4En\"" {  } { { "Dec2_4En.vhd" "" { Text "C:/Users/bea/Desktop/lsdig/aula2/Dec2_4EnDemo/Dec2_4En.vhd" 4 0 0 } }  } 0 10293 "VHDL error at %3!s!: architecture \"%1!s!\" does not exist for entity \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487609398741 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Dec2_4En:system_core " "Can't elaborate user hierarchy \"Dec2_4En:system_core\"" {  } { { "Dec2_4EnDemo.vhd" "system_core" { Text "C:/Users/bea/Desktop/lsdig/aula2/Dec2_4EnDemo/Dec2_4EnDemo.vhd" 11 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487609398741 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487609398913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 20 16:49:58 2017 " "Processing ended: Mon Feb 20 16:49:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487609398913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487609398913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487609398913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487609398913 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487609399569 ""}
