module decrease_counter(Q,CP);
	input CP;
	output [3:0] Q;
	reg [3:0] Q;
	wire [3:0] T;
	
	assign T[0] = 1;
	assign T[1] = ~Q[0];
	assign T[2] = (~Q[1])&(~Q[0]);
	assign T[3] = (~Q[2])&(~Q[1])&(~Q[0]);
	
	always @(negedge CP)
		begin
			Q[3] <= T[3];
			Q[2] <= T[2];
			Q[1] <= T[1];
			Q[0] <= T[0];
		end
endmodule