
---------- Begin Simulation Statistics ----------
final_tick                                14206499000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  87780                       # Simulator instruction rate (inst/s)
host_mem_usage                                 896076                       # Number of bytes of host memory used
host_op_rate                                    87841                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   113.92                       # Real time elapsed on the host
host_tick_rate                              124703805                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000003                       # Number of instructions simulated
sim_ops                                      10007008                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014206                       # Number of seconds simulated
sim_ticks                                 14206499000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.981626                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4102873                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4103627                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               920                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4104862                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             187                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              184                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4110617                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2380                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10994091                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10994625                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               720                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2384681                       # Number of branches committed
system.cpu.commit.bw_lim_events                 47892                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4702909                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000033                       # Number of instructions committed
system.cpu.commit.committedOps               10007038                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     27791534                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.360075                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.056923                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     24161780     86.94%     86.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1184297      4.26%     91.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        15124      0.05%     91.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1147453      4.13%     95.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1211189      4.36%     99.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21618      0.08%     99.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1115      0.00%     99.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1066      0.00%     99.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        47892      0.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     27791534                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2159                       # Number of function calls committed.
system.cpu.commit.int_insts                   7629238                       # Number of committed integer instructions.
system.cpu.commit.loads                        161706                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7375693     73.71%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             634      0.01%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             25      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     73.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161706      1.62%     75.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2468913     24.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10007038                       # Class of committed instruction
system.cpu.commit.refs                        2630619                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       405                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000003                       # Number of Instructions Simulated
system.cpu.committedOps                      10007008                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.841299                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.841299                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              25494845                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   202                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              3736338                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               15449206                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   537236                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1057039                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  37400                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   739                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1253291                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     4110617                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     65595                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      28267161                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   424                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       16912151                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   75200                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.144674                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              75050                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            4105256                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.595226                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           28379811                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.596242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.445085                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 24191370     85.24%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3038      0.01%     85.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25830      0.09%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1113      0.00%     85.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4093330     14.42%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5076      0.02%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6344      0.02%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3234      0.01%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    50476      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             28379811                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           33188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  798                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3595024                       # Number of branches executed
system.cpu.iew.exec_nop                            52                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.522693                       # Inst execution rate
system.cpu.iew.exec_refs                      3841931                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3679024                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  552440                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                163687                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 45                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               347                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3680081                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            14856585                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                162907                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               881                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              14851263                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 63942                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  37400                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 63965                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked        179314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3761                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           19                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1981                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1211159                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          494                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            304                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  15862979                       # num instructions consuming a value
system.cpu.iew.wb_count                      13713929                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.341808                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5422095                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.482664                       # insts written-back per cycle
system.cpu.iew.wb_sent                       14850618                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11832713                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7578841                       # number of integer regfile writes
system.cpu.ipc                               0.351952                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.351952                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11009063     74.12%     74.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  638      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  27      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     74.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               163053      1.10%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3679273     24.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               14852148                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       22445                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.001511                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     462      2.06%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      2.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21579     96.14%     98.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   399      1.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               14873859                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           58105219                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13713371                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          19704681                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   14856488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  14852148                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  45                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4849488                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               170                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5694193                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28379811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.523335                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.171579                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            22497042     79.27%     79.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2178855      7.68%     86.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               31657      0.11%     87.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2157413      7.60%     94.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1463084      5.16%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               28748      0.10%     99.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20089      0.07%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2254      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 669      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28379811                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.522724                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    727                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1499                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          558                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1349                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2490                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2607                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               163687                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3680081                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                35980817                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                         28412999                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  616966                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              12520059                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8459                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   980574                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    176                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              37070889                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               14860626                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            18584592                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1830276                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               24896850                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  37400                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              24908875                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6064468                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         11847058                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5720                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                115                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   7768785                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             50                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              988                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     41976853                       # The number of ROB reads
system.cpu.rob.rob_writes                    30008220                       # The number of ROB writes
system.cpu.timesIdled                             315                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      619                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     128                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2220199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4569404                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4078171                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          401                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6531451                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            401                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                553                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2216562                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2723                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2723                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           553                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2345929                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4569177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4569177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    142069632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               142069632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2349205                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2349205    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2349205                       # Request fanout histogram
system.membus.reqLayer0.occupancy         13439295250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              94.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17431750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               572                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4564243                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           24                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2740                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2740                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           424                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          148                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      2345931                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      2345931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7045427                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7046299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    150435968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              150464640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2217104                       # Total snoops (count)
system.tol2bus.snoopTraffic                 141860416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4670384                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000086                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009277                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4669982     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    402      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4670384                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6528355720                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             46.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1177297500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            636000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   34                       # number of demand (read+write) hits
system.l2.demand_hits::total                       36                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data                  34                       # number of overall hits
system.l2.overall_hits::total                      36                       # number of overall hits
system.l2.demand_misses::.cpu.inst                422                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2854                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3276                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               422                       # number of overall misses
system.l2.overall_misses::.cpu.data              2854                       # number of overall misses
system.l2.overall_misses::total                  3276                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33912499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    228496498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        262408997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33912499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    228496498                       # number of overall miss cycles
system.l2.overall_miss_latency::total       262408997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2888                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3312                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2888                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3312                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.995283                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988227                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989130                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.995283                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988227                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989130                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80361.372038                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80061.842327                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80100.426435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80361.372038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80061.842327                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80100.426435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2216569                       # number of writebacks
system.l2.writebacks::total                   2216569                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3276                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3276                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29692499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    199956498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    229648997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29692499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    199956498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    229648997                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.995283                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989130                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.995283                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989130                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70361.372038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70061.842327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70100.426435                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70361.372038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70061.842327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70100.426435                       # average overall mshr miss latency
system.l2.replacements                        2217104                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2347674                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2347674                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2347674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2347674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           24                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               24                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           24                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                17                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    17                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    216087000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     216087000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79356.224752                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79356.224752                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    188857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    188857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993796                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69356.224752                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69356.224752                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33912499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33912499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            424                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.995283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995283                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80361.372038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80361.372038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29692499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29692499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.995283                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995283                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70361.372038                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70361.372038                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             131                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     12409498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     12409498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.885135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94728.992366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94728.992366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          131                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11099498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11099498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885135                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84728.992366                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84728.992366                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      2345929                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2345929                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      2345931                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       2345931                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999999                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      2345929                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      2345929                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 269147557160                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 269147557160                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 114729.626157                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 114729.626157                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 128017.600562                       # Cycle average of tags in use
system.l2.tags.total_refs                     2351126                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2348178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.001255                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   127921.261448                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        13.336104                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        83.003010                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.975962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000102                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976697                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        14528                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2       114915                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  39924618                       # Number of tag accesses
system.l2.tags.data_accesses                 39924618                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          27008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         182656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             209664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        27008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         27008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    141859968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       141859968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2216562                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2216562                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1901102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          12857214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              14758316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1901102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1901102                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     9985568436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           9985568436                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     9985568436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1901102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         12857214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total          10000326752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2216562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       422.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000014228500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           32                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           33                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7089                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2251608                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3276                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2216562                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3276                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2216562                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            138585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            138558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            138381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            138475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            138579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            138552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            138491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            138544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            138557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            138556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           138521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           138496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           138496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           138502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           138619                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     32161250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                93586250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9817.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28567.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      3503                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2873                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2076166                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3276                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2216562                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  21214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  34723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  45988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  56128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  66384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  75157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  91788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                 114601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                 119796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                 115719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                 125695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                 125951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                 139557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                 123213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                 127502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                 124535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                 115069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 102438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  77334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  72137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  59202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  59705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  38985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  31743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  26253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  26396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  15754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  14789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   7648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  19641                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       140751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean   1009.341717                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   994.659107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   101.319425                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          586      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          453      0.32%      0.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          489      0.35%      1.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          383      0.27%      1.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          417      0.30%      1.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          447      0.32%      1.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          375      0.27%      2.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          765      0.54%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       136836     97.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       140751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      99.272727                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    567.227923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            32     96.97%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            33                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           32                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean   54551.656250                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     77.160922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev  214932.056644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-16383           30     93.75%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::802816-819199            1      3.12%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::933888-950271            1      3.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            32                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 209664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               141857024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  209664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            141859968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        14.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      9985.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     14.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   9985.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        78.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   78.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14206487500                       # Total gap between requests
system.mem_ctrls.avgGap                       6399.79                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       182656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    141857024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1901101.742237830767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 12857214.152480496094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9985361206.867364883423                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2216562                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12249250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     81337000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 751433229750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29026.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28499.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    339008.44                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            502306140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            266978250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12637800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5785592220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1121103360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4986605670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1256049120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        13931272560                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        980.626723                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3015837750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    474240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10716421250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            502670280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            267171795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10752840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5784595200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1121103360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4998238800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1246252800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        13930785075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        980.592409                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2993690750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    474240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10738568250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        65022                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            65022                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        65022                       # number of overall hits
system.cpu.icache.overall_hits::total           65022                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          573                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            573                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          573                       # number of overall misses
system.cpu.icache.overall_misses::total           573                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44018000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44018000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44018000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44018000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        65595                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65595                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65595                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65595                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008735                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008735                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008735                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008735                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76820.244328                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76820.244328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76820.244328                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76820.244328                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.icache.writebacks::total                24                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          149                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          149                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          424                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          424                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          424                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          424                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34586000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34586000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006464                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006464                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006464                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006464                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81570.754717                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81570.754717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81570.754717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81570.754717                       # average overall mshr miss latency
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        65022                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           65022                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          573                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           573                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44018000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44018000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65595                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76820.244328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76820.244328                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          149                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          424                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34586000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006464                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81570.754717                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81570.754717                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           398.495620                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65446                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               424                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.353774                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   398.495620                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.389156                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.389156                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            131614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           131614                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       259545                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           259545                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       259550                       # number of overall hits
system.cpu.dcache.overall_hits::total          259550                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2368417                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2368417                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2368420                       # number of overall misses
system.cpu.dcache.overall_misses::total       2368420                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 311596172198                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 311596172198                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 311596172198                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 311596172198                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2627962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2627962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2627970                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2627970                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.901237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.901237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.901236                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.901236                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 131563.053380                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 131563.053380                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 131562.886734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 131562.886734                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     10328551                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            280173                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.864905                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2347680                       # number of writebacks
system.cpu.dcache.writebacks::total           2347680                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19598                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19598                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19598                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2348819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2348819                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2348822                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2348822                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 307981953698                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 307981953698                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 307982216198                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 307982216198                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.893780                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.893780                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.893778                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.893778                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 131122.046313                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 131122.046313                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 131121.990597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 131121.990597                       # average overall mshr miss latency
system.cpu.dcache.replacements                2347795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           399                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29746500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29746500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159071                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 74552.631579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74552.631579                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          255                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12636500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12636500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000905                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87753.472222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87753.472222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100873                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22091                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1472163496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1472163496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122964                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.179654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.179654                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66640.871667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66640.871667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19343                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19343                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    220977996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    220977996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022348                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80414.117904                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80414.117904                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        87500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        87500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data      2345927                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      2345927                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 310094262202                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 310094262202                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      2345927                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      2345927                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 132184.105559                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 132184.105559                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      2345927                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      2345927                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 307748339202                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 307748339202                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 131184.107264                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 131184.107264                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        99500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.451616                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2608412                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2348819                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.110521                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.451616                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997511                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7604847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7604847                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14206499000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  14206499000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
