{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677382787104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677382787114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 19:39:46 2023 " "Processing started: Sat Feb 25 19:39:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677382787114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382787114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCDcount -c BCDcount " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382787114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677382787835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677382787835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDcount-a " "Found design unit 1: BCDcount-a" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677382797898 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDcount " "Found entity 1: BCDcount" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677382797898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCDcount " "Elaborating entity \"BCDcount\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677382797938 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALARM_ON BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"ALARM_ON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HH_ALARM BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"HH_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HH_Digit BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"HH_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HL_ALARM BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"HL_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "HL_Digit BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"HL_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MH_ALARM BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"MH_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MH_Digit BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"MH_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ML_ALARM BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"ML_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ML_Digit BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"ML_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SH_ALARM BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"SH_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SH_Digit BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"SH_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SL_ALARM BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"SL_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SL_Digit BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"SL_Digit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM_PM_ALARM BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"AM_PM_ALARM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AM_PM_Flag BCDcount.vhd(49) " "VHDL Process Statement warning at BCDcount.vhd(49): signal \"AM_PM_Flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SETTING_MODE BCDcount.vhd(71) " "VHDL Process Statement warning at BCDcount.vhd(71): signal \"SETTING_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(73) " "VHDL Process Statement warning at BCDcount.vhd(73): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(73) " "VHDL Process Statement warning at BCDcount.vhd(73): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797942 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(76) " "VHDL Process Statement warning at BCDcount.vhd(76): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(79) " "VHDL Process Statement warning at BCDcount.vhd(79): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(80) " "VHDL Process Statement warning at BCDcount.vhd(80): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(84) " "VHDL Process Statement warning at BCDcount.vhd(84): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(89) " "VHDL Process Statement warning at BCDcount.vhd(89): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(95) " "VHDL Process Statement warning at BCDcount.vhd(95): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(96) " "VHDL Process Statement warning at BCDcount.vhd(96): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(101) " "VHDL Process Statement warning at BCDcount.vhd(101): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(101) " "VHDL Process Statement warning at BCDcount.vhd(101): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(104) " "VHDL Process Statement warning at BCDcount.vhd(104): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(107) " "VHDL Process Statement warning at BCDcount.vhd(107): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(108) " "VHDL Process Statement warning at BCDcount.vhd(108): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(112) " "VHDL Process Statement warning at BCDcount.vhd(112): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(117) " "VHDL Process Statement warning at BCDcount.vhd(117): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(123) " "VHDL Process Statement warning at BCDcount.vhd(123): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(124) " "VHDL Process Statement warning at BCDcount.vhd(124): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SETTING_MODE BCDcount.vhd(130) " "VHDL Process Statement warning at BCDcount.vhd(130): signal \"SETTING_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(132) " "VHDL Process Statement warning at BCDcount.vhd(132): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(133) " "VHDL Process Statement warning at BCDcount.vhd(133): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(136) " "VHDL Process Statement warning at BCDcount.vhd(136): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(137) " "VHDL Process Statement warning at BCDcount.vhd(137): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SETTING_MODE BCDcount.vhd(141) " "VHDL Process Statement warning at BCDcount.vhd(141): signal \"SETTING_MODE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(143) " "VHDL Process Statement warning at BCDcount.vhd(143): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(144) " "VHDL Process Statement warning at BCDcount.vhd(144): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_H BCDcount.vhd(147) " "VHDL Process Statement warning at BCDcount.vhd(147): signal \"BCD_H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BCD_L BCDcount.vhd(148) " "VHDL Process Statement warning at BCDcount.vhd(148): signal \"BCD_L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FLASH_FLAG BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"FLASH_FLAG\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HH_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"HH_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "HL_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"HL_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MH_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"MH_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ML_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"ML_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SH_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"SH_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SL_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"SL_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_PM_ALARM BCDcount.vhd(46) " "VHDL Process Statement warning at BCDcount.vhd(46): inferring latch(es) for signal or variable \"AM_PM_ALARM\", which holds its previous value in one or more paths through the process" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_PM_ALARM BCDcount.vhd(46) " "Inferred latch for \"AM_PM_ALARM\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"SL_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"SL_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"SL_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SL_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"SL_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"SH_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"SH_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"SH_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"SH_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"ML_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"ML_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"ML_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"ML_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"MH_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"MH_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"MH_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MH_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"MH_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"HL_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"HL_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"HL_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HL_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"HL_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[0\] BCDcount.vhd(46) " "Inferred latch for \"HH_ALARM\[0\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[1\] BCDcount.vhd(46) " "Inferred latch for \"HH_ALARM\[1\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[2\] BCDcount.vhd(46) " "Inferred latch for \"HH_ALARM\[2\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HH_ALARM\[3\] BCDcount.vhd(46) " "Inferred latch for \"HH_ALARM\[3\]\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797944 "|BCDcount"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FLASH_FLAG BCDcount.vhd(46) " "Inferred latch for \"FLASH_FLAG\" at BCDcount.vhd(46)" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382797945 "|BCDcount"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HH_Digit\[1\] HH_Digit\[1\]~_emulated HH_Digit\[1\]~1 " "Register \"HH_Digit\[1\]\" is converted into an equivalent circuit using register \"HH_Digit\[1\]~_emulated\" and latch \"HH_Digit\[1\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|HH_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HH_Digit\[0\] HH_Digit\[0\]~_emulated HH_Digit\[0\]~5 " "Register \"HH_Digit\[0\]\" is converted into an equivalent circuit using register \"HH_Digit\[0\]~_emulated\" and latch \"HH_Digit\[0\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|HH_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[3\] HL_Digit\[3\]~_emulated HL_Digit\[3\]~1 " "Register \"HL_Digit\[3\]\" is converted into an equivalent circuit using register \"HL_Digit\[3\]~_emulated\" and latch \"HL_Digit\[3\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|HL_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[2\] HL_Digit\[2\]~_emulated HL_Digit\[2\]~5 " "Register \"HL_Digit\[2\]\" is converted into an equivalent circuit using register \"HL_Digit\[2\]~_emulated\" and latch \"HL_Digit\[2\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|HL_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[1\] HL_Digit\[1\]~_emulated HL_Digit\[1\]~9 " "Register \"HL_Digit\[1\]\" is converted into an equivalent circuit using register \"HL_Digit\[1\]~_emulated\" and latch \"HL_Digit\[1\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|HL_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "HL_Digit\[0\] HL_Digit\[0\]~_emulated HL_Digit\[0\]~13 " "Register \"HL_Digit\[0\]\" is converted into an equivalent circuit using register \"HL_Digit\[0\]~_emulated\" and latch \"HL_Digit\[0\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|HL_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[0\] MH_Digit\[0\]~_emulated MH_Digit\[0\]~1 " "Register \"MH_Digit\[0\]\" is converted into an equivalent circuit using register \"MH_Digit\[0\]~_emulated\" and latch \"MH_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|MH_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[1\] MH_Digit\[1\]~_emulated MH_Digit\[1\]~5 " "Register \"MH_Digit\[1\]\" is converted into an equivalent circuit using register \"MH_Digit\[1\]~_emulated\" and latch \"MH_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|MH_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[2\] MH_Digit\[2\]~_emulated MH_Digit\[2\]~9 " "Register \"MH_Digit\[2\]\" is converted into an equivalent circuit using register \"MH_Digit\[2\]~_emulated\" and latch \"MH_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|MH_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "MH_Digit\[3\] MH_Digit\[3\]~_emulated MH_Digit\[3\]~13 " "Register \"MH_Digit\[3\]\" is converted into an equivalent circuit using register \"MH_Digit\[3\]~_emulated\" and latch \"MH_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|MH_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[0\] ML_Digit\[0\]~_emulated ML_Digit\[0\]~1 " "Register \"ML_Digit\[0\]\" is converted into an equivalent circuit using register \"ML_Digit\[0\]~_emulated\" and latch \"ML_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|ML_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[1\] ML_Digit\[1\]~_emulated ML_Digit\[1\]~5 " "Register \"ML_Digit\[1\]\" is converted into an equivalent circuit using register \"ML_Digit\[1\]~_emulated\" and latch \"ML_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|ML_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[2\] ML_Digit\[2\]~_emulated ML_Digit\[2\]~9 " "Register \"ML_Digit\[2\]\" is converted into an equivalent circuit using register \"ML_Digit\[2\]~_emulated\" and latch \"ML_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|ML_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ML_Digit\[3\] ML_Digit\[3\]~_emulated ML_Digit\[3\]~13 " "Register \"ML_Digit\[3\]\" is converted into an equivalent circuit using register \"ML_Digit\[3\]~_emulated\" and latch \"ML_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|ML_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[0\] SH_Digit\[0\]~_emulated SH_Digit\[0\]~1 " "Register \"SH_Digit\[0\]\" is converted into an equivalent circuit using register \"SH_Digit\[0\]~_emulated\" and latch \"SH_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|SH_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[1\] SH_Digit\[1\]~_emulated SH_Digit\[1\]~5 " "Register \"SH_Digit\[1\]\" is converted into an equivalent circuit using register \"SH_Digit\[1\]~_emulated\" and latch \"SH_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|SH_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[2\] SH_Digit\[2\]~_emulated SH_Digit\[2\]~9 " "Register \"SH_Digit\[2\]\" is converted into an equivalent circuit using register \"SH_Digit\[2\]~_emulated\" and latch \"SH_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|SH_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SH_Digit\[3\] SH_Digit\[3\]~_emulated SH_Digit\[3\]~13 " "Register \"SH_Digit\[3\]\" is converted into an equivalent circuit using register \"SH_Digit\[3\]~_emulated\" and latch \"SH_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|SH_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[0\] SL_Digit\[0\]~_emulated SL_Digit\[0\]~1 " "Register \"SL_Digit\[0\]\" is converted into an equivalent circuit using register \"SL_Digit\[0\]~_emulated\" and latch \"SL_Digit\[0\]~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|SL_Digit[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[1\] SL_Digit\[1\]~_emulated SL_Digit\[1\]~5 " "Register \"SL_Digit\[1\]\" is converted into an equivalent circuit using register \"SL_Digit\[1\]~_emulated\" and latch \"SL_Digit\[1\]~5\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|SL_Digit[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[2\] SL_Digit\[2\]~_emulated SL_Digit\[2\]~9 " "Register \"SL_Digit\[2\]\" is converted into an equivalent circuit using register \"SL_Digit\[2\]~_emulated\" and latch \"SL_Digit\[2\]~9\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|SL_Digit[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SL_Digit\[3\] SL_Digit\[3\]~_emulated SL_Digit\[3\]~13 " "Register \"SL_Digit\[3\]\" is converted into an equivalent circuit using register \"SL_Digit\[3\]~_emulated\" and latch \"SL_Digit\[3\]~13\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|SL_Digit[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "AM_PM_Flag AM_PM_Flag~_emulated AM_PM_Flag~1 " "Register \"AM_PM_Flag\" is converted into an equivalent circuit using register \"AM_PM_Flag~_emulated\" and latch \"AM_PM_Flag~1\"" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1677382798394 "|BCDcount|AM_PM_Flag"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1677382798394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HH\[6\] VCC " "Pin \"HH\[6\]\" is stuck at VCC" {  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677382798445 "|BCDcount|HH[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677382798445 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677382798525 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677382798834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677382798834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "305 " "Implemented 305 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677382798904 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677382798904 ""} { "Info" "ICUT_CUT_TM_LCELLS" "246 " "Implemented 246 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677382798904 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677382798904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677382798930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 19:39:58 2023 " "Processing ended: Sat Feb 25 19:39:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677382798930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677382798930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677382798930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677382798930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1677382800141 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677382800152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 19:39:59 2023 " "Processing started: Sat Feb 25 19:39:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677382800152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1677382800152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1677382800152 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1677382800326 ""}
{ "Info" "0" "" "Project  = BCDcount" {  } {  } 0 0 "Project  = BCDcount" 0 0 "Fitter" 0 0 1677382800327 ""}
{ "Info" "0" "" "Revision = BCDcount" {  } {  } 0 0 "Revision = BCDcount" 0 0 "Fitter" 0 0 1677382800327 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1677382800461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1677382800462 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BCDcount 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"BCDcount\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1677382800472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677382800514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1677382800514 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1677382800775 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1677382800801 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1677382801154 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1677382805512 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK_50~inputCLKENA0 29 global CLKCTRL_G6 " "CLK_50~inputCLKENA0 with 29 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1677382805625 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1677382805625 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677382805626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1677382805629 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677382805630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1677382805630 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1677382805631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1677382805631 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1677382805631 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1677382805631 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1677382805632 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1677382805632 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677382805689 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "The Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1677382808479 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCDcount.sdc " "Synopsys Design Constraints File file not found: 'BCDcount.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1677382808480 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1677382808480 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|combout " "Node \"AM_PM_Flag~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|datad " "Node \"AM_PM_Flag~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|combout " "Node \"AM_PM_Flag~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|datae " "Node \"AM_PM_Flag~10\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808483 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|combout " "Node \"ML_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|datac " "Node \"ML_Digit~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|combout " "Node \"ML_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|datad " "Node \"ML_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808483 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|combout " "Node \"ML_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|datac " "Node \"ML_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|combout " "Node \"ML_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|datad " "Node \"ML_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808483 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808483 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|combout " "Node \"ML_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|datac " "Node \"ML_Digit~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|combout " "Node \"ML_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|datad " "Node \"ML_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808484 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|combout " "Node \"ML_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|datac " "Node \"ML_Digit~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|combout " "Node \"ML_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|datad " "Node \"ML_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808484 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|combout " "Node \"SL_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|datac " "Node \"SL_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|combout " "Node \"SL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|datad " "Node \"SL_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808484 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|combout " "Node \"SL_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|datac " "Node \"SL_Digit~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|combout " "Node \"SL_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|datad " "Node \"SL_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808484 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|combout " "Node \"SL_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|datac " "Node \"SL_Digit~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|combout " "Node \"SL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|datad " "Node \"SL_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808484 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|combout " "Node \"SL_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|datac " "Node \"SL_Digit~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|combout " "Node \"SL_Digit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|datad " "Node \"SL_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808484 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808484 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|combout " "Node \"SH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|datac " "Node \"SH_Digit~32\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|combout " "Node \"SH_Digit~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|datad " "Node \"SH_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808485 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|combout " "Node \"SH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|datac " "Node \"SH_Digit~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|combout " "Node \"SH_Digit~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|datad " "Node \"SH_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808485 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|combout " "Node \"SH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|datac " "Node \"SH_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|combout " "Node \"SH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|datad " "Node \"SH_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808485 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|combout " "Node \"SH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|datac " "Node \"SH_Digit~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|combout " "Node \"SH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|datad " "Node \"SH_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808485 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|combout " "Node \"MH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|datac " "Node \"MH_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|combout " "Node \"MH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|datad " "Node \"MH_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808485 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|combout " "Node \"MH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|datac " "Node \"MH_Digit~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|combout " "Node \"MH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|datad " "Node \"MH_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808485 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|combout " "Node \"MH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|datac " "Node \"MH_Digit~28\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|combout " "Node \"MH_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|datad " "Node \"MH_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808485 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808485 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|combout " "Node \"MH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|datac " "Node \"MH_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|combout " "Node \"MH_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|datad " "Node \"MH_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808486 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|combout " "Node \"HH_Digit\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|datab " "Node \"HH_Digit~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|combout " "Node \"HH_Digit~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|datad " "Node \"HH_Digit\[1\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808486 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|combout " "Node \"HH_Digit\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|datab " "Node \"HH_Digit~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|combout " "Node \"HH_Digit~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|datad " "Node \"HH_Digit\[0\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808486 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|combout " "Node \"HL_Digit\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|datab " "Node \"HL_Digit~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|combout " "Node \"HL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|datad " "Node \"HL_Digit\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808486 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|combout " "Node \"HL_Digit\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|datab " "Node \"HL_Digit~27\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|combout " "Node \"HL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|datad " "Node \"HL_Digit\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808486 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|combout " "Node \"HL_Digit\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|datab " "Node \"HL_Digit~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|combout " "Node \"HL_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|datad " "Node \"HL_Digit\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808486 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808486 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|combout " "Node \"HL_Digit\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808487 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|datac " "Node \"HL_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808487 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|combout " "Node \"HL_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808487 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|datad " "Node \"HL_Digit\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382808487 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1677382808487 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1677382808489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1677382808490 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1677382808490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1677382808497 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1677382808607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677382809618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1677382810271 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1677382811331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677382811331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1677382812591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1677382815606 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1677382815606 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1677382823511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1677382825799 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1677382825799 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677382825802 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.01 " "Total time spent on timing analysis during the Fitter is 1.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1677382827370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677382827383 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677382827894 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1677382827895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1677382828384 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1677382831656 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/output_files/BCDcount.fit.smsg " "Generated suppressed messages file C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/output_files/BCDcount.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1677382831903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 120 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6264 " "Peak virtual memory: 6264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677382832447 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 19:40:32 2023 " "Processing ended: Sat Feb 25 19:40:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677382832447 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677382832447 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677382832447 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1677382832447 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1677382833509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677382833520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 19:40:33 2023 " "Processing started: Sat Feb 25 19:40:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677382833520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1677382833520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1677382833520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1677382834354 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1677382836977 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677382837992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 19:40:37 2023 " "Processing ended: Sat Feb 25 19:40:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677382837992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677382837992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677382837992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1677382837992 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1677382838711 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1677382839310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677382839320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 19:40:38 2023 " "Processing started: Sat Feb 25 19:40:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677382839320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1677382839320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BCDcount -c BCDcount " "Command: quartus_sta BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1677382839320 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1677382839494 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1677382840402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1677382840402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382840442 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382840442 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "The Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1677382840768 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BCDcount.sdc " "Synopsys Design Constraints File file not found: 'BCDcount.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1677382840796 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382840797 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50 CLK_50 " "create_clock -period 1.000 -name CLK_50 CLK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677382840798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClkFlag ClkFlag " "create_clock -period 1.000 -name ClkFlag ClkFlag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677382840798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RESET RESET " "create_clock -period 1.000 -name RESET RESET" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677382840798 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SETTING_MODE SETTING_MODE " "create_clock -period 1.000 -name SETTING_MODE SETTING_MODE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1677382840798 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677382840798 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|combout " "Node \"AM_PM_Flag~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|datad " "Node \"AM_PM_Flag~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~2\|combout " "Node \"AM_PM_Flag~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""} { "Warning" "WSTA_SCC_NODE" "AM_PM_Flag~10\|datad " "Node \"AM_PM_Flag~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840800 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|combout " "Node \"MH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|dataa " "Node \"MH_Digit~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~28\|combout " "Node \"MH_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[1\]~6\|datad " "Node \"MH_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840800 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|combout " "Node \"MH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|dataa " "Node \"MH_Digit~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~30\|combout " "Node \"MH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[3\]~14\|datad " "Node \"MH_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840800 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840800 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|combout " "Node \"MH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|datad " "Node \"MH_Digit~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~29\|combout " "Node \"MH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[2\]~10\|datab " "Node \"MH_Digit\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840801 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|combout " "Node \"MH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|datad " "Node \"MH_Digit~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit~27\|combout " "Node \"MH_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "MH_Digit\[0\]~2\|datad " "Node \"MH_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840801 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|combout " "Node \"SH_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|datad " "Node \"SH_Digit~32\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~32\|combout " "Node \"SH_Digit~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[3\]~14\|datac " "Node \"SH_Digit\[3\]~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840801 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|combout " "Node \"SH_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|datad " "Node \"SH_Digit~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~30\|combout " "Node \"SH_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[1\]~6\|datad " "Node \"SH_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840801 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|combout " "Node \"SH_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|datad " "Node \"SH_Digit~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~29\|combout " "Node \"SH_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[0\]~2\|datad " "Node \"SH_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840801 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840801 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|combout " "Node \"SH_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|datac " "Node \"SH_Digit~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit~31\|combout " "Node \"SH_Digit~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "SH_Digit\[2\]~10\|datac " "Node \"SH_Digit\[2\]~10\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840802 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|combout " "Node \"ML_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|datad " "Node \"ML_Digit~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~27\|combout " "Node \"ML_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[2\]~10\|datad " "Node \"ML_Digit\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840802 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|combout " "Node \"ML_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|datad " "Node \"ML_Digit~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~28\|combout " "Node \"ML_Digit~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[3\]~14\|datad " "Node \"ML_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840802 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|combout " "Node \"ML_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|dataa " "Node \"ML_Digit~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~26\|combout " "Node \"ML_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[1\]~6\|datad " "Node \"ML_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840802 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|combout " "Node \"ML_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|datae " "Node \"ML_Digit~25\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit~25\|combout " "Node \"ML_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "ML_Digit\[0\]~2\|datad " "Node \"ML_Digit\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840802 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|combout " "Node \"SL_Digit\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|datac " "Node \"SL_Digit~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~26\|combout " "Node \"SL_Digit~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[2\]~10\|datab " "Node \"SL_Digit\[2\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840802 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840802 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|combout " "Node \"SL_Digit\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|datad " "Node \"SL_Digit~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~25\|combout " "Node \"SL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[1\]~6\|datad " "Node \"SL_Digit\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840803 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|combout " "Node \"SL_Digit\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|dataa " "Node \"SL_Digit~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~24\|combout " "Node \"SL_Digit~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[0\]~2\|datac " "Node \"SL_Digit\[0\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840803 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|combout " "Node \"SL_Digit\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|datac " "Node \"SL_Digit~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit~27\|combout " "Node \"SL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "SL_Digit\[3\]~14\|datad " "Node \"SL_Digit\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840803 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|combout " "Node \"HL_Digit\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|datad " "Node \"HL_Digit~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~27\|combout " "Node \"HL_Digit~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[2\]~6\|datad " "Node \"HL_Digit\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840803 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|combout " "Node \"HH_Digit\[0\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|dataa " "Node \"HH_Digit~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~16\|combout " "Node \"HH_Digit~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[0\]~6\|datac " "Node \"HH_Digit\[0\]~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840803 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840803 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|combout " "Node \"HL_Digit\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|datac " "Node \"HL_Digit~30\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~30\|combout " "Node \"HL_Digit~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[0\]~14\|datad " "Node \"HL_Digit\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840804 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|combout " "Node \"HL_Digit\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|datad " "Node \"HL_Digit~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~25\|combout " "Node \"HL_Digit~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[3\]~2\|datac " "Node \"HL_Digit\[3\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840804 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|combout " "Node \"HL_Digit\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|datad " "Node \"HL_Digit~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit~29\|combout " "Node \"HL_Digit~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HL_Digit\[1\]~10\|datad " "Node \"HL_Digit\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840804 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|combout " "Node \"HH_Digit\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|datac " "Node \"HH_Digit~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit~14\|combout " "Node \"HH_Digit~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""} { "Warning" "WSTA_SCC_NODE" "HH_Digit\[1\]~2\|datac " "Node \"HH_Digit\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1677382840804 ""}  } { { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 53 -1 0 } } { "BCDcount.vhd" "" { Text "C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/BCDcount.vhd" 18 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1677382840804 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1677382840806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677382840809 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1677382840810 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677382840820 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677382840854 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677382840854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.971 " "Worst-case setup slack is -7.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.971            -165.742 ClkFlag  " "   -7.971            -165.742 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.982            -129.960 RESET  " "   -6.982            -129.960 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.494            -129.326 CLK_50  " "   -5.494            -129.326 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382840870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.065 " "Worst-case hold slack is 0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 RESET  " "    0.065               0.000 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 CLK_50  " "    0.438               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749               0.000 ClkFlag  " "    0.749               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382840877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.523 " "Worst-case recovery slack is -4.523" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.523             -80.456 SETTING_MODE  " "   -4.523             -80.456 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.520             -48.606 RESET  " "   -4.520             -48.606 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.600             -78.534 ClkFlag  " "   -3.600             -78.534 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382840882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.724 " "Worst-case removal slack is -1.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.724              -4.460 SETTING_MODE  " "   -1.724              -4.460 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431             -11.908 RESET  " "   -1.431             -11.908 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.379               0.000 ClkFlag  " "    1.379               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382840886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.542 " "Worst-case minimum pulse width slack is -0.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542             -34.965 CLK_50  " "   -0.542             -34.965 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.449 ClkFlag  " "   -0.538             -20.449 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.340              -7.166 RESET  " "   -0.340              -7.166 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.182              -3.915 SETTING_MODE  " "   -0.182              -3.915 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382840891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382840891 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677382840904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677382840939 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677382842030 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677382842097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677382842129 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677382842129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.036 " "Worst-case setup slack is -8.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.036            -164.977 ClkFlag  " "   -8.036            -164.977 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.965            -128.131 RESET  " "   -6.965            -128.131 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.639            -130.688 CLK_50  " "   -5.639            -130.688 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382842132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.137 " "Worst-case hold slack is -0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -0.270 RESET  " "   -0.137              -0.270 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 CLK_50  " "    0.446               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.698               0.000 ClkFlag  " "    0.698               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382842139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.454 " "Worst-case recovery slack is -4.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.454             -79.910 SETTING_MODE  " "   -4.454             -79.910 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.444             -50.135 RESET  " "   -4.444             -50.135 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.589             -78.031 ClkFlag  " "   -3.589             -78.031 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382842145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.717 " "Worst-case removal slack is -1.717" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.717              -4.256 SETTING_MODE  " "   -1.717              -4.256 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.428             -11.479 RESET  " "   -1.428             -11.479 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.449               0.000 ClkFlag  " "    1.449               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382842150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.575 " "Worst-case minimum pulse width slack is -0.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575             -31.297 CLK_50  " "   -0.575             -31.297 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -20.482 ClkFlag  " "   -0.538             -20.482 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -7.710 RESET  " "   -0.395              -7.710 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -4.777 SETTING_MODE  " "   -0.193              -4.777 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382842156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382842156 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1677382842167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1677382842326 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1677382843249 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677382843318 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677382843322 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677382843322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.856 " "Worst-case setup slack is -4.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.856             -95.396 ClkFlag  " "   -4.856             -95.396 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.390             -59.797 RESET  " "   -3.390             -59.797 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.953             -47.852 CLK_50  " "   -2.953             -47.852 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.363 " "Worst-case hold slack is -0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.363              -0.926 RESET  " "   -0.363              -0.926 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 CLK_50  " "    0.200               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 ClkFlag  " "    0.310               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.237 " "Worst-case recovery slack is -2.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237             -49.768 ClkFlag  " "   -2.237             -49.768 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.050             -35.628 SETTING_MODE  " "   -2.050             -35.628 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.918             -15.093 RESET  " "   -1.918             -15.093 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.209 " "Worst-case removal slack is -1.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.209              -3.366 SETTING_MODE  " "   -1.209              -3.366 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.132             -12.085 RESET  " "   -1.132             -12.085 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 ClkFlag  " "    0.407               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.695 " "Worst-case minimum pulse width slack is -0.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.695             -26.316 RESET  " "   -0.695             -26.316 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.650             -19.060 CLK_50  " "   -0.650             -19.060 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.539             -24.310 SETTING_MODE  " "   -0.539             -24.310 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.874 ClkFlag  " "   -0.083              -0.874 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843368 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1677382843379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1677382843542 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1677382843547 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1677382843547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.471 " "Worst-case setup slack is -4.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.471             -89.281 ClkFlag  " "   -4.471             -89.281 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.921             -51.370 RESET  " "   -2.921             -51.370 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.673             -41.643 CLK_50  " "   -2.673             -41.643 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843552 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.512 " "Worst-case hold slack is -0.512" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -1.434 RESET  " "   -0.512              -1.434 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 CLK_50  " "    0.191               0.000 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 ClkFlag  " "    0.265               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.173 " "Worst-case recovery slack is -2.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173             -48.485 ClkFlag  " "   -2.173             -48.485 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.738             -29.944 SETTING_MODE  " "   -1.738             -29.944 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.621             -12.494 RESET  " "   -1.621             -12.494 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.185 " "Worst-case removal slack is -1.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.185              -3.272 SETTING_MODE  " "   -1.185              -3.272 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.075             -12.001 RESET  " "   -1.075             -12.001 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 ClkFlag  " "    0.430               0.000 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.692 " "Worst-case minimum pulse width slack is -0.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.692             -22.763 CLK_50  " "   -0.692             -22.763 CLK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.659             -25.776 RESET  " "   -0.659             -25.776 RESET " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533             -24.251 SETTING_MODE  " "   -0.533             -24.251 SETTING_MODE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843575 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.338 ClkFlag  " "   -0.045              -0.338 ClkFlag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1677382843575 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1677382843575 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677382845292 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1677382845294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 122 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5063 " "Peak virtual memory: 5063 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677382845374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 19:40:45 2023 " "Processing ended: Sat Feb 25 19:40:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677382845374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677382845374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677382845374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1677382845374 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1677382846433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677382846443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 19:40:46 2023 " "Processing started: Sat Feb 25 19:40:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677382846443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677382846443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount " "Command: quartus_eda --read_settings_files=off --write_settings_files=off BCDcount -c BCDcount" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1677382846443 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1677382847700 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1677382847745 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "BCDcount.vho C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/simulation/modelsim/ simulation " "Generated file BCDcount.vho in folder \"C:/Users/mmwil/Desktop/CPEN-312/Lab 3/Quartus Example for lecture 09 - BCDcount/BCDcount/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1677382847919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677382847974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 19:40:47 2023 " "Processing ended: Sat Feb 25 19:40:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677382847974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677382847974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677382847974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677382847974 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 324 s " "Quartus Prime Full Compilation was successful. 0 errors, 324 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1677382848602 ""}
