// Seed: 2018681705
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output wand id_3,
    output tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output uwire id_7,
    input wor id_8,
    input tri id_9,
    output tri0 id_10
    , id_17,
    input tri id_11,
    input supply1 id_12,
    output uwire id_13,
    input tri0 id_14,
    input wor id_15
);
  assign id_7 = 1'b0 <= 1;
endmodule
module module_1 (
    input  wire id_0,
    input  tri  id_1,
    output wand id_2,
    input  wor  id_3
);
  assign id_2 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_3,
      id_2,
      id_2,
      id_3,
      id_1,
      id_2,
      id_3,
      id_0,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
endmodule
