{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740419864168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740419864178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 24 12:57:43 2025 " "Processing started: Mon Feb 24 12:57:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740419864178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419864178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_phase1 -c cpu_phase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_phase1 -c cpu_phase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419864178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1740419865992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1740419865993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/register.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419882869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419882869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/bus.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419882879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419882879 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(111) " "Verilog HDL information at alu.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419882886 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SUB sub alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"SUB\" differs only in case from object \"sub\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740419882888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHR shr alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"SHR\" differs only in case from object \"shr\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740419882888 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHRA shra alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"SHRA\" differs only in case from object \"shra\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740419882889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHL shl alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"SHL\" differs only in case from object \"shl\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740419882889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SHLA shla alu.v(14) " "Verilog HDL Declaration information at alu.v(14): object \"SHLA\" differs only in case from object \"shla\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740419882889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROR ror alu.v(11) " "Verilog HDL Declaration information at alu.v(11): object \"ROR\" differs only in case from object \"ror\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740419882889 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ROL rol alu.v(12) " "Verilog HDL Declaration information at alu.v(12): object \"ROL\" differs only in case from object \"rol\" in the same scope" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1740419882889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419882891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419882891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419882900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419882900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419882930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419882930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file booth_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier " "Found entity 1: booth_multiplier" {  } { { "booth_multiplier.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/booth_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419882962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419882962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419882984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419882984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition.v 3 3 " "Found 3 design units, including 3 entities, in source file addition.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition " "Found entity 1: addition" {  } { { "addition.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883015 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLA16 " "Found entity 2: CLA16" {  } { { "addition.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883015 ""} { "Info" "ISGN_ENTITY_NAME" "3 CLA4 " "Found entity 3: CLA4" {  } { { "addition.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883015 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "addition_tb.v(80) " "Verilog HDL information at addition_tb.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "addition_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition_tb.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addition_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file addition_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 addition_tb " "Found entity 1: addition_tb" {  } { { "addition_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/mux_2_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/encoder_32_5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_bits " "Found entity 1: negate_bits" {  } { { "negate_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/negate_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file not_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_bits " "Found entity 1: not_bits" {  } { { "not_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/not_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883115 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "negate_tb.v(76) " "Verilog HDL information at negate_tb.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/negate_tb.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negate_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file negate_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 negate_tb " "Found entity 1: negate_tb" {  } { { "negate_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/negate_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883146 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "not_tb.v(76) " "Verilog HDL information at not_tb.v(76): always construct contains both blocking and non-blocking assignments" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/not_tb.v" 76 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_tb " "Found entity 1: not_tb" {  } { { "not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/not_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883189 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "multiplication_tb.v(81) " "Verilog HDL information at multiplication_tb.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "multiplication_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/multiplication_tb.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplication_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplication_tb " "Found entity 1: multiplication_tb" {  } { { "multiplication_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/multiplication_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883212 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "division_tb.v(81) " "Verilog HDL information at division_tb.v(81): always construct contains both blocking and non-blocking assignments" {  } { { "division_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division_tb.v" 81 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file division_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 division_tb " "Found entity 1: division_tb" {  } { { "division_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/division_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shr_tb.v(79) " "Verilog HDL information at shr_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shr_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_tb " "Found entity 1: shr_tb" {  } { { "shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shr_bits " "Found entity 1: shr_bits" {  } { { "shr_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shr_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_bits " "Found entity 1: shra_bits" {  } { { "shra_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shra_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883328 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shra_tb.v(79) " "Verilog HDL information at shra_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shra_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shra_tb " "Found entity 1: shra_tb" {  } { { "shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shra_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883357 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shl_tb.v(79) " "Verilog HDL information at shl_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shl_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_tb " "Found entity 1: shl_tb" {  } { { "shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shl_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shl_bits " "Found entity 1: shl_bits" {  } { { "shl_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shl_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883415 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shla_tb.v(79) " "Verilog HDL information at shla_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "shla_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shla_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shla_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file shla_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla_tb " "Found entity 1: shla_tb" {  } { { "shla_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shla_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shla_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file shla_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 shla_bits " "Found entity 1: shla_bits" {  } { { "shla_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/shla_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883478 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ror_tb.v(79) " "Verilog HDL information at ror_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/ror_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_tb " "Found entity 1: ror_tb" {  } { { "ror_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/ror_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ror_bits " "Found entity 1: ror_bits" {  } { { "ror_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/ror_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883526 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rol_tb.v(79) " "Verilog HDL information at rol_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/rol_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_tb " "Found entity 1: rol_tb" {  } { { "rol_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/rol_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 rol_bits " "Found entity 1: rol_bits" {  } { { "rol_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/rol_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883595 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "or_tb.v(79) " "Verilog HDL information at or_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/or_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_tb " "Found entity 1: or_tb" {  } { { "or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/or_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file or_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_bits " "Found entity 1: or_bits" {  } { { "or_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/or_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_bits " "Found entity 1: and_bits" {  } { { "and_bits.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/and_bits.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883670 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "and_tb.v(79) " "Verilog HDL information at and_tb.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/and_tb.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_tb " "Found entity 1: and_tb" {  } { { "and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/and_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883711 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "subtraction_tb.v(80) " "Verilog HDL information at subtraction_tb.v(80): always construct contains both blocking and non-blocking assignments" {  } { { "subtraction_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/subtraction_tb.v" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1740419883731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file subtraction_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtraction_tb " "Found entity 1: subtraction_tb" {  } { { "subtraction_tb.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/subtraction_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtraction.v 1 1 " "Found 1 design units, including 1 entities, in source file subtraction.v" { { "Info" "ISGN_ENTITY_NAME" "1 subtraction " "Found entity 1: subtraction" {  } { { "subtraction.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/subtraction.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740419883768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419883768 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_cout alu.v(49) " "Verilog HDL Implicit Net warning at alu.v(49): created implicit net for \"sub_cout\"" {  } { { "alu.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419883768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1740419883950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "InPortIn datapath.v(45) " "Verilog HDL or VHDL warning at datapath.v(45): object \"InPortIn\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740419883988 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OutPortIn datapath.v(46) " "Verilog HDL or VHDL warning at datapath.v(46): object \"OutPortIn\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740419883988 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OutPortOut datapath.v(46) " "Verilog HDL or VHDL warning at datapath.v(46): object \"OutPortOut\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740419883988 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RCin datapath.v(47) " "Verilog HDL or VHDL warning at datapath.v(47): object \"RCin\" assigned a value but never read" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1740419883988 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:RZHi " "Elaborating entity \"register\" for hierarchy \"register:RZHi\"" {  } { { "datapath.v" "RZHi" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419883991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 mux_2_1:MDRmux " "Elaborating entity \"mux_2_1\" for hierarchy \"mux_2_1:MDRmux\"" {  } { { "datapath.v" "MDRmux" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:BusEncoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:BusEncoder\"" {  } { { "datapath.v" "BusEncoder" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884069 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(6) " "Verilog HDL Case Statement warning at encoder_32_5.v(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/encoder_32_5.v" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1740419884090 "|datapath|encoder_32_5:BusEncoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(6) " "Verilog HDL Case Statement information at encoder_32_5.v(6): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/encoder_32_5.v" 6 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1740419884090 "|datapath|encoder_32_5:BusEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus bus:Bus " "Elaborating entity \"bus\" for hierarchy \"bus:Bus\"" {  } { { "datapath.v" "Bus" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "datapath.v" "ALU" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_multiplier alu:ALU\|booth_multiplier:mul_unit " "Elaborating entity \"booth_multiplier\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\"" {  } { { "alu.v" "mul_unit" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884171 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_multiplier.v(29) " "Verilog HDL Case Statement warning at booth_multiplier.v(29): case item expression never matches the case expression" {  } { { "booth_multiplier.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/booth_multiplier.v" 29 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1740419884213 "|datapath|alu:ALU|booth_multiplier:mul_unit"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "booth_multiplier.v(31) " "Verilog HDL Case Statement warning at booth_multiplier.v(31): case item expression never matches the case expression" {  } { { "booth_multiplier.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/booth_multiplier.v" 31 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1740419884213 "|datapath|alu:ALU|booth_multiplier:mul_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negate_bits alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra " "Elaborating entity \"negate_bits\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\"" {  } { { "booth_multiplier.v" "negate_ra" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/booth_multiplier.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_bits alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|not_bits:not_op " "Elaborating entity \"not_bits\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|not_bits:not_op\"" {  } { { "negate_bits.v" "not_op" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/negate_bits.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addition alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op " "Elaborating entity \"addition\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\"" {  } { { "negate_bits.v" "add_op" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/negate_bits.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA16 alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\|CLA16:CLA_lower " "Elaborating entity \"CLA16\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\|CLA16:CLA_lower\"" {  } { { "addition.v" "CLA_lower" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA4 alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\|CLA16:CLA_lower\|CLA4:CLA_lower " "Elaborating entity \"CLA4\" for hierarchy \"alu:ALU\|booth_multiplier:mul_unit\|negate_bits:negate_ra\|addition:add_op\|CLA16:CLA_lower\|CLA4:CLA_lower\"" {  } { { "addition.v" "CLA_lower" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/addition.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division alu:ALU\|division:div_unit " "Elaborating entity \"division\" for hierarchy \"alu:ALU\|division:div_unit\"" {  } { { "alu.v" "div_unit" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtraction alu:ALU\|subtraction:sub " "Elaborating entity \"subtraction\" for hierarchy \"alu:ALU\|subtraction:sub\"" {  } { { "alu.v" "sub" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_bits alu:ALU\|and_bits:and_ " "Elaborating entity \"and_bits\" for hierarchy \"alu:ALU\|and_bits:and_\"" {  } { { "alu.v" "and_" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_bits alu:ALU\|or_bits:or_ " "Elaborating entity \"or_bits\" for hierarchy \"alu:ALU\|or_bits:or_\"" {  } { { "alu.v" "or_" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shr_bits alu:ALU\|shr_bits:shr " "Elaborating entity \"shr_bits\" for hierarchy \"alu:ALU\|shr_bits:shr\"" {  } { { "alu.v" "shr" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shra_bits alu:ALU\|shra_bits:shra " "Elaborating entity \"shra_bits\" for hierarchy \"alu:ALU\|shra_bits:shra\"" {  } { { "alu.v" "shra" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shl_bits alu:ALU\|shl_bits:shl " "Elaborating entity \"shl_bits\" for hierarchy \"alu:ALU\|shl_bits:shl\"" {  } { { "alu.v" "shl" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shla_bits alu:ALU\|shla_bits:shla " "Elaborating entity \"shla_bits\" for hierarchy \"alu:ALU\|shla_bits:shla\"" {  } { { "alu.v" "shla" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror_bits alu:ALU\|ror_bits:ror " "Elaborating entity \"ror_bits\" for hierarchy \"alu:ALU\|ror_bits:ror\"" {  } { { "alu.v" "ror" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol_bits alu:ALU\|rol_bits:rol " "Elaborating entity \"rol_bits\" for hierarchy \"alu:ALU\|rol_bits:rol\"" {  } { { "alu.v" "rol" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/alu.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419884766 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/output_files/cpu_phase1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/output_files/cpu_phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419886157 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1740419886621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1740419886621 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "64 " "Design contains 64 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clear " "No output dependent on input pin \"clear\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|clear"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZinLo " "No output dependent on input pin \"RZinLo\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|RZinLo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZoutLo " "No output dependent on input pin \"RZoutLo\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|RZoutLo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZinHi " "No output dependent on input pin \"RZinHi\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|RZinHi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RZoutHi " "No output dependent on input pin \"RZoutHi\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|RZoutHi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRin " "No output dependent on input pin \"IRin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|IRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRout " "No output dependent on input pin \"IRout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|IRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RYin " "No output dependent on input pin \"RYin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|RYin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RYout " "No output dependent on input pin \"RYout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|RYout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HIin " "No output dependent on input pin \"HIin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|HIin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LOin " "No output dependent on input pin \"LOin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|LOin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3in " "No output dependent on input pin \"R3in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R3in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R3out " "No output dependent on input pin \"R3out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R3out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4in " "No output dependent on input pin \"R4in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R4in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R4out " "No output dependent on input pin \"R4out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R4out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7in " "No output dependent on input pin \"R7in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R7in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R7out " "No output dependent on input pin \"R7out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R7out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5in " "No output dependent on input pin \"R5in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R5in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R5out " "No output dependent on input pin \"R5out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R5out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2in " "No output dependent on input pin \"R2in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R2in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R2out " "No output dependent on input pin \"R2out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R2out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6in " "No output dependent on input pin \"R6in\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R6in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R6out " "No output dependent on input pin \"R6out\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|R6out"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCout " "No output dependent on input pin \"PCout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|PCout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCin " "No output dependent on input pin \"PCin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|PCin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IncPC " "No output dependent on input pin \"IncPC\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|IncPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRin " "No output dependent on input pin \"MDRin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|MDRin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRout " "No output dependent on input pin \"MDRout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|MDRout"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MDRread " "No output dependent on input pin \"MDRread\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|MDRread"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[0\] " "No output dependent on input pin \"Mdatain\[0\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[1\] " "No output dependent on input pin \"Mdatain\[1\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[2\] " "No output dependent on input pin \"Mdatain\[2\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[3\] " "No output dependent on input pin \"Mdatain\[3\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[4\] " "No output dependent on input pin \"Mdatain\[4\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[5\] " "No output dependent on input pin \"Mdatain\[5\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[6\] " "No output dependent on input pin \"Mdatain\[6\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[7\] " "No output dependent on input pin \"Mdatain\[7\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[8\] " "No output dependent on input pin \"Mdatain\[8\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[9\] " "No output dependent on input pin \"Mdatain\[9\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[10\] " "No output dependent on input pin \"Mdatain\[10\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[11\] " "No output dependent on input pin \"Mdatain\[11\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[12\] " "No output dependent on input pin \"Mdatain\[12\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[13\] " "No output dependent on input pin \"Mdatain\[13\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[14\] " "No output dependent on input pin \"Mdatain\[14\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[15\] " "No output dependent on input pin \"Mdatain\[15\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[16\] " "No output dependent on input pin \"Mdatain\[16\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[17\] " "No output dependent on input pin \"Mdatain\[17\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[18\] " "No output dependent on input pin \"Mdatain\[18\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[19\] " "No output dependent on input pin \"Mdatain\[19\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[20\] " "No output dependent on input pin \"Mdatain\[20\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[21\] " "No output dependent on input pin \"Mdatain\[21\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[22\] " "No output dependent on input pin \"Mdatain\[22\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[23\] " "No output dependent on input pin \"Mdatain\[23\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[24\] " "No output dependent on input pin \"Mdatain\[24\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[25\] " "No output dependent on input pin \"Mdatain\[25\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[26\] " "No output dependent on input pin \"Mdatain\[26\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[27\] " "No output dependent on input pin \"Mdatain\[27\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[28\] " "No output dependent on input pin \"Mdatain\[28\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[29\] " "No output dependent on input pin \"Mdatain\[29\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[30\] " "No output dependent on input pin \"Mdatain\[30\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Mdatain\[31\] " "No output dependent on input pin \"Mdatain\[31\]\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|Mdatain[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARin " "No output dependent on input pin \"MARin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|MARin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MARout " "No output dependent on input pin \"MARout\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/elec374/cpu_project/phase1/datapath.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1740419886956 "|datapath|MARout"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1740419886956 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1740419886960 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1740419886960 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1740419886960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740419887004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 24 12:58:07 2025 " "Processing ended: Mon Feb 24 12:58:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740419887004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740419887004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740419887004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1740419887004 ""}
