[
  {
    "module_name": "prev_ext",
    "depth": 8,
    "width": 3,
    "masked": false,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.cu_interface_inst.wf_gather_cnt.prev_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_vgpr_0_0.next.prev_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_sgpr_0_0.next.prev_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_vgpr_0_0.prev.prev_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_sgpr_0_0.prev.prev_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_lds_0_0.next.prev_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_lds_0_0.prev.prev_ext"
    ]
  },
  {
    "module_name": "addr1_ext",
    "depth": 8,
    "width": 17,
    "masked": false,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_lds_0_0.addr2.addr1_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_lds_0_0.addr1.addr1_ext"
    ]
  },
  {
    "module_name": "addr1_0_ext",
    "depth": 8,
    "width": 10,
    "masked": false,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_vgpr_0_0.addr2.addr1_0_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_sgpr_0_0.addr2.addr1_0_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_vgpr_0_0.addr1.addr1_0_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.resource_table_inst.rtram_sgpr_0_0.addr1.addr1_0_ext"
    ]
  },
  {
    "module_name": "wf_gather_ram_ext",
    "depth": 8,
    "width": 38,
    "masked": false,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.cta.cta_sche.cu_interface_inst.wf_gather_ram.wf_gather_ram_ext"
    ]
  },
  {
    "module_name": "regs_ext",
    "depth": 256,
    "width": 256,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 32,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.pipe.operand_collector.FloatRegFileBank_3.regs.regs_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.pipe.operand_collector.FloatRegFileBank_2.regs.regs_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.pipe.operand_collector.FloatRegFileBank_1.regs.regs_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.pipe.operand_collector.FloatRegFileBank.regs.regs_ext"
    ]
  },
  {
    "module_name": "regs_0_ext",
    "depth": 256,
    "width": 32,
    "masked": false,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.pipe.operand_collector.RegFileBank_3.regs.regs_0_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.pipe.operand_collector.RegFileBank_2.regs.regs_0_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.pipe.operand_collector.RegFileBank_1.regs.regs_0_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.pipe.operand_collector.RegFileBank.regs.regs_0_ext"
    ]
  },
  {
    "module_name": "array_ext",
    "depth": 256,
    "width": 34,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 17,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.TagAccess.tagBodyAccess.array.array_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.icache.tagAccess.tagBodyAccess.array.array_ext"
    ]
  },
  {
    "module_name": "array_0_ext",
    "depth": 256,
    "width": 2048,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 1024,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.icache.dataAccess.array.array_0_ext"
    ]
  },
  {
    "module_name": "array_1_ext",
    "depth": 256,
    "width": 20,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 10,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.TagAccess.timeAccess.array.array_1_ext"
    ]
  },
  {
    "module_name": "array_2_ext",
    "depth": 256,
    "width": 256,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 128,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.TagAccess.dirtyMaskAccess.array.array_2_ext"
    ]
  },
  {
    "module_name": "array_3_ext",
    "depth": 512,
    "width": 32,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 8,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_31.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_30.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_29.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_28.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_27.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_26.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_25.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_24.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_23.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_22.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_21.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_20.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_19.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_18.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_17.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_16.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_15.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_14.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_13.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_12.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_11.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_10.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_9.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_8.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_7.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_6.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_5.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_4.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_3.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_2.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess_1.array.array_3_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.dcache.DataAccessesRRsp_DataAccess.array.array_3_ext"
    ]
  },
  {
    "module_name": "array_4_ext",
    "depth": 4096,
    "width": 32,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 8,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.sharedmem.DataAccessesRRsp_DataAccess_7.array.array_4_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.sharedmem.DataAccessesRRsp_DataAccess_6.array.array_4_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.sharedmem.DataAccessesRRsp_DataAccess_5.array.array_4_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.sharedmem.DataAccessesRRsp_DataAccess_4.array.array_4_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.sharedmem.DataAccessesRRsp_DataAccess_3.array.array_4_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.sharedmem.DataAccessesRRsp_DataAccess_2.array.array_4_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.sharedmem.DataAccessesRRsp_DataAccess_1.array.array_4_ext",
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.SM_wrapper.sharedmem.DataAccessesRRsp_DataAccess.array.array_4_ext"
    ]
  },
  {
    "module_name": "array_5_ext",
    "depth": 64,
    "width": 304,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 19,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.Scheduler.directory.cc_dir.array.array_5_ext"
    ]
  },
  {
    "module_name": "array_6_ext",
    "depth": 1024,
    "width": 1024,
    "masked": true,
    "read": 1,
    "write": 1,
    "readwrite": 0,
    "mask_granularity": 8,
    "extra_ports": [],
    "hierarchy": [
      "GPGPU_axi_adapter_top.gpgpu_axi_top.gpgpu_top.Scheduler.bankedStore.cc_banks.array.array_6_ext"
    ]
  }
]
