#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Aug  5 02:29:11 2023
# Process ID: 60216
# Current directory: D:/Project/ZYNQ/7035/test2023/test2023.runs/design_1_MOV_RMS_AM_0_synth_1
# Command line: vivado.exe -log design_1_MOV_RMS_AM_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MOV_RMS_AM_0.tcl
# Log file: D:/Project/ZYNQ/7035/test2023/test2023.runs/design_1_MOV_RMS_AM_0_synth_1/design_1_MOV_RMS_AM_0.vds
# Journal file: D:/Project/ZYNQ/7035/test2023/test2023.runs/design_1_MOV_RMS_AM_0_synth_1\vivado.jou
# Running On: DESKTOP-PPMNIMR, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16857 MB
#-----------------------------------------------------------
source design_1_MOV_RMS_AM_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_MOV_RMS_AM_0 -part xc7z035ffg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 38484
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1290.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_MOV_RMS_AM_0' [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_MOV_RMS_AM_0/synth/design_1_MOV_RMS_AM_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'MOV_RMS' [D:/Project/ZYNQ/7020/verilog_data/MOV_RMS.v:23]
INFO: [Synth 8-6157] synthesizing module 'MOV_AVR_RMS' [D:/Project/ZYNQ/7020/verilog_data/MOV_AVR.sv:77]
INFO: [Synth 8-6155] done synthesizing module 'MOV_AVR_RMS' (0#1) [D:/Project/ZYNQ/7020/verilog_data/MOV_AVR.sv:77]
WARNING: [Synth 8-7071] port 'AC_data' of module 'MOV_AVR_RMS' is unconnected for instance 'RMStest' [D:/Project/ZYNQ/7020/verilog_data/MOV_RMS.v:50]
WARNING: [Synth 8-7023] instance 'RMStest' of module 'MOV_AVR_RMS' has 6 connections declared, but only 5 given [D:/Project/ZYNQ/7020/verilog_data/MOV_RMS.v:50]
INFO: [Synth 8-6155] done synthesizing module 'MOV_RMS' (0#1) [D:/Project/ZYNQ/7020/verilog_data/MOV_RMS.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MOV_RMS_AM_0' (0#1) [d:/Project/ZYNQ/7035/test2023/test2023.gen/sources_1/bd/design_1/ip/design_1_MOV_RMS_AM_0/synth/design_1_MOV_RMS_AM_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:27 . Memory (MB): peak = 1474.934 ; gain = 184.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1474.934 ; gain = 184.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1474.934 ; gain = 184.328
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.544 . Memory (MB): peak = 1474.934 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1580.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1586.430 ; gain = 5.742
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:54 ; elapsed = 00:02:44 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   35 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               16 Bit    Registers := 3130  
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:16 ; elapsed = 00:05:16 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:20 ; elapsed = 00:05:24 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:05:24 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:22 ; elapsed = 00:05:27 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:05:32 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:05:32 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:25 ; elapsed = 00:05:32 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:25 ; elapsed = 00:05:32 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:25 ; elapsed = 00:05:32 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:25 ; elapsed = 00:05:32 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|srl         | data_buf_reg[3124][15] | 3125   | 16    | YES          | NO                 | YES               | 0      | 1568    | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    11|
|2     |LUT1    |    17|
|3     |LUT2    |    30|
|4     |LUT3    |    30|
|5     |LUT4    |    16|
|6     |SRLC32E |  1568|
|7     |FDRE    |  3248|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:25 ; elapsed = 00:05:32 . Memory (MB): peak = 1586.430 ; gain = 295.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:19 ; elapsed = 00:05:24 . Memory (MB): peak = 1586.430 ; gain = 184.328
Synthesis Optimization Complete : Time (s): cpu = 00:02:25 ; elapsed = 00:05:32 . Memory (MB): peak = 1586.430 ; gain = 295.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1586.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_MOV_RMS_AM_0' is not ideal for floorplanning, since the cellview 'design_1_MOV_RMS_AM_0' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1586.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 130e13fa
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:27 ; elapsed = 00:05:40 . Memory (MB): peak = 1586.430 ; gain = 295.824
INFO: [Common 17-1381] The checkpoint 'D:/Project/ZYNQ/7035/test2023/test2023.runs/design_1_MOV_RMS_AM_0_synth_1/design_1_MOV_RMS_AM_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_MOV_RMS_AM_0, cache-ID = fc111c06daeff054
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/Project/ZYNQ/7035/test2023/test2023.runs/design_1_MOV_RMS_AM_0_synth_1/design_1_MOV_RMS_AM_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_MOV_RMS_AM_0_utilization_synth.rpt -pb design_1_MOV_RMS_AM_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  5 02:35:00 2023...
