
TP_BUS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000087d8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004bc  080089a8  080089a8  000189a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008e64  08008e64  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08008e64  08008e64  00018e64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008e6c  08008e6c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008e6c  08008e6c  00018e6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008e70  08008e70  00018e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08008e74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d0  200001e4  08009058  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004b4  08009058  000204b4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fdbd  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002aea  00000000  00000000  00030014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d10  00000000  00000000  00032b00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a12  00000000  00000000  00033810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000238ba  00000000  00000000  00034222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001306c  00000000  00000000  00057adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cfba8  00000000  00000000  0006ab48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004660  00000000  00000000  0013a6f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0013ed50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008990 	.word	0x08008990

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e8 	.word	0x200001e8
 800020c:	08008990 	.word	0x08008990

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <strlen>:
 80002d0:	4603      	mov	r3, r0
 80002d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	d1fb      	bne.n	80002d2 <strlen+0x2>
 80002da:	1a18      	subs	r0, r3, r0
 80002dc:	3801      	subs	r0, #1
 80002de:	4770      	bx	lr

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_ldivmod>:
 8000c08:	b97b      	cbnz	r3, 8000c2a <__aeabi_ldivmod+0x22>
 8000c0a:	b972      	cbnz	r2, 8000c2a <__aeabi_ldivmod+0x22>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bfbe      	ittt	lt
 8000c10:	2000      	movlt	r0, #0
 8000c12:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c16:	e006      	blt.n	8000c26 <__aeabi_ldivmod+0x1e>
 8000c18:	bf08      	it	eq
 8000c1a:	2800      	cmpeq	r0, #0
 8000c1c:	bf1c      	itt	ne
 8000c1e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000c22:	f04f 30ff 	movne.w	r0, #4294967295
 8000c26:	f000 b9bb 	b.w	8000fa0 <__aeabi_idiv0>
 8000c2a:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c2e:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c32:	2900      	cmp	r1, #0
 8000c34:	db09      	blt.n	8000c4a <__aeabi_ldivmod+0x42>
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	db1a      	blt.n	8000c70 <__aeabi_ldivmod+0x68>
 8000c3a:	f000 f84d 	bl	8000cd8 <__udivmoddi4>
 8000c3e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c46:	b004      	add	sp, #16
 8000c48:	4770      	bx	lr
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	db1b      	blt.n	8000c8c <__aeabi_ldivmod+0x84>
 8000c54:	f000 f840 	bl	8000cd8 <__udivmoddi4>
 8000c58:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c5c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c60:	b004      	add	sp, #16
 8000c62:	4240      	negs	r0, r0
 8000c64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c68:	4252      	negs	r2, r2
 8000c6a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c6e:	4770      	bx	lr
 8000c70:	4252      	negs	r2, r2
 8000c72:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c76:	f000 f82f 	bl	8000cd8 <__udivmoddi4>
 8000c7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c82:	b004      	add	sp, #16
 8000c84:	4240      	negs	r0, r0
 8000c86:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c8a:	4770      	bx	lr
 8000c8c:	4252      	negs	r2, r2
 8000c8e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000c92:	f000 f821 	bl	8000cd8 <__udivmoddi4>
 8000c96:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c9e:	b004      	add	sp, #16
 8000ca0:	4252      	negs	r2, r2
 8000ca2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b970 	b.w	8000fa0 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	460d      	mov	r5, r1
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	460f      	mov	r7, r1
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d14a      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce8:	428a      	cmp	r2, r1
 8000cea:	4694      	mov	ip, r2
 8000cec:	d965      	bls.n	8000dba <__udivmoddi4+0xe2>
 8000cee:	fab2 f382 	clz	r3, r2
 8000cf2:	b143      	cbz	r3, 8000d06 <__udivmoddi4+0x2e>
 8000cf4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cf8:	f1c3 0220 	rsb	r2, r3, #32
 8000cfc:	409f      	lsls	r7, r3
 8000cfe:	fa20 f202 	lsr.w	r2, r0, r2
 8000d02:	4317      	orrs	r7, r2
 8000d04:	409c      	lsls	r4, r3
 8000d06:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d0a:	fa1f f58c 	uxth.w	r5, ip
 8000d0e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d12:	0c22      	lsrs	r2, r4, #16
 8000d14:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d18:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d1c:	fb01 f005 	mul.w	r0, r1, r5
 8000d20:	4290      	cmp	r0, r2
 8000d22:	d90a      	bls.n	8000d3a <__udivmoddi4+0x62>
 8000d24:	eb1c 0202 	adds.w	r2, ip, r2
 8000d28:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d2c:	f080 811c 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d30:	4290      	cmp	r0, r2
 8000d32:	f240 8119 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d36:	3902      	subs	r1, #2
 8000d38:	4462      	add	r2, ip
 8000d3a:	1a12      	subs	r2, r2, r0
 8000d3c:	b2a4      	uxth	r4, r4
 8000d3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d46:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4a:	fb00 f505 	mul.w	r5, r0, r5
 8000d4e:	42a5      	cmp	r5, r4
 8000d50:	d90a      	bls.n	8000d68 <__udivmoddi4+0x90>
 8000d52:	eb1c 0404 	adds.w	r4, ip, r4
 8000d56:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5a:	f080 8107 	bcs.w	8000f6c <__udivmoddi4+0x294>
 8000d5e:	42a5      	cmp	r5, r4
 8000d60:	f240 8104 	bls.w	8000f6c <__udivmoddi4+0x294>
 8000d64:	4464      	add	r4, ip
 8000d66:	3802      	subs	r0, #2
 8000d68:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d6c:	1b64      	subs	r4, r4, r5
 8000d6e:	2100      	movs	r1, #0
 8000d70:	b11e      	cbz	r6, 8000d7a <__udivmoddi4+0xa2>
 8000d72:	40dc      	lsrs	r4, r3
 8000d74:	2300      	movs	r3, #0
 8000d76:	e9c6 4300 	strd	r4, r3, [r6]
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d908      	bls.n	8000d94 <__udivmoddi4+0xbc>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80ed 	beq.w	8000f62 <__udivmoddi4+0x28a>
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d8e:	4608      	mov	r0, r1
 8000d90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d94:	fab3 f183 	clz	r1, r3
 8000d98:	2900      	cmp	r1, #0
 8000d9a:	d149      	bne.n	8000e30 <__udivmoddi4+0x158>
 8000d9c:	42ab      	cmp	r3, r5
 8000d9e:	d302      	bcc.n	8000da6 <__udivmoddi4+0xce>
 8000da0:	4282      	cmp	r2, r0
 8000da2:	f200 80f8 	bhi.w	8000f96 <__udivmoddi4+0x2be>
 8000da6:	1a84      	subs	r4, r0, r2
 8000da8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dac:	2001      	movs	r0, #1
 8000dae:	4617      	mov	r7, r2
 8000db0:	2e00      	cmp	r6, #0
 8000db2:	d0e2      	beq.n	8000d7a <__udivmoddi4+0xa2>
 8000db4:	e9c6 4700 	strd	r4, r7, [r6]
 8000db8:	e7df      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000dba:	b902      	cbnz	r2, 8000dbe <__udivmoddi4+0xe6>
 8000dbc:	deff      	udf	#255	; 0xff
 8000dbe:	fab2 f382 	clz	r3, r2
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	f040 8090 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dc8:	1a8a      	subs	r2, r1, r2
 8000dca:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dce:	fa1f fe8c 	uxth.w	lr, ip
 8000dd2:	2101      	movs	r1, #1
 8000dd4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000dd8:	fb07 2015 	mls	r0, r7, r5, r2
 8000ddc:	0c22      	lsrs	r2, r4, #16
 8000dde:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000de2:	fb0e f005 	mul.w	r0, lr, r5
 8000de6:	4290      	cmp	r0, r2
 8000de8:	d908      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dea:	eb1c 0202 	adds.w	r2, ip, r2
 8000dee:	f105 38ff 	add.w	r8, r5, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4290      	cmp	r0, r2
 8000df6:	f200 80cb 	bhi.w	8000f90 <__udivmoddi4+0x2b8>
 8000dfa:	4645      	mov	r5, r8
 8000dfc:	1a12      	subs	r2, r2, r0
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e04:	fb07 2210 	mls	r2, r7, r0, r2
 8000e08:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e0c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e10:	45a6      	cmp	lr, r4
 8000e12:	d908      	bls.n	8000e26 <__udivmoddi4+0x14e>
 8000e14:	eb1c 0404 	adds.w	r4, ip, r4
 8000e18:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e1c:	d202      	bcs.n	8000e24 <__udivmoddi4+0x14c>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f200 80bb 	bhi.w	8000f9a <__udivmoddi4+0x2c2>
 8000e24:	4610      	mov	r0, r2
 8000e26:	eba4 040e 	sub.w	r4, r4, lr
 8000e2a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e2e:	e79f      	b.n	8000d70 <__udivmoddi4+0x98>
 8000e30:	f1c1 0720 	rsb	r7, r1, #32
 8000e34:	408b      	lsls	r3, r1
 8000e36:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e3a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e3e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e42:	fa20 f307 	lsr.w	r3, r0, r7
 8000e46:	40fd      	lsrs	r5, r7
 8000e48:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e4c:	4323      	orrs	r3, r4
 8000e4e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e52:	fa1f fe8c 	uxth.w	lr, ip
 8000e56:	fb09 5518 	mls	r5, r9, r8, r5
 8000e5a:	0c1c      	lsrs	r4, r3, #16
 8000e5c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e60:	fb08 f50e 	mul.w	r5, r8, lr
 8000e64:	42a5      	cmp	r5, r4
 8000e66:	fa02 f201 	lsl.w	r2, r2, r1
 8000e6a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1c 0404 	adds.w	r4, ip, r4
 8000e74:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e78:	f080 8088 	bcs.w	8000f8c <__udivmoddi4+0x2b4>
 8000e7c:	42a5      	cmp	r5, r4
 8000e7e:	f240 8085 	bls.w	8000f8c <__udivmoddi4+0x2b4>
 8000e82:	f1a8 0802 	sub.w	r8, r8, #2
 8000e86:	4464      	add	r4, ip
 8000e88:	1b64      	subs	r4, r4, r5
 8000e8a:	b29d      	uxth	r5, r3
 8000e8c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e90:	fb09 4413 	mls	r4, r9, r3, r4
 8000e94:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e98:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e9c:	45a6      	cmp	lr, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ea8:	d26c      	bcs.n	8000f84 <__udivmoddi4+0x2ac>
 8000eaa:	45a6      	cmp	lr, r4
 8000eac:	d96a      	bls.n	8000f84 <__udivmoddi4+0x2ac>
 8000eae:	3b02      	subs	r3, #2
 8000eb0:	4464      	add	r4, ip
 8000eb2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eb6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eba:	eba4 040e 	sub.w	r4, r4, lr
 8000ebe:	42ac      	cmp	r4, r5
 8000ec0:	46c8      	mov	r8, r9
 8000ec2:	46ae      	mov	lr, r5
 8000ec4:	d356      	bcc.n	8000f74 <__udivmoddi4+0x29c>
 8000ec6:	d053      	beq.n	8000f70 <__udivmoddi4+0x298>
 8000ec8:	b156      	cbz	r6, 8000ee0 <__udivmoddi4+0x208>
 8000eca:	ebb0 0208 	subs.w	r2, r0, r8
 8000ece:	eb64 040e 	sbc.w	r4, r4, lr
 8000ed2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ed6:	40ca      	lsrs	r2, r1
 8000ed8:	40cc      	lsrs	r4, r1
 8000eda:	4317      	orrs	r7, r2
 8000edc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee8:	f1c3 0120 	rsb	r1, r3, #32
 8000eec:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ef0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ef4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ef8:	409d      	lsls	r5, r3
 8000efa:	432a      	orrs	r2, r5
 8000efc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f00:	fa1f fe8c 	uxth.w	lr, ip
 8000f04:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f08:	fb07 1510 	mls	r5, r7, r0, r1
 8000f0c:	0c11      	lsrs	r1, r2, #16
 8000f0e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f12:	fb00 f50e 	mul.w	r5, r0, lr
 8000f16:	428d      	cmp	r5, r1
 8000f18:	fa04 f403 	lsl.w	r4, r4, r3
 8000f1c:	d908      	bls.n	8000f30 <__udivmoddi4+0x258>
 8000f1e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f22:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f26:	d22f      	bcs.n	8000f88 <__udivmoddi4+0x2b0>
 8000f28:	428d      	cmp	r5, r1
 8000f2a:	d92d      	bls.n	8000f88 <__udivmoddi4+0x2b0>
 8000f2c:	3802      	subs	r0, #2
 8000f2e:	4461      	add	r1, ip
 8000f30:	1b49      	subs	r1, r1, r5
 8000f32:	b292      	uxth	r2, r2
 8000f34:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f38:	fb07 1115 	mls	r1, r7, r5, r1
 8000f3c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f40:	fb05 f10e 	mul.w	r1, r5, lr
 8000f44:	4291      	cmp	r1, r2
 8000f46:	d908      	bls.n	8000f5a <__udivmoddi4+0x282>
 8000f48:	eb1c 0202 	adds.w	r2, ip, r2
 8000f4c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f50:	d216      	bcs.n	8000f80 <__udivmoddi4+0x2a8>
 8000f52:	4291      	cmp	r1, r2
 8000f54:	d914      	bls.n	8000f80 <__udivmoddi4+0x2a8>
 8000f56:	3d02      	subs	r5, #2
 8000f58:	4462      	add	r2, ip
 8000f5a:	1a52      	subs	r2, r2, r1
 8000f5c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f60:	e738      	b.n	8000dd4 <__udivmoddi4+0xfc>
 8000f62:	4631      	mov	r1, r6
 8000f64:	4630      	mov	r0, r6
 8000f66:	e708      	b.n	8000d7a <__udivmoddi4+0xa2>
 8000f68:	4639      	mov	r1, r7
 8000f6a:	e6e6      	b.n	8000d3a <__udivmoddi4+0x62>
 8000f6c:	4610      	mov	r0, r2
 8000f6e:	e6fb      	b.n	8000d68 <__udivmoddi4+0x90>
 8000f70:	4548      	cmp	r0, r9
 8000f72:	d2a9      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f74:	ebb9 0802 	subs.w	r8, r9, r2
 8000f78:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	e7a3      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f80:	4645      	mov	r5, r8
 8000f82:	e7ea      	b.n	8000f5a <__udivmoddi4+0x282>
 8000f84:	462b      	mov	r3, r5
 8000f86:	e794      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f88:	4640      	mov	r0, r8
 8000f8a:	e7d1      	b.n	8000f30 <__udivmoddi4+0x258>
 8000f8c:	46d0      	mov	r8, sl
 8000f8e:	e77b      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f90:	3d02      	subs	r5, #2
 8000f92:	4462      	add	r2, ip
 8000f94:	e732      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f96:	4608      	mov	r0, r1
 8000f98:	e70a      	b.n	8000db0 <__udivmoddi4+0xd8>
 8000f9a:	4464      	add	r4, ip
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	e742      	b.n	8000e26 <__udivmoddi4+0x14e>

08000fa0 <__aeabi_idiv0>:
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop

08000fa4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000fa8:	4b17      	ldr	r3, [pc, #92]	; (8001008 <MX_CAN1_Init+0x64>)
 8000faa:	4a18      	ldr	r2, [pc, #96]	; (800100c <MX_CAN1_Init+0x68>)
 8000fac:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8000fae:	4b16      	ldr	r3, [pc, #88]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fb0:	2206      	movs	r2, #6
 8000fb2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fba:	4b13      	ldr	r3, [pc, #76]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8000fc0:	4b11      	ldr	r3, [pc, #68]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fc2:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8000fc6:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000fc8:	4b0f      	ldr	r3, [pc, #60]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fca:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000fce:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000fd0:	4b0d      	ldr	r3, [pc, #52]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000fd6:	4b0c      	ldr	r3, [pc, #48]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000fdc:	4b0a      	ldr	r3, [pc, #40]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000fe2:	4b09      	ldr	r3, [pc, #36]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000fe8:	4b07      	ldr	r3, [pc, #28]	; (8001008 <MX_CAN1_Init+0x64>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000fee:	4b06      	ldr	r3, [pc, #24]	; (8001008 <MX_CAN1_Init+0x64>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000ff4:	4804      	ldr	r0, [pc, #16]	; (8001008 <MX_CAN1_Init+0x64>)
 8000ff6:	f001 fb71 	bl	80026dc <HAL_CAN_Init>
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d001      	beq.n	8001004 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001000:	f001 f87e 	bl	8002100 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001004:	bf00      	nop
 8001006:	bd80      	pop	{r7, pc}
 8001008:	20000200 	.word	0x20000200
 800100c:	40006400 	.word	0x40006400

08001010 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b08a      	sub	sp, #40	; 0x28
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001018:	f107 0314 	add.w	r3, r7, #20
 800101c:	2200      	movs	r2, #0
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	605a      	str	r2, [r3, #4]
 8001022:	609a      	str	r2, [r3, #8]
 8001024:	60da      	str	r2, [r3, #12]
 8001026:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a19      	ldr	r2, [pc, #100]	; (8001094 <HAL_CAN_MspInit+0x84>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d12c      	bne.n	800108c <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
 8001036:	4b18      	ldr	r3, [pc, #96]	; (8001098 <HAL_CAN_MspInit+0x88>)
 8001038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800103a:	4a17      	ldr	r2, [pc, #92]	; (8001098 <HAL_CAN_MspInit+0x88>)
 800103c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001040:	6413      	str	r3, [r2, #64]	; 0x40
 8001042:	4b15      	ldr	r3, [pc, #84]	; (8001098 <HAL_CAN_MspInit+0x88>)
 8001044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001046:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800104a:	613b      	str	r3, [r7, #16]
 800104c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	4b11      	ldr	r3, [pc, #68]	; (8001098 <HAL_CAN_MspInit+0x88>)
 8001054:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001056:	4a10      	ldr	r2, [pc, #64]	; (8001098 <HAL_CAN_MspInit+0x88>)
 8001058:	f043 0302 	orr.w	r3, r3, #2
 800105c:	6313      	str	r3, [r2, #48]	; 0x30
 800105e:	4b0e      	ldr	r3, [pc, #56]	; (8001098 <HAL_CAN_MspInit+0x88>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	f003 0302 	and.w	r3, r3, #2
 8001066:	60fb      	str	r3, [r7, #12]
 8001068:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800106a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800106e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001070:	2302      	movs	r3, #2
 8001072:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001074:	2300      	movs	r3, #0
 8001076:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001078:	2303      	movs	r3, #3
 800107a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800107c:	2309      	movs	r3, #9
 800107e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	4619      	mov	r1, r3
 8001086:	4805      	ldr	r0, [pc, #20]	; (800109c <HAL_CAN_MspInit+0x8c>)
 8001088:	f001 fee6 	bl	8002e58 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800108c:	bf00      	nop
 800108e:	3728      	adds	r7, #40	; 0x28
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}
 8001094:	40006400 	.word	0x40006400
 8001098:	40023800 	.word	0x40023800
 800109c:	40020400 	.word	0x40020400

080010a0 <checkID>:
signed short dig_P6 = 0;
signed short dig_P7 = 0;
signed short dig_P8 = 0;
signed short dig_P9 = 0;

int checkID(void){
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af02      	add	r7, sp, #8
	uint8_t buffer[1];
	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, &ID_address, 1, HAL_MAX_DELAY);
 80010a6:	4b1d      	ldr	r3, [pc, #116]	; (800111c <checkID+0x7c>)
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	b299      	uxth	r1, r3
 80010ac:	f04f 33ff 	mov.w	r3, #4294967295
 80010b0:	9300      	str	r3, [sp, #0]
 80010b2:	2301      	movs	r3, #1
 80010b4:	4a1a      	ldr	r2, [pc, #104]	; (8001120 <checkID+0x80>)
 80010b6:	481b      	ldr	r0, [pc, #108]	; (8001124 <checkID+0x84>)
 80010b8:	f002 f9c0 	bl	800343c <HAL_I2C_Master_Transmit>
 80010bc:	4603      	mov	r3, r0
 80010be:	461a      	mov	r2, r3
 80010c0:	4b19      	ldr	r3, [pc, #100]	; (8001128 <checkID+0x88>)
 80010c2:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 80010c4:	4b18      	ldr	r3, [pc, #96]	; (8001128 <checkID+0x88>)
 80010c6:	781b      	ldrb	r3, [r3, #0]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d004      	beq.n	80010d6 <checkID+0x36>
		printf("Problme avec l'I2C\r\n");
 80010cc:	4817      	ldr	r0, [pc, #92]	; (800112c <checkID+0x8c>)
 80010ce:	f005 fcc3 	bl	8006a58 <puts>
		return 1;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e01d      	b.n	8001112 <checkID+0x72>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, buffer, 1, HAL_MAX_DELAY);
 80010d6:	4b11      	ldr	r3, [pc, #68]	; (800111c <checkID+0x7c>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	b299      	uxth	r1, r3
 80010dc:	1d3a      	adds	r2, r7, #4
 80010de:	f04f 33ff 	mov.w	r3, #4294967295
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	2301      	movs	r3, #1
 80010e6:	480f      	ldr	r0, [pc, #60]	; (8001124 <checkID+0x84>)
 80010e8:	f002 faa6 	bl	8003638 <HAL_I2C_Master_Receive>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	4b0d      	ldr	r3, [pc, #52]	; (8001128 <checkID+0x88>)
 80010f2:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 80010f4:	4b0c      	ldr	r3, [pc, #48]	; (8001128 <checkID+0x88>)
 80010f6:	781b      	ldrb	r3, [r3, #0]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d004      	beq.n	8001106 <checkID+0x66>
		printf("Problme avec l'I2C\r\n");
 80010fc:	480b      	ldr	r0, [pc, #44]	; (800112c <checkID+0x8c>)
 80010fe:	f005 fcab 	bl	8006a58 <puts>
		return 1;
 8001102:	2301      	movs	r3, #1
 8001104:	e005      	b.n	8001112 <checkID+0x72>
	}
	printf("L'ID du capteur est 0x%x\r\n",buffer[0]);
 8001106:	793b      	ldrb	r3, [r7, #4]
 8001108:	4619      	mov	r1, r3
 800110a:	4809      	ldr	r0, [pc, #36]	; (8001130 <checkID+0x90>)
 800110c:	f005 fc3e 	bl	800698c <iprintf>
	return 0;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	20000000 	.word	0x20000000
 8001120:	20000001 	.word	0x20000001
 8001124:	20000254 	.word	0x20000254
 8001128:	20000228 	.word	0x20000228
 800112c:	080089a8 	.word	0x080089a8
 8001130:	080089c0 	.word	0x080089c0

08001134 <BMP280_config>:


int BMP280_config(void){
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af02      	add	r7, sp, #8
	uint8_t buffer[1];
	uint8_t buf[2];
	buf[0]= ctrl_meas;
 800113a:	4b22      	ldr	r3, [pc, #136]	; (80011c4 <BMP280_config+0x90>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	703b      	strb	r3, [r7, #0]
	buf[1]= config;
 8001140:	4b21      	ldr	r3, [pc, #132]	; (80011c8 <BMP280_config+0x94>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	707b      	strb	r3, [r7, #1]
	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, buf, 2, HAL_MAX_DELAY);
 8001146:	4b21      	ldr	r3, [pc, #132]	; (80011cc <BMP280_config+0x98>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	b299      	uxth	r1, r3
 800114c:	463a      	mov	r2, r7
 800114e:	f04f 33ff 	mov.w	r3, #4294967295
 8001152:	9300      	str	r3, [sp, #0]
 8001154:	2302      	movs	r3, #2
 8001156:	481e      	ldr	r0, [pc, #120]	; (80011d0 <BMP280_config+0x9c>)
 8001158:	f002 f970 	bl	800343c <HAL_I2C_Master_Transmit>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	4b1c      	ldr	r3, [pc, #112]	; (80011d4 <BMP280_config+0xa0>)
 8001162:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8001164:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <BMP280_config+0xa0>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d004      	beq.n	8001176 <BMP280_config+0x42>
		printf("Problme avec l'I2C\r\n");
 800116c:	481a      	ldr	r0, [pc, #104]	; (80011d8 <BMP280_config+0xa4>)
 800116e:	f005 fc73 	bl	8006a58 <puts>
		return 1;
 8001172:	2301      	movs	r3, #1
 8001174:	e022      	b.n	80011bc <BMP280_config+0x88>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, buffer, 1, HAL_MAX_DELAY);
 8001176:	4b15      	ldr	r3, [pc, #84]	; (80011cc <BMP280_config+0x98>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	b299      	uxth	r1, r3
 800117c:	1d3a      	adds	r2, r7, #4
 800117e:	f04f 33ff 	mov.w	r3, #4294967295
 8001182:	9300      	str	r3, [sp, #0]
 8001184:	2301      	movs	r3, #1
 8001186:	4812      	ldr	r0, [pc, #72]	; (80011d0 <BMP280_config+0x9c>)
 8001188:	f002 fa56 	bl	8003638 <HAL_I2C_Master_Receive>
 800118c:	4603      	mov	r3, r0
 800118e:	461a      	mov	r2, r3
 8001190:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <BMP280_config+0xa0>)
 8001192:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8001194:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <BMP280_config+0xa0>)
 8001196:	781b      	ldrb	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	d004      	beq.n	80011a6 <BMP280_config+0x72>
		printf("Problme avec l'I2C\r\n");
 800119c:	480e      	ldr	r0, [pc, #56]	; (80011d8 <BMP280_config+0xa4>)
 800119e:	f005 fc5b 	bl	8006a58 <puts>
		return 1;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e00a      	b.n	80011bc <BMP280_config+0x88>
	}

	if(buffer[0] == config){
 80011a6:	793a      	ldrb	r2, [r7, #4]
 80011a8:	4b07      	ldr	r3, [pc, #28]	; (80011c8 <BMP280_config+0x94>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	429a      	cmp	r2, r3
 80011ae:	d104      	bne.n	80011ba <BMP280_config+0x86>
		printf("La config reue est bien reue\r\n");
 80011b0:	480a      	ldr	r0, [pc, #40]	; (80011dc <BMP280_config+0xa8>)
 80011b2:	f005 fc51 	bl	8006a58 <puts>
		return 0;
 80011b6:	2300      	movs	r3, #0
 80011b8:	e000      	b.n	80011bc <BMP280_config+0x88>
	}
	return 1;
 80011ba:	2301      	movs	r3, #1
}
 80011bc:	4618      	mov	r0, r3
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	20000002 	.word	0x20000002
 80011c8:	20000006 	.word	0x20000006
 80011cc:	20000000 	.word	0x20000000
 80011d0:	20000254 	.word	0x20000254
 80011d4:	20000228 	.word	0x20000228
 80011d8:	080089a8 	.word	0x080089a8
 80011dc:	080089dc 	.word	0x080089dc

080011e0 <BMP280_etalonnage>:

void BMP280_etalonnage(void){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b08a      	sub	sp, #40	; 0x28
 80011e4:	af02      	add	r7, sp, #8
	uint8_t receive_buf[24];

	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, &calib, 1, HAL_MAX_DELAY);
 80011e6:	4b58      	ldr	r3, [pc, #352]	; (8001348 <BMP280_etalonnage+0x168>)
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	b299      	uxth	r1, r3
 80011ec:	f04f 33ff 	mov.w	r3, #4294967295
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	2301      	movs	r3, #1
 80011f4:	4a55      	ldr	r2, [pc, #340]	; (800134c <BMP280_etalonnage+0x16c>)
 80011f6:	4856      	ldr	r0, [pc, #344]	; (8001350 <BMP280_etalonnage+0x170>)
 80011f8:	f002 f920 	bl	800343c <HAL_I2C_Master_Transmit>
 80011fc:	4603      	mov	r3, r0
 80011fe:	461a      	mov	r2, r3
 8001200:	4b54      	ldr	r3, [pc, #336]	; (8001354 <BMP280_etalonnage+0x174>)
 8001202:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8001204:	4b53      	ldr	r3, [pc, #332]	; (8001354 <BMP280_etalonnage+0x174>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d002      	beq.n	8001212 <BMP280_etalonnage+0x32>
		printf("Problme avec l'I2C\r\n");
 800120c:	4852      	ldr	r0, [pc, #328]	; (8001358 <BMP280_etalonnage+0x178>)
 800120e:	f005 fc23 	bl	8006a58 <puts>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, receive_buf, 24, HAL_MAX_DELAY);
 8001212:	4b4d      	ldr	r3, [pc, #308]	; (8001348 <BMP280_etalonnage+0x168>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	b299      	uxth	r1, r3
 8001218:	1d3a      	adds	r2, r7, #4
 800121a:	f04f 33ff 	mov.w	r3, #4294967295
 800121e:	9300      	str	r3, [sp, #0]
 8001220:	2318      	movs	r3, #24
 8001222:	484b      	ldr	r0, [pc, #300]	; (8001350 <BMP280_etalonnage+0x170>)
 8001224:	f002 fa08 	bl	8003638 <HAL_I2C_Master_Receive>
 8001228:	4603      	mov	r3, r0
 800122a:	461a      	mov	r2, r3
 800122c:	4b49      	ldr	r3, [pc, #292]	; (8001354 <BMP280_etalonnage+0x174>)
 800122e:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8001230:	4b48      	ldr	r3, [pc, #288]	; (8001354 <BMP280_etalonnage+0x174>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <BMP280_etalonnage+0x5e>
		printf("Problme avec l'I2C\r\n");
 8001238:	4847      	ldr	r0, [pc, #284]	; (8001358 <BMP280_etalonnage+0x178>)
 800123a:	f005 fc0d 	bl	8006a58 <puts>
	}
	printf("les valeurs de l'tallonage sont :\r\n");
 800123e:	4847      	ldr	r0, [pc, #284]	; (800135c <BMP280_etalonnage+0x17c>)
 8001240:	f005 fc0a 	bl	8006a58 <puts>
	for(int i=0;i<24;i++){
 8001244:	2300      	movs	r3, #0
 8001246:	61fb      	str	r3, [r7, #28]
 8001248:	e00b      	b.n	8001262 <BMP280_etalonnage+0x82>
		printf("calib %2d = 0x%x\r\n",i,receive_buf[i]);
 800124a:	1d3a      	adds	r2, r7, #4
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	4413      	add	r3, r2
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	461a      	mov	r2, r3
 8001254:	69f9      	ldr	r1, [r7, #28]
 8001256:	4842      	ldr	r0, [pc, #264]	; (8001360 <BMP280_etalonnage+0x180>)
 8001258:	f005 fb98 	bl	800698c <iprintf>
	for(int i=0;i<24;i++){
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	3301      	adds	r3, #1
 8001260:	61fb      	str	r3, [r7, #28]
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	2b17      	cmp	r3, #23
 8001266:	ddf0      	ble.n	800124a <BMP280_etalonnage+0x6a>
	}
	dig_T1 = receive_buf[0]|(receive_buf[1]<<8);
 8001268:	793b      	ldrb	r3, [r7, #4]
 800126a:	b21a      	sxth	r2, r3
 800126c:	797b      	ldrb	r3, [r7, #5]
 800126e:	021b      	lsls	r3, r3, #8
 8001270:	b21b      	sxth	r3, r3
 8001272:	4313      	orrs	r3, r2
 8001274:	b21a      	sxth	r2, r3
 8001276:	4b3b      	ldr	r3, [pc, #236]	; (8001364 <BMP280_etalonnage+0x184>)
 8001278:	801a      	strh	r2, [r3, #0]
	dig_T2 = receive_buf[2]|(receive_buf[3]<<8);
 800127a:	79bb      	ldrb	r3, [r7, #6]
 800127c:	b21a      	sxth	r2, r3
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	021b      	lsls	r3, r3, #8
 8001282:	b21b      	sxth	r3, r3
 8001284:	4313      	orrs	r3, r2
 8001286:	b21a      	sxth	r2, r3
 8001288:	4b37      	ldr	r3, [pc, #220]	; (8001368 <BMP280_etalonnage+0x188>)
 800128a:	801a      	strh	r2, [r3, #0]
	dig_T3 = receive_buf[4]|(receive_buf[5]<<8);
 800128c:	7a3b      	ldrb	r3, [r7, #8]
 800128e:	b21a      	sxth	r2, r3
 8001290:	7a7b      	ldrb	r3, [r7, #9]
 8001292:	021b      	lsls	r3, r3, #8
 8001294:	b21b      	sxth	r3, r3
 8001296:	4313      	orrs	r3, r2
 8001298:	b21a      	sxth	r2, r3
 800129a:	4b34      	ldr	r3, [pc, #208]	; (800136c <BMP280_etalonnage+0x18c>)
 800129c:	801a      	strh	r2, [r3, #0]
	dig_P1 = receive_buf[6]|(receive_buf[7]<<8);
 800129e:	7abb      	ldrb	r3, [r7, #10]
 80012a0:	b21a      	sxth	r2, r3
 80012a2:	7afb      	ldrb	r3, [r7, #11]
 80012a4:	021b      	lsls	r3, r3, #8
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	4313      	orrs	r3, r2
 80012aa:	b21a      	sxth	r2, r3
 80012ac:	4b30      	ldr	r3, [pc, #192]	; (8001370 <BMP280_etalonnage+0x190>)
 80012ae:	801a      	strh	r2, [r3, #0]
	dig_P2 = receive_buf[8]|(receive_buf[9]<<8);
 80012b0:	7b3b      	ldrb	r3, [r7, #12]
 80012b2:	b21a      	sxth	r2, r3
 80012b4:	7b7b      	ldrb	r3, [r7, #13]
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	b21b      	sxth	r3, r3
 80012ba:	4313      	orrs	r3, r2
 80012bc:	b21a      	sxth	r2, r3
 80012be:	4b2d      	ldr	r3, [pc, #180]	; (8001374 <BMP280_etalonnage+0x194>)
 80012c0:	801a      	strh	r2, [r3, #0]
	dig_P3 = receive_buf[10]|(receive_buf[11]<<8);
 80012c2:	7bbb      	ldrb	r3, [r7, #14]
 80012c4:	b21a      	sxth	r2, r3
 80012c6:	7bfb      	ldrb	r3, [r7, #15]
 80012c8:	021b      	lsls	r3, r3, #8
 80012ca:	b21b      	sxth	r3, r3
 80012cc:	4313      	orrs	r3, r2
 80012ce:	b21a      	sxth	r2, r3
 80012d0:	4b29      	ldr	r3, [pc, #164]	; (8001378 <BMP280_etalonnage+0x198>)
 80012d2:	801a      	strh	r2, [r3, #0]
	dig_P4 = receive_buf[12]|(receive_buf[13]<<8);
 80012d4:	7c3b      	ldrb	r3, [r7, #16]
 80012d6:	b21a      	sxth	r2, r3
 80012d8:	7c7b      	ldrb	r3, [r7, #17]
 80012da:	021b      	lsls	r3, r3, #8
 80012dc:	b21b      	sxth	r3, r3
 80012de:	4313      	orrs	r3, r2
 80012e0:	b21a      	sxth	r2, r3
 80012e2:	4b26      	ldr	r3, [pc, #152]	; (800137c <BMP280_etalonnage+0x19c>)
 80012e4:	801a      	strh	r2, [r3, #0]
	dig_P5 = receive_buf[14]|(receive_buf[15]<<8);
 80012e6:	7cbb      	ldrb	r3, [r7, #18]
 80012e8:	b21a      	sxth	r2, r3
 80012ea:	7cfb      	ldrb	r3, [r7, #19]
 80012ec:	021b      	lsls	r3, r3, #8
 80012ee:	b21b      	sxth	r3, r3
 80012f0:	4313      	orrs	r3, r2
 80012f2:	b21a      	sxth	r2, r3
 80012f4:	4b22      	ldr	r3, [pc, #136]	; (8001380 <BMP280_etalonnage+0x1a0>)
 80012f6:	801a      	strh	r2, [r3, #0]
	dig_P6 = receive_buf[16]|(receive_buf[17]<<8);
 80012f8:	7d3b      	ldrb	r3, [r7, #20]
 80012fa:	b21a      	sxth	r2, r3
 80012fc:	7d7b      	ldrb	r3, [r7, #21]
 80012fe:	021b      	lsls	r3, r3, #8
 8001300:	b21b      	sxth	r3, r3
 8001302:	4313      	orrs	r3, r2
 8001304:	b21a      	sxth	r2, r3
 8001306:	4b1f      	ldr	r3, [pc, #124]	; (8001384 <BMP280_etalonnage+0x1a4>)
 8001308:	801a      	strh	r2, [r3, #0]
	dig_P7 = receive_buf[18]|(receive_buf[19]<<8);
 800130a:	7dbb      	ldrb	r3, [r7, #22]
 800130c:	b21a      	sxth	r2, r3
 800130e:	7dfb      	ldrb	r3, [r7, #23]
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	b21b      	sxth	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	b21a      	sxth	r2, r3
 8001318:	4b1b      	ldr	r3, [pc, #108]	; (8001388 <BMP280_etalonnage+0x1a8>)
 800131a:	801a      	strh	r2, [r3, #0]
	dig_P8 = receive_buf[20]|(receive_buf[21]<<8);
 800131c:	7e3b      	ldrb	r3, [r7, #24]
 800131e:	b21a      	sxth	r2, r3
 8001320:	7e7b      	ldrb	r3, [r7, #25]
 8001322:	021b      	lsls	r3, r3, #8
 8001324:	b21b      	sxth	r3, r3
 8001326:	4313      	orrs	r3, r2
 8001328:	b21a      	sxth	r2, r3
 800132a:	4b18      	ldr	r3, [pc, #96]	; (800138c <BMP280_etalonnage+0x1ac>)
 800132c:	801a      	strh	r2, [r3, #0]
	dig_P9 = receive_buf[22]|(receive_buf[23]<<8);
 800132e:	7ebb      	ldrb	r3, [r7, #26]
 8001330:	b21a      	sxth	r2, r3
 8001332:	7efb      	ldrb	r3, [r7, #27]
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	b21b      	sxth	r3, r3
 8001338:	4313      	orrs	r3, r2
 800133a:	b21a      	sxth	r2, r3
 800133c:	4b14      	ldr	r3, [pc, #80]	; (8001390 <BMP280_etalonnage+0x1b0>)
 800133e:	801a      	strh	r2, [r3, #0]
}
 8001340:	bf00      	nop
 8001342:	3720      	adds	r7, #32
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000000 	.word	0x20000000
 800134c:	20000003 	.word	0x20000003
 8001350:	20000254 	.word	0x20000254
 8001354:	20000228 	.word	0x20000228
 8001358:	080089a8 	.word	0x080089a8
 800135c:	08008a00 	.word	0x08008a00
 8001360:	08008a28 	.word	0x08008a28
 8001364:	20000238 	.word	0x20000238
 8001368:	2000023a 	.word	0x2000023a
 800136c:	2000023c 	.word	0x2000023c
 8001370:	2000023e 	.word	0x2000023e
 8001374:	20000240 	.word	0x20000240
 8001378:	20000242 	.word	0x20000242
 800137c:	20000244 	.word	0x20000244
 8001380:	20000246 	.word	0x20000246
 8001384:	20000248 	.word	0x20000248
 8001388:	2000024a 	.word	0x2000024a
 800138c:	2000024c 	.word	0x2000024c
 8001390:	2000024e 	.word	0x2000024e

08001394 <BMP280_get_temp>:

int BMP280_get_temp(void){
 8001394:	b580      	push	{r7, lr}
 8001396:	b084      	sub	sp, #16
 8001398:	af02      	add	r7, sp, #8

	uint8_t receive_buf[3];
	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, &temp_add, 1, HAL_MAX_DELAY);
 800139a:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <BMP280_get_temp+0x7c>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	b299      	uxth	r1, r3
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
 80013a4:	9300      	str	r3, [sp, #0]
 80013a6:	2301      	movs	r3, #1
 80013a8:	4a1a      	ldr	r2, [pc, #104]	; (8001414 <BMP280_get_temp+0x80>)
 80013aa:	481b      	ldr	r0, [pc, #108]	; (8001418 <BMP280_get_temp+0x84>)
 80013ac:	f002 f846 	bl	800343c <HAL_I2C_Master_Transmit>
 80013b0:	4603      	mov	r3, r0
 80013b2:	461a      	mov	r2, r3
 80013b4:	4b19      	ldr	r3, [pc, #100]	; (800141c <BMP280_get_temp+0x88>)
 80013b6:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 80013b8:	4b18      	ldr	r3, [pc, #96]	; (800141c <BMP280_get_temp+0x88>)
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d002      	beq.n	80013c6 <BMP280_get_temp+0x32>
		printf("Problme avec l'I2C\r\n");
 80013c0:	4817      	ldr	r0, [pc, #92]	; (8001420 <BMP280_get_temp+0x8c>)
 80013c2:	f005 fb49 	bl	8006a58 <puts>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, receive_buf, 3, HAL_MAX_DELAY);
 80013c6:	4b12      	ldr	r3, [pc, #72]	; (8001410 <BMP280_get_temp+0x7c>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	b299      	uxth	r1, r3
 80013cc:	463a      	mov	r2, r7
 80013ce:	f04f 33ff 	mov.w	r3, #4294967295
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	2303      	movs	r3, #3
 80013d6:	4810      	ldr	r0, [pc, #64]	; (8001418 <BMP280_get_temp+0x84>)
 80013d8:	f002 f92e 	bl	8003638 <HAL_I2C_Master_Receive>
 80013dc:	4603      	mov	r3, r0
 80013de:	461a      	mov	r2, r3
 80013e0:	4b0e      	ldr	r3, [pc, #56]	; (800141c <BMP280_get_temp+0x88>)
 80013e2:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 80013e4:	4b0d      	ldr	r3, [pc, #52]	; (800141c <BMP280_get_temp+0x88>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d002      	beq.n	80013f2 <BMP280_get_temp+0x5e>
		printf("Problme avec l'I2C\r\n");
 80013ec:	480c      	ldr	r0, [pc, #48]	; (8001420 <BMP280_get_temp+0x8c>)
 80013ee:	f005 fb33 	bl	8006a58 <puts>
	}
	int nc_temp=receive_buf[0]<<12|receive_buf[1]<<4|receive_buf[2]>>4;
 80013f2:	783b      	ldrb	r3, [r7, #0]
 80013f4:	031a      	lsls	r2, r3, #12
 80013f6:	787b      	ldrb	r3, [r7, #1]
 80013f8:	011b      	lsls	r3, r3, #4
 80013fa:	4313      	orrs	r3, r2
 80013fc:	78ba      	ldrb	r2, [r7, #2]
 80013fe:	0912      	lsrs	r2, r2, #4
 8001400:	b2d2      	uxtb	r2, r2
 8001402:	4313      	orrs	r3, r2
 8001404:	607b      	str	r3, [r7, #4]
	return nc_temp;
 8001406:	687b      	ldr	r3, [r7, #4]
}
 8001408:	4618      	mov	r0, r3
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000000 	.word	0x20000000
 8001414:	20000004 	.word	0x20000004
 8001418:	20000254 	.word	0x20000254
 800141c:	20000228 	.word	0x20000228
 8001420:	080089a8 	.word	0x080089a8

08001424 <BMP280_get_pres>:

int BMP280_get_pres(void){
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af02      	add	r7, sp, #8

	uint8_t receive_buf[3];
	retour = HAL_I2C_Master_Transmit(&hi2c1,BMP280_address, &pres_add, 1, HAL_MAX_DELAY);
 800142a:	4b1d      	ldr	r3, [pc, #116]	; (80014a0 <BMP280_get_pres+0x7c>)
 800142c:	781b      	ldrb	r3, [r3, #0]
 800142e:	b299      	uxth	r1, r3
 8001430:	f04f 33ff 	mov.w	r3, #4294967295
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	2301      	movs	r3, #1
 8001438:	4a1a      	ldr	r2, [pc, #104]	; (80014a4 <BMP280_get_pres+0x80>)
 800143a:	481b      	ldr	r0, [pc, #108]	; (80014a8 <BMP280_get_pres+0x84>)
 800143c:	f001 fffe 	bl	800343c <HAL_I2C_Master_Transmit>
 8001440:	4603      	mov	r3, r0
 8001442:	461a      	mov	r2, r3
 8001444:	4b19      	ldr	r3, [pc, #100]	; (80014ac <BMP280_get_pres+0x88>)
 8001446:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8001448:	4b18      	ldr	r3, [pc, #96]	; (80014ac <BMP280_get_pres+0x88>)
 800144a:	781b      	ldrb	r3, [r3, #0]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d002      	beq.n	8001456 <BMP280_get_pres+0x32>
		printf("Problme avec l'I2C\r\n");
 8001450:	4817      	ldr	r0, [pc, #92]	; (80014b0 <BMP280_get_pres+0x8c>)
 8001452:	f005 fb01 	bl	8006a58 <puts>
	}
	retour = HAL_I2C_Master_Receive(&hi2c1, BMP280_address, receive_buf, 3, HAL_MAX_DELAY);
 8001456:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <BMP280_get_pres+0x7c>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	b299      	uxth	r1, r3
 800145c:	463a      	mov	r2, r7
 800145e:	f04f 33ff 	mov.w	r3, #4294967295
 8001462:	9300      	str	r3, [sp, #0]
 8001464:	2303      	movs	r3, #3
 8001466:	4810      	ldr	r0, [pc, #64]	; (80014a8 <BMP280_get_pres+0x84>)
 8001468:	f002 f8e6 	bl	8003638 <HAL_I2C_Master_Receive>
 800146c:	4603      	mov	r3, r0
 800146e:	461a      	mov	r2, r3
 8001470:	4b0e      	ldr	r3, [pc, #56]	; (80014ac <BMP280_get_pres+0x88>)
 8001472:	701a      	strb	r2, [r3, #0]
	if(retour != HAL_OK){
 8001474:	4b0d      	ldr	r3, [pc, #52]	; (80014ac <BMP280_get_pres+0x88>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d002      	beq.n	8001482 <BMP280_get_pres+0x5e>
		printf("Problme avec l'I2C\r\n");
 800147c:	480c      	ldr	r0, [pc, #48]	; (80014b0 <BMP280_get_pres+0x8c>)
 800147e:	f005 faeb 	bl	8006a58 <puts>
	}
	int nc_pres=receive_buf[0]<<12|receive_buf[1]<<4|receive_buf[2]>>4;
 8001482:	783b      	ldrb	r3, [r7, #0]
 8001484:	031a      	lsls	r2, r3, #12
 8001486:	787b      	ldrb	r3, [r7, #1]
 8001488:	011b      	lsls	r3, r3, #4
 800148a:	4313      	orrs	r3, r2
 800148c:	78ba      	ldrb	r2, [r7, #2]
 800148e:	0912      	lsrs	r2, r2, #4
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	4313      	orrs	r3, r2
 8001494:	607b      	str	r3, [r7, #4]
	return nc_pres;
 8001496:	687b      	ldr	r3, [r7, #4]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3708      	adds	r7, #8
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000000 	.word	0x20000000
 80014a4:	20000005 	.word	0x20000005
 80014a8:	20000254 	.word	0x20000254
 80014ac:	20000228 	.word	0x20000228
 80014b0:	080089a8 	.word	0x080089a8

080014b4 <bmp280_compensate_T_int32>:

// Returns temperature in DegC, resolution is 0.01 DegC. Output value of 5123 equals 51.23 DegcC.
// t_fine carries fine temperature as global value
BMP280_S32_t t_fine;
BMP280_S32_t bmp280_compensate_T_int32(BMP280_S32_t adc_T)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b087      	sub	sp, #28
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
	BMP280_S32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((BMP280_S32_t)dig_T1<<1))) * ((BMP280_S32_t)dig_T2)) >> 11;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	10da      	asrs	r2, r3, #3
 80014c0:	4b1a      	ldr	r3, [pc, #104]	; (800152c <bmp280_compensate_T_int32+0x78>)
 80014c2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014c6:	005b      	lsls	r3, r3, #1
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	4a19      	ldr	r2, [pc, #100]	; (8001530 <bmp280_compensate_T_int32+0x7c>)
 80014cc:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014d0:	fb02 f303 	mul.w	r3, r2, r3
 80014d4:	12db      	asrs	r3, r3, #11
 80014d6:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((BMP280_S32_t)dig_T1)) * ((adc_T>>4) - ((BMP280_S32_t)dig_T1))) >> 12) * ((BMP280_S32_t)dig_T3)) >> 14;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	111b      	asrs	r3, r3, #4
 80014dc:	4a13      	ldr	r2, [pc, #76]	; (800152c <bmp280_compensate_T_int32+0x78>)
 80014de:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014e2:	1a9b      	subs	r3, r3, r2
 80014e4:	687a      	ldr	r2, [r7, #4]
 80014e6:	1112      	asrs	r2, r2, #4
 80014e8:	4910      	ldr	r1, [pc, #64]	; (800152c <bmp280_compensate_T_int32+0x78>)
 80014ea:	f9b1 1000 	ldrsh.w	r1, [r1]
 80014ee:	1a52      	subs	r2, r2, r1
 80014f0:	fb02 f303 	mul.w	r3, r2, r3
 80014f4:	131b      	asrs	r3, r3, #12
 80014f6:	4a0f      	ldr	r2, [pc, #60]	; (8001534 <bmp280_compensate_T_int32+0x80>)
 80014f8:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014fc:	fb02 f303 	mul.w	r3, r2, r3
 8001500:	139b      	asrs	r3, r3, #14
 8001502:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8001504:	697a      	ldr	r2, [r7, #20]
 8001506:	693b      	ldr	r3, [r7, #16]
 8001508:	4413      	add	r3, r2
 800150a:	4a0b      	ldr	r2, [pc, #44]	; (8001538 <bmp280_compensate_T_int32+0x84>)
 800150c:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 800150e:	4b0a      	ldr	r3, [pc, #40]	; (8001538 <bmp280_compensate_T_int32+0x84>)
 8001510:	681a      	ldr	r2, [r3, #0]
 8001512:	4613      	mov	r3, r2
 8001514:	009b      	lsls	r3, r3, #2
 8001516:	4413      	add	r3, r2
 8001518:	3380      	adds	r3, #128	; 0x80
 800151a:	121b      	asrs	r3, r3, #8
 800151c:	60fb      	str	r3, [r7, #12]
	return T;
 800151e:	68fb      	ldr	r3, [r7, #12]
}
 8001520:	4618      	mov	r0, r3
 8001522:	371c      	adds	r7, #28
 8001524:	46bd      	mov	sp, r7
 8001526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152a:	4770      	bx	lr
 800152c:	20000238 	.word	0x20000238
 8001530:	2000023a 	.word	0x2000023a
 8001534:	2000023c 	.word	0x2000023c
 8001538:	20000250 	.word	0x20000250

0800153c <bmp280_compensate_P_int64>:

BMP280_U32_t bmp280_compensate_P_int64(BMP280_S32_t adc_P)
{
 800153c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001540:	b0ca      	sub	sp, #296	; 0x128
 8001542:	af00      	add	r7, sp, #0
 8001544:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	BMP280_S64_t var1, var2, p;
	var1 = ((BMP280_S64_t)t_fine) - 128000;
 8001548:	4baf      	ldr	r3, [pc, #700]	; (8001808 <bmp280_compensate_P_int64+0x2cc>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	17da      	asrs	r2, r3, #31
 800154e:	461c      	mov	r4, r3
 8001550:	4615      	mov	r5, r2
 8001552:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8001556:	f145 3bff 	adc.w	fp, r5, #4294967295
 800155a:	e9c7 ab48 	strd	sl, fp, [r7, #288]	; 0x120
	var2 = var1 * var1 * (BMP280_S64_t)dig_P6;
 800155e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001562:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001566:	fb03 f102 	mul.w	r1, r3, r2
 800156a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800156e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001572:	fb02 f303 	mul.w	r3, r2, r3
 8001576:	18ca      	adds	r2, r1, r3
 8001578:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800157c:	fba3 8903 	umull	r8, r9, r3, r3
 8001580:	eb02 0309 	add.w	r3, r2, r9
 8001584:	4699      	mov	r9, r3
 8001586:	4ba1      	ldr	r3, [pc, #644]	; (800180c <bmp280_compensate_P_int64+0x2d0>)
 8001588:	f9b3 3000 	ldrsh.w	r3, [r3]
 800158c:	b21b      	sxth	r3, r3
 800158e:	17da      	asrs	r2, r3, #31
 8001590:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001594:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001598:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800159c:	4603      	mov	r3, r0
 800159e:	fb03 f209 	mul.w	r2, r3, r9
 80015a2:	460b      	mov	r3, r1
 80015a4:	fb08 f303 	mul.w	r3, r8, r3
 80015a8:	4413      	add	r3, r2
 80015aa:	4602      	mov	r2, r0
 80015ac:	fba8 1202 	umull	r1, r2, r8, r2
 80015b0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80015b4:	460a      	mov	r2, r1
 80015b6:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 80015ba:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80015be:	4413      	add	r3, r2
 80015c0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80015c4:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 80015c8:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
 80015cc:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + ((var1*(BMP280_S64_t)dig_P5)<<17);
 80015d0:	4b8f      	ldr	r3, [pc, #572]	; (8001810 <bmp280_compensate_P_int64+0x2d4>)
 80015d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015d6:	b21b      	sxth	r3, r3
 80015d8:	17da      	asrs	r2, r3, #31
 80015da:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80015de:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 80015e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80015e6:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 80015ea:	462a      	mov	r2, r5
 80015ec:	fb02 f203 	mul.w	r2, r2, r3
 80015f0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80015f4:	4621      	mov	r1, r4
 80015f6:	fb01 f303 	mul.w	r3, r1, r3
 80015fa:	441a      	add	r2, r3
 80015fc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001600:	4621      	mov	r1, r4
 8001602:	fba3 1301 	umull	r1, r3, r3, r1
 8001606:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800160a:	460b      	mov	r3, r1
 800160c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001610:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001614:	18d3      	adds	r3, r2, r3
 8001616:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800161a:	f04f 0000 	mov.w	r0, #0
 800161e:	f04f 0100 	mov.w	r1, #0
 8001622:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001626:	462b      	mov	r3, r5
 8001628:	0459      	lsls	r1, r3, #17
 800162a:	4623      	mov	r3, r4
 800162c:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001630:	4623      	mov	r3, r4
 8001632:	0458      	lsls	r0, r3, #17
 8001634:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001638:	1814      	adds	r4, r2, r0
 800163a:	643c      	str	r4, [r7, #64]	; 0x40
 800163c:	414b      	adcs	r3, r1
 800163e:	647b      	str	r3, [r7, #68]	; 0x44
 8001640:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001644:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((BMP280_S64_t)dig_P4)<<35);
 8001648:	4b72      	ldr	r3, [pc, #456]	; (8001814 <bmp280_compensate_P_int64+0x2d8>)
 800164a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800164e:	b21b      	sxth	r3, r3
 8001650:	17da      	asrs	r2, r3, #31
 8001652:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001656:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800165a:	f04f 0000 	mov.w	r0, #0
 800165e:	f04f 0100 	mov.w	r1, #0
 8001662:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001666:	00d9      	lsls	r1, r3, #3
 8001668:	2000      	movs	r0, #0
 800166a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800166e:	1814      	adds	r4, r2, r0
 8001670:	63bc      	str	r4, [r7, #56]	; 0x38
 8001672:	414b      	adcs	r3, r1
 8001674:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001676:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800167a:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (BMP280_S64_t)dig_P3)>>8) + ((var1 * (BMP280_S64_t)dig_P2)<<12);
 800167e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001682:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001686:	fb03 f102 	mul.w	r1, r3, r2
 800168a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800168e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001692:	fb02 f303 	mul.w	r3, r2, r3
 8001696:	18ca      	adds	r2, r1, r3
 8001698:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800169c:	fba3 1303 	umull	r1, r3, r3, r3
 80016a0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80016a4:	460b      	mov	r3, r1
 80016a6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80016aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80016ae:	18d3      	adds	r3, r2, r3
 80016b0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80016b4:	4b58      	ldr	r3, [pc, #352]	; (8001818 <bmp280_compensate_P_int64+0x2dc>)
 80016b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016ba:	b21b      	sxth	r3, r3
 80016bc:	17da      	asrs	r2, r3, #31
 80016be:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80016c2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80016c6:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 80016ca:	462b      	mov	r3, r5
 80016cc:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80016d0:	4642      	mov	r2, r8
 80016d2:	fb02 f203 	mul.w	r2, r2, r3
 80016d6:	464b      	mov	r3, r9
 80016d8:	4621      	mov	r1, r4
 80016da:	fb01 f303 	mul.w	r3, r1, r3
 80016de:	4413      	add	r3, r2
 80016e0:	4622      	mov	r2, r4
 80016e2:	4641      	mov	r1, r8
 80016e4:	fba2 1201 	umull	r1, r2, r2, r1
 80016e8:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80016ec:	460a      	mov	r2, r1
 80016ee:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 80016f2:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 80016f6:	4413      	add	r3, r2
 80016f8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80016fc:	f04f 0000 	mov.w	r0, #0
 8001700:	f04f 0100 	mov.w	r1, #0
 8001704:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8001708:	4623      	mov	r3, r4
 800170a:	0a18      	lsrs	r0, r3, #8
 800170c:	462b      	mov	r3, r5
 800170e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001712:	462b      	mov	r3, r5
 8001714:	1219      	asrs	r1, r3, #8
 8001716:	4b41      	ldr	r3, [pc, #260]	; (800181c <bmp280_compensate_P_int64+0x2e0>)
 8001718:	f9b3 3000 	ldrsh.w	r3, [r3]
 800171c:	b21b      	sxth	r3, r3
 800171e:	17da      	asrs	r2, r3, #31
 8001720:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001724:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001728:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800172c:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001730:	464a      	mov	r2, r9
 8001732:	fb02 f203 	mul.w	r2, r2, r3
 8001736:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800173a:	4644      	mov	r4, r8
 800173c:	fb04 f303 	mul.w	r3, r4, r3
 8001740:	441a      	add	r2, r3
 8001742:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001746:	4644      	mov	r4, r8
 8001748:	fba3 4304 	umull	r4, r3, r3, r4
 800174c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001750:	4623      	mov	r3, r4
 8001752:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001756:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800175a:	18d3      	adds	r3, r2, r3
 800175c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800176c:	464c      	mov	r4, r9
 800176e:	0323      	lsls	r3, r4, #12
 8001770:	4644      	mov	r4, r8
 8001772:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001776:	4644      	mov	r4, r8
 8001778:	0322      	lsls	r2, r4, #12
 800177a:	1884      	adds	r4, r0, r2
 800177c:	633c      	str	r4, [r7, #48]	; 0x30
 800177e:	eb41 0303 	adc.w	r3, r1, r3
 8001782:	637b      	str	r3, [r7, #52]	; 0x34
 8001784:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8001788:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((BMP280_S64_t)1)<<47)+var1))*((BMP280_S64_t)dig_P1)>>33;
 800178c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001790:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 8001794:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 8001798:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 800179c:	4b20      	ldr	r3, [pc, #128]	; (8001820 <bmp280_compensate_P_int64+0x2e4>)
 800179e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017a2:	b21b      	sxth	r3, r3
 80017a4:	17da      	asrs	r2, r3, #31
 80017a6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80017aa:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80017ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80017b2:	462b      	mov	r3, r5
 80017b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80017b8:	4642      	mov	r2, r8
 80017ba:	fb02 f203 	mul.w	r2, r2, r3
 80017be:	464b      	mov	r3, r9
 80017c0:	4621      	mov	r1, r4
 80017c2:	fb01 f303 	mul.w	r3, r1, r3
 80017c6:	4413      	add	r3, r2
 80017c8:	4622      	mov	r2, r4
 80017ca:	4641      	mov	r1, r8
 80017cc:	fba2 1201 	umull	r1, r2, r2, r1
 80017d0:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 80017d4:	460a      	mov	r2, r1
 80017d6:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 80017da:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80017de:	4413      	add	r3, r2
 80017e0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80017e4:	f04f 0200 	mov.w	r2, #0
 80017e8:	f04f 0300 	mov.w	r3, #0
 80017ec:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 80017f0:	4629      	mov	r1, r5
 80017f2:	104a      	asrs	r2, r1, #1
 80017f4:	4629      	mov	r1, r5
 80017f6:	17cb      	asrs	r3, r1, #31
 80017f8:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	if (var1 == 0){
 80017fc:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001800:	4313      	orrs	r3, r2
 8001802:	d10f      	bne.n	8001824 <bmp280_compensate_P_int64+0x2e8>
		return 0; // avoid exception caused by division by zero
 8001804:	2300      	movs	r3, #0
 8001806:	e153      	b.n	8001ab0 <bmp280_compensate_P_int64+0x574>
 8001808:	20000250 	.word	0x20000250
 800180c:	20000248 	.word	0x20000248
 8001810:	20000246 	.word	0x20000246
 8001814:	20000244 	.word	0x20000244
 8001818:	20000242 	.word	0x20000242
 800181c:	20000240 	.word	0x20000240
 8001820:	2000023e 	.word	0x2000023e
	}
	p = 1048576-adc_P;
 8001824:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001828:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800182c:	17da      	asrs	r2, r3, #31
 800182e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001830:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001832:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001836:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p<<31)-var2)*3125)/var1;
 800183a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800183e:	105b      	asrs	r3, r3, #1
 8001840:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001844:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001848:	07db      	lsls	r3, r3, #31
 800184a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800184e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001852:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8001856:	4621      	mov	r1, r4
 8001858:	1a89      	subs	r1, r1, r2
 800185a:	67b9      	str	r1, [r7, #120]	; 0x78
 800185c:	4629      	mov	r1, r5
 800185e:	eb61 0303 	sbc.w	r3, r1, r3
 8001862:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001864:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001868:	4622      	mov	r2, r4
 800186a:	462b      	mov	r3, r5
 800186c:	1891      	adds	r1, r2, r2
 800186e:	6239      	str	r1, [r7, #32]
 8001870:	415b      	adcs	r3, r3
 8001872:	627b      	str	r3, [r7, #36]	; 0x24
 8001874:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001878:	4621      	mov	r1, r4
 800187a:	1851      	adds	r1, r2, r1
 800187c:	61b9      	str	r1, [r7, #24]
 800187e:	4629      	mov	r1, r5
 8001880:	414b      	adcs	r3, r1
 8001882:	61fb      	str	r3, [r7, #28]
 8001884:	f04f 0200 	mov.w	r2, #0
 8001888:	f04f 0300 	mov.w	r3, #0
 800188c:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001890:	4649      	mov	r1, r9
 8001892:	018b      	lsls	r3, r1, #6
 8001894:	4641      	mov	r1, r8
 8001896:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800189a:	4641      	mov	r1, r8
 800189c:	018a      	lsls	r2, r1, #6
 800189e:	4641      	mov	r1, r8
 80018a0:	1889      	adds	r1, r1, r2
 80018a2:	6139      	str	r1, [r7, #16]
 80018a4:	4649      	mov	r1, r9
 80018a6:	eb43 0101 	adc.w	r1, r3, r1
 80018aa:	6179      	str	r1, [r7, #20]
 80018ac:	f04f 0200 	mov.w	r2, #0
 80018b0:	f04f 0300 	mov.w	r3, #0
 80018b4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80018b8:	4649      	mov	r1, r9
 80018ba:	008b      	lsls	r3, r1, #2
 80018bc:	4641      	mov	r1, r8
 80018be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018c2:	4641      	mov	r1, r8
 80018c4:	008a      	lsls	r2, r1, #2
 80018c6:	4610      	mov	r0, r2
 80018c8:	4619      	mov	r1, r3
 80018ca:	4603      	mov	r3, r0
 80018cc:	4622      	mov	r2, r4
 80018ce:	189b      	adds	r3, r3, r2
 80018d0:	60bb      	str	r3, [r7, #8]
 80018d2:	460b      	mov	r3, r1
 80018d4:	462a      	mov	r2, r5
 80018d6:	eb42 0303 	adc.w	r3, r2, r3
 80018da:	60fb      	str	r3, [r7, #12]
 80018dc:	f04f 0200 	mov.w	r2, #0
 80018e0:	f04f 0300 	mov.w	r3, #0
 80018e4:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 80018e8:	4649      	mov	r1, r9
 80018ea:	008b      	lsls	r3, r1, #2
 80018ec:	4641      	mov	r1, r8
 80018ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018f2:	4641      	mov	r1, r8
 80018f4:	008a      	lsls	r2, r1, #2
 80018f6:	4610      	mov	r0, r2
 80018f8:	4619      	mov	r1, r3
 80018fa:	4603      	mov	r3, r0
 80018fc:	4622      	mov	r2, r4
 80018fe:	189b      	adds	r3, r3, r2
 8001900:	673b      	str	r3, [r7, #112]	; 0x70
 8001902:	462b      	mov	r3, r5
 8001904:	460a      	mov	r2, r1
 8001906:	eb42 0303 	adc.w	r3, r2, r3
 800190a:	677b      	str	r3, [r7, #116]	; 0x74
 800190c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001910:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001914:	f7ff f978 	bl	8000c08 <__aeabi_ldivmod>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((BMP280_S64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001920:	4b66      	ldr	r3, [pc, #408]	; (8001abc <bmp280_compensate_P_int64+0x580>)
 8001922:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001926:	b21b      	sxth	r3, r3
 8001928:	17da      	asrs	r2, r3, #31
 800192a:	66bb      	str	r3, [r7, #104]	; 0x68
 800192c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800192e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001932:	f04f 0000 	mov.w	r0, #0
 8001936:	f04f 0100 	mov.w	r1, #0
 800193a:	0b50      	lsrs	r0, r2, #13
 800193c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001940:	1359      	asrs	r1, r3, #13
 8001942:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001946:	462b      	mov	r3, r5
 8001948:	fb00 f203 	mul.w	r2, r0, r3
 800194c:	4623      	mov	r3, r4
 800194e:	fb03 f301 	mul.w	r3, r3, r1
 8001952:	4413      	add	r3, r2
 8001954:	4622      	mov	r2, r4
 8001956:	fba2 1200 	umull	r1, r2, r2, r0
 800195a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800195e:	460a      	mov	r2, r1
 8001960:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001964:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001968:	4413      	add	r3, r2
 800196a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800196e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001972:	f04f 0000 	mov.w	r0, #0
 8001976:	f04f 0100 	mov.w	r1, #0
 800197a:	0b50      	lsrs	r0, r2, #13
 800197c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001980:	1359      	asrs	r1, r3, #13
 8001982:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 8001986:	462b      	mov	r3, r5
 8001988:	fb00 f203 	mul.w	r2, r0, r3
 800198c:	4623      	mov	r3, r4
 800198e:	fb03 f301 	mul.w	r3, r3, r1
 8001992:	4413      	add	r3, r2
 8001994:	4622      	mov	r2, r4
 8001996:	fba2 1200 	umull	r1, r2, r2, r0
 800199a:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800199e:	460a      	mov	r2, r1
 80019a0:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 80019a4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80019a8:	4413      	add	r3, r2
 80019aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	f04f 0300 	mov.w	r3, #0
 80019b6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80019ba:	4621      	mov	r1, r4
 80019bc:	0e4a      	lsrs	r2, r1, #25
 80019be:	4629      	mov	r1, r5
 80019c0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80019c4:	4629      	mov	r1, r5
 80019c6:	164b      	asrs	r3, r1, #25
 80019c8:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((BMP280_S64_t)dig_P8) * p) >> 19; p = ((p + var1 + var2) >> 8) + (((BMP280_S64_t)dig_P7)<<4);
 80019cc:	4b3c      	ldr	r3, [pc, #240]	; (8001ac0 <bmp280_compensate_P_int64+0x584>)
 80019ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019d2:	b21b      	sxth	r3, r3
 80019d4:	17da      	asrs	r2, r3, #31
 80019d6:	663b      	str	r3, [r7, #96]	; 0x60
 80019d8:	667a      	str	r2, [r7, #100]	; 0x64
 80019da:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80019de:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80019e2:	462a      	mov	r2, r5
 80019e4:	fb02 f203 	mul.w	r2, r2, r3
 80019e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80019ec:	4621      	mov	r1, r4
 80019ee:	fb01 f303 	mul.w	r3, r1, r3
 80019f2:	4413      	add	r3, r2
 80019f4:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 80019f8:	4621      	mov	r1, r4
 80019fa:	fba2 1201 	umull	r1, r2, r2, r1
 80019fe:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001a02:	460a      	mov	r2, r1
 8001a04:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001a08:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001a0c:	4413      	add	r3, r2
 8001a0e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001a12:	f04f 0200 	mov.w	r2, #0
 8001a16:	f04f 0300 	mov.w	r3, #0
 8001a1a:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001a1e:	4621      	mov	r1, r4
 8001a20:	0cca      	lsrs	r2, r1, #19
 8001a22:	4629      	mov	r1, r5
 8001a24:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001a28:	4629      	mov	r1, r5
 8001a2a:	14cb      	asrs	r3, r1, #19
 8001a2c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
 8001a30:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001a34:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001a38:	1884      	adds	r4, r0, r2
 8001a3a:	65bc      	str	r4, [r7, #88]	; 0x58
 8001a3c:	eb41 0303 	adc.w	r3, r1, r3
 8001a40:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a42:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001a46:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	1889      	adds	r1, r1, r2
 8001a4e:	6539      	str	r1, [r7, #80]	; 0x50
 8001a50:	4629      	mov	r1, r5
 8001a52:	eb43 0101 	adc.w	r1, r3, r1
 8001a56:	6579      	str	r1, [r7, #84]	; 0x54
 8001a58:	f04f 0000 	mov.w	r0, #0
 8001a5c:	f04f 0100 	mov.w	r1, #0
 8001a60:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001a64:	4623      	mov	r3, r4
 8001a66:	0a18      	lsrs	r0, r3, #8
 8001a68:	462b      	mov	r3, r5
 8001a6a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001a6e:	462b      	mov	r3, r5
 8001a70:	1219      	asrs	r1, r3, #8
 8001a72:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <bmp280_compensate_P_int64+0x588>)
 8001a74:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a78:	b21b      	sxth	r3, r3
 8001a7a:	17da      	asrs	r2, r3, #31
 8001a7c:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a7e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	f04f 0300 	mov.w	r3, #0
 8001a88:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8001a8c:	464c      	mov	r4, r9
 8001a8e:	0123      	lsls	r3, r4, #4
 8001a90:	4644      	mov	r4, r8
 8001a92:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001a96:	4644      	mov	r4, r8
 8001a98:	0122      	lsls	r2, r4, #4
 8001a9a:	1884      	adds	r4, r0, r2
 8001a9c:	603c      	str	r4, [r7, #0]
 8001a9e:	eb41 0303 	adc.w	r3, r1, r3
 8001aa2:	607b      	str	r3, [r7, #4]
 8001aa4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001aa8:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return (BMP280_U32_t)p;
 8001aac:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001abc:	2000024e 	.word	0x2000024e
 8001ac0:	2000024c 	.word	0x2000024c
 8001ac4:	2000024a 	.word	0x2000024a

08001ac8 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ac8:	b5b0      	push	{r4, r5, r7, lr}
 8001aca:	b084      	sub	sp, #16
 8001acc:	af02      	add	r7, sp, #8
 8001ace:	6078      	str	r0, [r7, #4]
	if(strcmp(RxBuff,"GET_T")==0){
 8001ad0:	4966      	ldr	r1, [pc, #408]	; (8001c6c <HAL_UART_RxCpltCallback+0x1a4>)
 8001ad2:	4867      	ldr	r0, [pc, #412]	; (8001c70 <HAL_UART_RxCpltCallback+0x1a8>)
 8001ad4:	f7fe fb9c 	bl	8000210 <strcmp>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d15a      	bne.n	8001b94 <HAL_UART_RxCpltCallback+0xcc>
		//printf("\r\nGET_T\r\n");
		nc_temp = BMP280_get_temp();
 8001ade:	f7ff fc59 	bl	8001394 <BMP280_get_temp>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	4a63      	ldr	r2, [pc, #396]	; (8001c74 <HAL_UART_RxCpltCallback+0x1ac>)
 8001ae6:	6013      	str	r3, [r2, #0]
		temp=bmp280_compensate_T_int32(nc_temp);
 8001ae8:	4b62      	ldr	r3, [pc, #392]	; (8001c74 <HAL_UART_RxCpltCallback+0x1ac>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4618      	mov	r0, r3
 8001aee:	f7ff fce1 	bl	80014b4 <bmp280_compensate_T_int32>
 8001af2:	4603      	mov	r3, r0
 8001af4:	4a60      	ldr	r2, [pc, #384]	; (8001c78 <HAL_UART_RxCpltCallback+0x1b0>)
 8001af6:	6013      	str	r3, [r2, #0]
		printf("T=%ld%ld.%ld%ld_C\r\n",(temp/1000)%10,(temp/100)%10,(temp/10)%10,temp%10);
 8001af8:	4b5f      	ldr	r3, [pc, #380]	; (8001c78 <HAL_UART_RxCpltCallback+0x1b0>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a5f      	ldr	r2, [pc, #380]	; (8001c7c <HAL_UART_RxCpltCallback+0x1b4>)
 8001afe:	fb82 1203 	smull	r1, r2, r2, r3
 8001b02:	1192      	asrs	r2, r2, #6
 8001b04:	17db      	asrs	r3, r3, #31
 8001b06:	1ad2      	subs	r2, r2, r3
 8001b08:	4b5d      	ldr	r3, [pc, #372]	; (8001c80 <HAL_UART_RxCpltCallback+0x1b8>)
 8001b0a:	fb83 1302 	smull	r1, r3, r3, r2
 8001b0e:	1099      	asrs	r1, r3, #2
 8001b10:	17d3      	asrs	r3, r2, #31
 8001b12:	1ac8      	subs	r0, r1, r3
 8001b14:	4603      	mov	r3, r0
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	4403      	add	r3, r0
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	1ad0      	subs	r0, r2, r3
 8001b1e:	4b56      	ldr	r3, [pc, #344]	; (8001c78 <HAL_UART_RxCpltCallback+0x1b0>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a58      	ldr	r2, [pc, #352]	; (8001c84 <HAL_UART_RxCpltCallback+0x1bc>)
 8001b24:	fb82 1203 	smull	r1, r2, r2, r3
 8001b28:	1152      	asrs	r2, r2, #5
 8001b2a:	17db      	asrs	r3, r3, #31
 8001b2c:	1ad2      	subs	r2, r2, r3
 8001b2e:	4b54      	ldr	r3, [pc, #336]	; (8001c80 <HAL_UART_RxCpltCallback+0x1b8>)
 8001b30:	fb83 1302 	smull	r1, r3, r3, r2
 8001b34:	1099      	asrs	r1, r3, #2
 8001b36:	17d3      	asrs	r3, r2, #31
 8001b38:	1acc      	subs	r4, r1, r3
 8001b3a:	4623      	mov	r3, r4
 8001b3c:	009b      	lsls	r3, r3, #2
 8001b3e:	4423      	add	r3, r4
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	1ad4      	subs	r4, r2, r3
 8001b44:	4b4c      	ldr	r3, [pc, #304]	; (8001c78 <HAL_UART_RxCpltCallback+0x1b0>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a4d      	ldr	r2, [pc, #308]	; (8001c80 <HAL_UART_RxCpltCallback+0x1b8>)
 8001b4a:	fb82 1203 	smull	r1, r2, r2, r3
 8001b4e:	1092      	asrs	r2, r2, #2
 8001b50:	17db      	asrs	r3, r3, #31
 8001b52:	1ad2      	subs	r2, r2, r3
 8001b54:	4b4a      	ldr	r3, [pc, #296]	; (8001c80 <HAL_UART_RxCpltCallback+0x1b8>)
 8001b56:	fb83 1302 	smull	r1, r3, r3, r2
 8001b5a:	1099      	asrs	r1, r3, #2
 8001b5c:	17d3      	asrs	r3, r2, #31
 8001b5e:	1acd      	subs	r5, r1, r3
 8001b60:	462b      	mov	r3, r5
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	442b      	add	r3, r5
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	1ad5      	subs	r5, r2, r3
 8001b6a:	4b43      	ldr	r3, [pc, #268]	; (8001c78 <HAL_UART_RxCpltCallback+0x1b0>)
 8001b6c:	6819      	ldr	r1, [r3, #0]
 8001b6e:	4b44      	ldr	r3, [pc, #272]	; (8001c80 <HAL_UART_RxCpltCallback+0x1b8>)
 8001b70:	fb83 2301 	smull	r2, r3, r3, r1
 8001b74:	109a      	asrs	r2, r3, #2
 8001b76:	17cb      	asrs	r3, r1, #31
 8001b78:	1ad2      	subs	r2, r2, r3
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	4413      	add	r3, r2
 8001b80:	005b      	lsls	r3, r3, #1
 8001b82:	1aca      	subs	r2, r1, r3
 8001b84:	9200      	str	r2, [sp, #0]
 8001b86:	462b      	mov	r3, r5
 8001b88:	4622      	mov	r2, r4
 8001b8a:	4601      	mov	r1, r0
 8001b8c:	483e      	ldr	r0, [pc, #248]	; (8001c88 <HAL_UART_RxCpltCallback+0x1c0>)
 8001b8e:	f004 fefd 	bl	800698c <iprintf>
 8001b92:	e061      	b.n	8001c58 <HAL_UART_RxCpltCallback+0x190>
	}
	else if(strcmp(RxBuff,"GET_P")==0){
 8001b94:	493d      	ldr	r1, [pc, #244]	; (8001c8c <HAL_UART_RxCpltCallback+0x1c4>)
 8001b96:	4836      	ldr	r0, [pc, #216]	; (8001c70 <HAL_UART_RxCpltCallback+0x1a8>)
 8001b98:	f7fe fb3a 	bl	8000210 <strcmp>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d120      	bne.n	8001be4 <HAL_UART_RxCpltCallback+0x11c>
		//printf("\r\nGET_P\r\n");
		nc_pres = BMP280_get_pres();
 8001ba2:	f7ff fc3f 	bl	8001424 <BMP280_get_pres>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	4a39      	ldr	r2, [pc, #228]	; (8001c90 <HAL_UART_RxCpltCallback+0x1c8>)
 8001baa:	6013      	str	r3, [r2, #0]
		pres=bmp280_compensate_P_int64(nc_pres);
 8001bac:	4b38      	ldr	r3, [pc, #224]	; (8001c90 <HAL_UART_RxCpltCallback+0x1c8>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f7ff fcc3 	bl	800153c <bmp280_compensate_P_int64>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	4a36      	ldr	r2, [pc, #216]	; (8001c94 <HAL_UART_RxCpltCallback+0x1cc>)
 8001bba:	6013      	str	r3, [r2, #0]
		printf("P=%f_Pa\r\n",((float)(pres))/256);
 8001bbc:	4b35      	ldr	r3, [pc, #212]	; (8001c94 <HAL_UART_RxCpltCallback+0x1cc>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	ee07 3a90 	vmov	s15, r3
 8001bc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bc8:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001c98 <HAL_UART_RxCpltCallback+0x1d0>
 8001bcc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001bd0:	ee16 0a90 	vmov	r0, s13
 8001bd4:	f7fe fce8 	bl	80005a8 <__aeabi_f2d>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	482f      	ldr	r0, [pc, #188]	; (8001c9c <HAL_UART_RxCpltCallback+0x1d4>)
 8001bde:	f004 fed5 	bl	800698c <iprintf>
 8001be2:	e039      	b.n	8001c58 <HAL_UART_RxCpltCallback+0x190>
	}
	else if(strcmp(RxBuff,"SET_K")==0){
 8001be4:	492e      	ldr	r1, [pc, #184]	; (8001ca0 <HAL_UART_RxCpltCallback+0x1d8>)
 8001be6:	4822      	ldr	r0, [pc, #136]	; (8001c70 <HAL_UART_RxCpltCallback+0x1a8>)
 8001be8:	f7fe fb12 	bl	8000210 <strcmp>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d103      	bne.n	8001bfa <HAL_UART_RxCpltCallback+0x132>
		setK=1;
 8001bf2:	4b2c      	ldr	r3, [pc, #176]	; (8001ca4 <HAL_UART_RxCpltCallback+0x1dc>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	e02e      	b.n	8001c58 <HAL_UART_RxCpltCallback+0x190>
	}
	else if(setK==1){
 8001bfa:	4b2a      	ldr	r3, [pc, #168]	; (8001ca4 <HAL_UART_RxCpltCallback+0x1dc>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d112      	bne.n	8001c28 <HAL_UART_RxCpltCallback+0x160>
		setK=0;
 8001c02:	4b28      	ldr	r3, [pc, #160]	; (8001ca4 <HAL_UART_RxCpltCallback+0x1dc>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]
		//printf("\r\nSET_K=OK\r\n");
		//coef=atoi(RxBuff);
		coef=atoi(RxBuff);
 8001c08:	4819      	ldr	r0, [pc, #100]	; (8001c70 <HAL_UART_RxCpltCallback+0x1a8>)
 8001c0a:	f004 f919 	bl	8005e40 <atoi>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	461a      	mov	r2, r3
 8001c12:	4b25      	ldr	r3, [pc, #148]	; (8001ca8 <HAL_UART_RxCpltCallback+0x1e0>)
 8001c14:	601a      	str	r2, [r3, #0]
		printf("%d\r\n",atoi(RxBuff));
 8001c16:	4816      	ldr	r0, [pc, #88]	; (8001c70 <HAL_UART_RxCpltCallback+0x1a8>)
 8001c18:	f004 f912 	bl	8005e40 <atoi>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4822      	ldr	r0, [pc, #136]	; (8001cac <HAL_UART_RxCpltCallback+0x1e4>)
 8001c22:	f004 feb3 	bl	800698c <iprintf>
 8001c26:	e017      	b.n	8001c58 <HAL_UART_RxCpltCallback+0x190>
		//printf("%d\r\n",coef);

	}
	else if(strcmp(RxBuff,"GET_K")==0){
 8001c28:	4921      	ldr	r1, [pc, #132]	; (8001cb0 <HAL_UART_RxCpltCallback+0x1e8>)
 8001c2a:	4811      	ldr	r0, [pc, #68]	; (8001c70 <HAL_UART_RxCpltCallback+0x1a8>)
 8001c2c:	f7fe faf0 	bl	8000210 <strcmp>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d106      	bne.n	8001c44 <HAL_UART_RxCpltCallback+0x17c>
		//printf("\r\nGET_K\r\n");
		printf("K=%d\r\n",coef);
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <HAL_UART_RxCpltCallback+0x1e0>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	481d      	ldr	r0, [pc, #116]	; (8001cb4 <HAL_UART_RxCpltCallback+0x1ec>)
 8001c3e:	f004 fea5 	bl	800698c <iprintf>
 8001c42:	e009      	b.n	8001c58 <HAL_UART_RxCpltCallback+0x190>
	}
	else if(strcmp(RxBuff,"GET_A")==0){
 8001c44:	491c      	ldr	r1, [pc, #112]	; (8001cb8 <HAL_UART_RxCpltCallback+0x1f0>)
 8001c46:	480a      	ldr	r0, [pc, #40]	; (8001c70 <HAL_UART_RxCpltCallback+0x1a8>)
 8001c48:	f7fe fae2 	bl	8000210 <strcmp>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d002      	beq.n	8001c58 <HAL_UART_RxCpltCallback+0x190>
		//printf("\r\nGET_A\r\n");
	}
	else{
		printf("\r\nCommande inconnue\r\n");
 8001c52:	481a      	ldr	r0, [pc, #104]	; (8001cbc <HAL_UART_RxCpltCallback+0x1f4>)
 8001c54:	f004 ff00 	bl	8006a58 <puts>
	}
	HAL_UART_Receive_IT(&huart1, RxBuff, RX_BUFF_SIZE);
 8001c58:	2205      	movs	r2, #5
 8001c5a:	4905      	ldr	r1, [pc, #20]	; (8001c70 <HAL_UART_RxCpltCallback+0x1a8>)
 8001c5c:	4818      	ldr	r0, [pc, #96]	; (8001cc0 <HAL_UART_RxCpltCallback+0x1f8>)
 8001c5e:	f003 f956 	bl	8004f0e <HAL_UART_Receive_IT>
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bdb0      	pop	{r4, r5, r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	08008a3c 	.word	0x08008a3c
 8001c70:	2000022c 	.word	0x2000022c
 8001c74:	200002a8 	.word	0x200002a8
 8001c78:	200002b0 	.word	0x200002b0
 8001c7c:	10624dd3 	.word	0x10624dd3
 8001c80:	66666667 	.word	0x66666667
 8001c84:	51eb851f 	.word	0x51eb851f
 8001c88:	08008a44 	.word	0x08008a44
 8001c8c:	08008a58 	.word	0x08008a58
 8001c90:	200002ac 	.word	0x200002ac
 8001c94:	200002b8 	.word	0x200002b8
 8001c98:	43800000 	.word	0x43800000
 8001c9c:	08008a60 	.word	0x08008a60
 8001ca0:	08008a6c 	.word	0x08008a6c
 8001ca4:	20000234 	.word	0x20000234
 8001ca8:	2000000c 	.word	0x2000000c
 8001cac:	08008a74 	.word	0x08008a74
 8001cb0:	08008a7c 	.word	0x08008a7c
 8001cb4:	08008a84 	.word	0x08008a84
 8001cb8:	08008a8c 	.word	0x08008a8c
 8001cbc:	08008a94 	.word	0x08008a94
 8001cc0:	200002dc 	.word	0x200002dc

08001cc4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	; 0x28
 8001cc8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cca:	f107 0314 	add.w	r3, r7, #20
 8001cce:	2200      	movs	r2, #0
 8001cd0:	601a      	str	r2, [r3, #0]
 8001cd2:	605a      	str	r2, [r3, #4]
 8001cd4:	609a      	str	r2, [r3, #8]
 8001cd6:	60da      	str	r2, [r3, #12]
 8001cd8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cda:	2300      	movs	r3, #0
 8001cdc:	613b      	str	r3, [r7, #16]
 8001cde:	4b2d      	ldr	r3, [pc, #180]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce2:	4a2c      	ldr	r2, [pc, #176]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001ce4:	f043 0304 	orr.w	r3, r3, #4
 8001ce8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cea:	4b2a      	ldr	r3, [pc, #168]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cee:	f003 0304 	and.w	r3, r3, #4
 8001cf2:	613b      	str	r3, [r7, #16]
 8001cf4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
 8001cfa:	4b26      	ldr	r3, [pc, #152]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a25      	ldr	r2, [pc, #148]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001d00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b23      	ldr	r3, [pc, #140]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	60bb      	str	r3, [r7, #8]
 8001d16:	4b1f      	ldr	r3, [pc, #124]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	4a1e      	ldr	r2, [pc, #120]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	6313      	str	r3, [r2, #48]	; 0x30
 8001d22:	4b1c      	ldr	r3, [pc, #112]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d2e:	2300      	movs	r3, #0
 8001d30:	607b      	str	r3, [r7, #4]
 8001d32:	4b18      	ldr	r3, [pc, #96]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d36:	4a17      	ldr	r2, [pc, #92]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001d38:	f043 0302 	orr.w	r3, r3, #2
 8001d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3e:	4b15      	ldr	r3, [pc, #84]	; (8001d94 <MX_GPIO_Init+0xd0>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	607b      	str	r3, [r7, #4]
 8001d48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	2120      	movs	r1, #32
 8001d4e:	4812      	ldr	r0, [pc, #72]	; (8001d98 <MX_GPIO_Init+0xd4>)
 8001d50:	f001 fa16 	bl	8003180 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001d54:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001d58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001d5a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001d5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d60:	2300      	movs	r3, #0
 8001d62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001d64:	f107 0314 	add.w	r3, r7, #20
 8001d68:	4619      	mov	r1, r3
 8001d6a:	480c      	ldr	r0, [pc, #48]	; (8001d9c <MX_GPIO_Init+0xd8>)
 8001d6c:	f001 f874 	bl	8002e58 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001d70:	2320      	movs	r3, #32
 8001d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d74:	2301      	movs	r3, #1
 8001d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001d80:	f107 0314 	add.w	r3, r7, #20
 8001d84:	4619      	mov	r1, r3
 8001d86:	4804      	ldr	r0, [pc, #16]	; (8001d98 <MX_GPIO_Init+0xd4>)
 8001d88:	f001 f866 	bl	8002e58 <HAL_GPIO_Init>

}
 8001d8c:	bf00      	nop
 8001d8e:	3728      	adds	r7, #40	; 0x28
 8001d90:	46bd      	mov	sp, r7
 8001d92:	bd80      	pop	{r7, pc}
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40020000 	.word	0x40020000
 8001d9c:	40020800 	.word	0x40020800

08001da0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001da4:	4b12      	ldr	r3, [pc, #72]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001da6:	4a13      	ldr	r2, [pc, #76]	; (8001df4 <MX_I2C1_Init+0x54>)
 8001da8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001daa:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dac:	4a12      	ldr	r2, [pc, #72]	; (8001df8 <MX_I2C1_Init+0x58>)
 8001dae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001db0:	4b0f      	ldr	r3, [pc, #60]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001db6:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001dbc:	4b0c      	ldr	r3, [pc, #48]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dbe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001dc2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001dc4:	4b0a      	ldr	r3, [pc, #40]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001dca:	4b09      	ldr	r3, [pc, #36]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dd0:	4b07      	ldr	r3, [pc, #28]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001dd6:	4b06      	ldr	r3, [pc, #24]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ddc:	4804      	ldr	r0, [pc, #16]	; (8001df0 <MX_I2C1_Init+0x50>)
 8001dde:	f001 f9e9 	bl	80031b4 <HAL_I2C_Init>
 8001de2:	4603      	mov	r3, r0
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d001      	beq.n	8001dec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001de8:	f000 f98a 	bl	8002100 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000254 	.word	0x20000254
 8001df4:	40005400 	.word	0x40005400
 8001df8:	000186a0 	.word	0x000186a0

08001dfc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b08a      	sub	sp, #40	; 0x28
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	2200      	movs	r2, #0
 8001e0a:	601a      	str	r2, [r3, #0]
 8001e0c:	605a      	str	r2, [r3, #4]
 8001e0e:	609a      	str	r2, [r3, #8]
 8001e10:	60da      	str	r2, [r3, #12]
 8001e12:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a19      	ldr	r2, [pc, #100]	; (8001e80 <HAL_I2C_MspInit+0x84>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d12b      	bne.n	8001e76 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	4b18      	ldr	r3, [pc, #96]	; (8001e84 <HAL_I2C_MspInit+0x88>)
 8001e24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e26:	4a17      	ldr	r2, [pc, #92]	; (8001e84 <HAL_I2C_MspInit+0x88>)
 8001e28:	f043 0302 	orr.w	r3, r3, #2
 8001e2c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e2e:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <HAL_I2C_MspInit+0x88>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	613b      	str	r3, [r7, #16]
 8001e38:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e3a:	23c0      	movs	r3, #192	; 0xc0
 8001e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e3e:	2312      	movs	r3, #18
 8001e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e46:	2303      	movs	r3, #3
 8001e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001e4a:	2304      	movs	r3, #4
 8001e4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4e:	f107 0314 	add.w	r3, r7, #20
 8001e52:	4619      	mov	r1, r3
 8001e54:	480c      	ldr	r0, [pc, #48]	; (8001e88 <HAL_I2C_MspInit+0x8c>)
 8001e56:	f000 ffff 	bl	8002e58 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60fb      	str	r3, [r7, #12]
 8001e5e:	4b09      	ldr	r3, [pc, #36]	; (8001e84 <HAL_I2C_MspInit+0x88>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e62:	4a08      	ldr	r2, [pc, #32]	; (8001e84 <HAL_I2C_MspInit+0x88>)
 8001e64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e68:	6413      	str	r3, [r2, #64]	; 0x40
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <HAL_I2C_MspInit+0x88>)
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001e76:	bf00      	nop
 8001e78:	3728      	adds	r7, #40	; 0x28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	40005400 	.word	0x40005400
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40020400 	.word	0x40020400

08001e8c <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001e8c:	b5b0      	push	{r4, r5, r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001e90:	f000 fb8e 	bl	80025b0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001e94:	f000 f8c2 	bl	800201c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001e98:	f7ff ff14 	bl	8001cc4 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8001e9c:	f000 fab0 	bl	8002400 <MX_USART2_UART_Init>
	MX_CAN1_Init();
 8001ea0:	f7ff f880 	bl	8000fa4 <MX_CAN1_Init>
	MX_I2C1_Init();
 8001ea4:	f7ff ff7c 	bl	8001da0 <MX_I2C1_Init>
	MX_USART1_UART_Init();
 8001ea8:	f000 fa80 	bl	80023ac <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */

	HAL_CAN_Start(&hcan1);
 8001eac:	484e      	ldr	r0, [pc, #312]	; (8001fe8 <main+0x15c>)
 8001eae:	f000 fd10 	bl	80028d2 <HAL_CAN_Start>

	pHeader.StdId=0x61;
 8001eb2:	4b4e      	ldr	r3, [pc, #312]	; (8001fec <main+0x160>)
 8001eb4:	2261      	movs	r2, #97	; 0x61
 8001eb6:	601a      	str	r2, [r3, #0]
	//pHeader->ExtId=0x61;
	pHeader.IDE=CAN_ID_STD;
 8001eb8:	4b4c      	ldr	r3, [pc, #304]	; (8001fec <main+0x160>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	609a      	str	r2, [r3, #8]
	pHeader.RTR=CAN_RTR_DATA;
 8001ebe:	4b4b      	ldr	r3, [pc, #300]	; (8001fec <main+0x160>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	60da      	str	r2, [r3, #12]
	pHeader.DLC=2;
 8001ec4:	4b49      	ldr	r3, [pc, #292]	; (8001fec <main+0x160>)
 8001ec6:	2202      	movs	r2, #2
 8001ec8:	611a      	str	r2, [r3, #16]
	pHeader.TransmitGlobalTime=DISABLE;
 8001eca:	4b48      	ldr	r3, [pc, #288]	; (8001fec <main+0x160>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	751a      	strb	r2, [r3, #20]


	if(checkID()==0){
 8001ed0:	f7ff f8e6 	bl	80010a0 <checkID>
 8001ed4:	4603      	mov	r3, r0
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d102      	bne.n	8001ee0 <main+0x54>
		printf("Connection russie\r\n");
 8001eda:	4845      	ldr	r0, [pc, #276]	; (8001ff0 <main+0x164>)
 8001edc:	f004 fdbc 	bl	8006a58 <puts>
	}

	if(BMP280_config()==0){
 8001ee0:	f7ff f928 	bl	8001134 <BMP280_config>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d102      	bne.n	8001ef0 <main+0x64>
		printf("Configuration russie\r\n");
 8001eea:	4842      	ldr	r0, [pc, #264]	; (8001ff4 <main+0x168>)
 8001eec:	f004 fdb4 	bl	8006a58 <puts>
	}
	BMP280_etalonnage();
 8001ef0:	f7ff f976 	bl	80011e0 <BMP280_etalonnage>

	//HAL_Delay(1000);
	HAL_UART_Receive_IT(&huart1, RxBuff,RX_BUFF_SIZE);
 8001ef4:	2205      	movs	r2, #5
 8001ef6:	4940      	ldr	r1, [pc, #256]	; (8001ff8 <main+0x16c>)
 8001ef8:	4840      	ldr	r0, [pc, #256]	; (8001ffc <main+0x170>)
 8001efa:	f003 f808 	bl	8004f0e <HAL_UART_Receive_IT>

	//HAL_CAN_AddTxMessage(&hcan1, pHeader, aData, pTxMailbox);

	nc_temp = BMP280_get_temp();
 8001efe:	f7ff fa49 	bl	8001394 <BMP280_get_temp>
 8001f02:	4603      	mov	r3, r0
 8001f04:	4a3e      	ldr	r2, [pc, #248]	; (8002000 <main+0x174>)
 8001f06:	6013      	str	r3, [r2, #0]
	temp=bmp280_compensate_T_int32(nc_temp);
 8001f08:	4b3d      	ldr	r3, [pc, #244]	; (8002000 <main+0x174>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7ff fad1 	bl	80014b4 <bmp280_compensate_T_int32>
 8001f12:	4603      	mov	r3, r0
 8001f14:	4a3b      	ldr	r2, [pc, #236]	; (8002004 <main+0x178>)
 8001f16:	6013      	str	r3, [r2, #0]
	old_temp=temp;
 8001f18:	4b3a      	ldr	r3, [pc, #232]	; (8002004 <main+0x178>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a3a      	ldr	r2, [pc, #232]	; (8002008 <main+0x17c>)
 8001f1e:	6013      	str	r3, [r2, #0]
		//HAL_Delay(2000);
		//aData[1]=0x00;
		//HAL_CAN_AddTxMessage(&hcan1, &pHeader, aData, &pTxMailbox);
		//HAL_Delay(2000);

		nc_temp = BMP280_get_temp();
 8001f20:	f7ff fa38 	bl	8001394 <BMP280_get_temp>
 8001f24:	4603      	mov	r3, r0
 8001f26:	4a36      	ldr	r2, [pc, #216]	; (8002000 <main+0x174>)
 8001f28:	6013      	str	r3, [r2, #0]
		temp=bmp280_compensate_T_int32(nc_temp);
 8001f2a:	4b35      	ldr	r3, [pc, #212]	; (8002000 <main+0x174>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f7ff fac0 	bl	80014b4 <bmp280_compensate_T_int32>
 8001f34:	4603      	mov	r3, r0
 8001f36:	4a33      	ldr	r2, [pc, #204]	; (8002004 <main+0x178>)
 8001f38:	6013      	str	r3, [r2, #0]
		//printf("T=%d%d.%d%d_C\r\n",(temp/1000)%10,(temp/100)%10,(temp/10)%10,temp%10);
		if(fabs(temp-old_temp)>40){
 8001f3a:	4b32      	ldr	r3, [pc, #200]	; (8002004 <main+0x178>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	4b32      	ldr	r3, [pc, #200]	; (8002008 <main+0x17c>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7fe fb1d 	bl	8000584 <__aeabi_i2d>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	4614      	mov	r4, r2
 8001f50:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8001f54:	f04f 0200 	mov.w	r2, #0
 8001f58:	4b2c      	ldr	r3, [pc, #176]	; (800200c <main+0x180>)
 8001f5a:	4620      	mov	r0, r4
 8001f5c:	4629      	mov	r1, r5
 8001f5e:	f7fe fe0b 	bl	8000b78 <__aeabi_dcmpgt>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d03a      	beq.n	8001fde <main+0x152>

			if(temp>old_temp){//On bouge dans le sens 0x00 +
 8001f68:	4b26      	ldr	r3, [pc, #152]	; (8002004 <main+0x178>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b26      	ldr	r3, [pc, #152]	; (8002008 <main+0x17c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	dd1a      	ble.n	8001faa <main+0x11e>
				aData[1]=0x00;
 8001f74:	4b26      	ldr	r3, [pc, #152]	; (8002010 <main+0x184>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	705a      	strb	r2, [r3, #1]
				aData[0]=(int)((temp-old_temp)/coef);
 8001f7a:	4b22      	ldr	r3, [pc, #136]	; (8002004 <main+0x178>)
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	4b22      	ldr	r3, [pc, #136]	; (8002008 <main+0x17c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	1ad3      	subs	r3, r2, r3
 8001f84:	461a      	mov	r2, r3
 8001f86:	4b23      	ldr	r3, [pc, #140]	; (8002014 <main+0x188>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f8e:	b2da      	uxtb	r2, r3
 8001f90:	4b1f      	ldr	r3, [pc, #124]	; (8002010 <main+0x184>)
 8001f92:	701a      	strb	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &pHeader, aData, &pTxMailbox);
 8001f94:	4b20      	ldr	r3, [pc, #128]	; (8002018 <main+0x18c>)
 8001f96:	4a1e      	ldr	r2, [pc, #120]	; (8002010 <main+0x184>)
 8001f98:	4914      	ldr	r1, [pc, #80]	; (8001fec <main+0x160>)
 8001f9a:	4813      	ldr	r0, [pc, #76]	; (8001fe8 <main+0x15c>)
 8001f9c:	f000 fcdd 	bl	800295a <HAL_CAN_AddTxMessage>
				//printf("adata0= %d\r\n",aData[0]);
				old_temp=temp;
 8001fa0:	4b18      	ldr	r3, [pc, #96]	; (8002004 <main+0x178>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a18      	ldr	r2, [pc, #96]	; (8002008 <main+0x17c>)
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	e019      	b.n	8001fde <main+0x152>
			}
			else{//On bouge dans le sens 0x01 -
				aData[1]=0x01;
 8001faa:	4b19      	ldr	r3, [pc, #100]	; (8002010 <main+0x184>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	705a      	strb	r2, [r3, #1]
				aData[0]=(int)((old_temp-temp)/coef);
 8001fb0:	4b15      	ldr	r3, [pc, #84]	; (8002008 <main+0x17c>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b13      	ldr	r3, [pc, #76]	; (8002004 <main+0x178>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	1ad3      	subs	r3, r2, r3
 8001fba:	461a      	mov	r2, r3
 8001fbc:	4b15      	ldr	r3, [pc, #84]	; (8002014 <main+0x188>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	4b12      	ldr	r3, [pc, #72]	; (8002010 <main+0x184>)
 8001fc8:	701a      	strb	r2, [r3, #0]
				HAL_CAN_AddTxMessage(&hcan1, &pHeader, aData, &pTxMailbox);
 8001fca:	4b13      	ldr	r3, [pc, #76]	; (8002018 <main+0x18c>)
 8001fcc:	4a10      	ldr	r2, [pc, #64]	; (8002010 <main+0x184>)
 8001fce:	4907      	ldr	r1, [pc, #28]	; (8001fec <main+0x160>)
 8001fd0:	4805      	ldr	r0, [pc, #20]	; (8001fe8 <main+0x15c>)
 8001fd2:	f000 fcc2 	bl	800295a <HAL_CAN_AddTxMessage>
				//printf("adata0= %d\r\n",aData[0]);
				old_temp=temp;
 8001fd6:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <main+0x178>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a0b      	ldr	r2, [pc, #44]	; (8002008 <main+0x17c>)
 8001fdc:	6013      	str	r3, [r2, #0]
			}
		}
		HAL_Delay(2000);
 8001fde:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001fe2:	f000 fb57 	bl	8002694 <HAL_Delay>
		nc_temp = BMP280_get_temp();
 8001fe6:	e79b      	b.n	8001f20 <main+0x94>
 8001fe8:	20000200 	.word	0x20000200
 8001fec:	200002bc 	.word	0x200002bc
 8001ff0:	08008aac 	.word	0x08008aac
 8001ff4:	08008ac4 	.word	0x08008ac4
 8001ff8:	2000022c 	.word	0x2000022c
 8001ffc:	200002dc 	.word	0x200002dc
 8002000:	200002a8 	.word	0x200002a8
 8002004:	200002b0 	.word	0x200002b0
 8002008:	200002b4 	.word	0x200002b4
 800200c:	40440000 	.word	0x40440000
 8002010:	20000008 	.word	0x20000008
 8002014:	2000000c 	.word	0x2000000c
 8002018:	200002d4 	.word	0x200002d4

0800201c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b094      	sub	sp, #80	; 0x50
 8002020:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002022:	f107 031c 	add.w	r3, r7, #28
 8002026:	2234      	movs	r2, #52	; 0x34
 8002028:	2100      	movs	r1, #0
 800202a:	4618      	mov	r0, r3
 800202c:	f004 fdf4 	bl	8006c18 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002030:	f107 0308 	add.w	r3, r7, #8
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	609a      	str	r2, [r3, #8]
 800203c:	60da      	str	r2, [r3, #12]
 800203e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002040:	2300      	movs	r3, #0
 8002042:	607b      	str	r3, [r7, #4]
 8002044:	4b2c      	ldr	r3, [pc, #176]	; (80020f8 <SystemClock_Config+0xdc>)
 8002046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002048:	4a2b      	ldr	r2, [pc, #172]	; (80020f8 <SystemClock_Config+0xdc>)
 800204a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800204e:	6413      	str	r3, [r2, #64]	; 0x40
 8002050:	4b29      	ldr	r3, [pc, #164]	; (80020f8 <SystemClock_Config+0xdc>)
 8002052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002054:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002058:	607b      	str	r3, [r7, #4]
 800205a:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800205c:	2300      	movs	r3, #0
 800205e:	603b      	str	r3, [r7, #0]
 8002060:	4b26      	ldr	r3, [pc, #152]	; (80020fc <SystemClock_Config+0xe0>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a25      	ldr	r2, [pc, #148]	; (80020fc <SystemClock_Config+0xe0>)
 8002066:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800206a:	6013      	str	r3, [r2, #0]
 800206c:	4b23      	ldr	r3, [pc, #140]	; (80020fc <SystemClock_Config+0xe0>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002074:	603b      	str	r3, [r7, #0]
 8002076:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002078:	2301      	movs	r3, #1
 800207a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800207c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002080:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002082:	2302      	movs	r3, #2
 8002084:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002086:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800208a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 4;
 800208c:	2304      	movs	r3, #4
 800208e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 180;
 8002090:	23b4      	movs	r3, #180	; 0xb4
 8002092:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002094:	2302      	movs	r3, #2
 8002096:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 8002098:	2302      	movs	r3, #2
 800209a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800209c:	2302      	movs	r3, #2
 800209e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020a0:	f107 031c 	add.w	r3, r7, #28
 80020a4:	4618      	mov	r0, r3
 80020a6:	f002 fbb5 	bl	8004814 <HAL_RCC_OscConfig>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <SystemClock_Config+0x98>
	{
		Error_Handler();
 80020b0:	f000 f826 	bl	8002100 <Error_Handler>
	}

	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80020b4:	f002 f814 	bl	80040e0 <HAL_PWREx_EnableOverDrive>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <SystemClock_Config+0xa6>
	{
		Error_Handler();
 80020be:	f000 f81f 	bl	8002100 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020c2:	230f      	movs	r3, #15
 80020c4:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020c6:	2302      	movs	r3, #2
 80020c8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020ca:	2300      	movs	r3, #0
 80020cc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80020d2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020d8:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80020da:	f107 0308 	add.w	r3, r7, #8
 80020de:	2105      	movs	r1, #5
 80020e0:	4618      	mov	r0, r3
 80020e2:	f002 f84d 	bl	8004180 <HAL_RCC_ClockConfig>
 80020e6:	4603      	mov	r3, r0
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d001      	beq.n	80020f0 <SystemClock_Config+0xd4>
	{
		Error_Handler();
 80020ec:	f000 f808 	bl	8002100 <Error_Handler>
	}
}
 80020f0:	bf00      	nop
 80020f2:	3750      	adds	r7, #80	; 0x50
 80020f4:	46bd      	mov	sp, r7
 80020f6:	bd80      	pop	{r7, pc}
 80020f8:	40023800 	.word	0x40023800
 80020fc:	40007000 	.word	0x40007000

08002100 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002104:	b672      	cpsid	i
}
 8002106:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002108:	e7fe      	b.n	8002108 <Error_Handler+0x8>
	...

0800210c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b082      	sub	sp, #8
 8002110:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	607b      	str	r3, [r7, #4]
 8002116:	4b10      	ldr	r3, [pc, #64]	; (8002158 <HAL_MspInit+0x4c>)
 8002118:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211a:	4a0f      	ldr	r2, [pc, #60]	; (8002158 <HAL_MspInit+0x4c>)
 800211c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002120:	6453      	str	r3, [r2, #68]	; 0x44
 8002122:	4b0d      	ldr	r3, [pc, #52]	; (8002158 <HAL_MspInit+0x4c>)
 8002124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002126:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800212a:	607b      	str	r3, [r7, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	603b      	str	r3, [r7, #0]
 8002132:	4b09      	ldr	r3, [pc, #36]	; (8002158 <HAL_MspInit+0x4c>)
 8002134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002136:	4a08      	ldr	r2, [pc, #32]	; (8002158 <HAL_MspInit+0x4c>)
 8002138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800213c:	6413      	str	r3, [r2, #64]	; 0x40
 800213e:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_MspInit+0x4c>)
 8002140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002146:	603b      	str	r3, [r7, #0]
 8002148:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800214a:	2007      	movs	r0, #7
 800214c:	f000 fdb0 	bl	8002cb0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002150:	bf00      	nop
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	40023800 	.word	0x40023800

0800215c <__io_putchar>:
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
PUTCHAR_PROTOTYPE
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the USART2 and Loop until the end of transmission */
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002164:	1d39      	adds	r1, r7, #4
 8002166:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800216a:	2201      	movs	r2, #1
 800216c:	4807      	ldr	r0, [pc, #28]	; (800218c <__io_putchar+0x30>)
 800216e:	f002 fe3c 	bl	8004dea <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8002172:	1d39      	adds	r1, r7, #4
 8002174:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002178:	2201      	movs	r2, #1
 800217a:	4805      	ldr	r0, [pc, #20]	; (8002190 <__io_putchar+0x34>)
 800217c:	f002 fe35 	bl	8004dea <HAL_UART_Transmit>
	return ch;
 8002180:	687b      	ldr	r3, [r7, #4]
}
 8002182:	4618      	mov	r0, r3
 8002184:	3708      	adds	r7, #8
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000320 	.word	0x20000320
 8002190:	200002dc 	.word	0x200002dc

08002194 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002198:	e7fe      	b.n	8002198 <NMI_Handler+0x4>

0800219a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800219a:	b480      	push	{r7}
 800219c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800219e:	e7fe      	b.n	800219e <HardFault_Handler+0x4>

080021a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021a4:	e7fe      	b.n	80021a4 <MemManage_Handler+0x4>

080021a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021a6:	b480      	push	{r7}
 80021a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021aa:	e7fe      	b.n	80021aa <BusFault_Handler+0x4>

080021ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021b0:	e7fe      	b.n	80021b0 <UsageFault_Handler+0x4>

080021b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80021b2:	b480      	push	{r7}
 80021b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80021b6:	bf00      	nop
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr

080021c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80021ce:	b480      	push	{r7}
 80021d0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80021e0:	f000 fa38 	bl	8002654 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80021e4:	bf00      	nop
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80021ec:	4802      	ldr	r0, [pc, #8]	; (80021f8 <USART1_IRQHandler+0x10>)
 80021ee:	f002 febf 	bl	8004f70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80021f2:	bf00      	nop
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	200002dc 	.word	0x200002dc

080021fc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return 1;
 8002200:	2301      	movs	r3, #1
}
 8002202:	4618      	mov	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr

0800220c <_kill>:

int _kill(int pid, int sig)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002216:	f004 fd51 	bl	8006cbc <__errno>
 800221a:	4603      	mov	r3, r0
 800221c:	2216      	movs	r2, #22
 800221e:	601a      	str	r2, [r3, #0]
  return -1;
 8002220:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002224:	4618      	mov	r0, r3
 8002226:	3708      	adds	r7, #8
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <_exit>:

void _exit (int status)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002234:	f04f 31ff 	mov.w	r1, #4294967295
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	f7ff ffe7 	bl	800220c <_kill>
  while (1) {}    /* Make sure we hang here */
 800223e:	e7fe      	b.n	800223e <_exit+0x12>

08002240 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b086      	sub	sp, #24
 8002244:	af00      	add	r7, sp, #0
 8002246:	60f8      	str	r0, [r7, #12]
 8002248:	60b9      	str	r1, [r7, #8]
 800224a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224c:	2300      	movs	r3, #0
 800224e:	617b      	str	r3, [r7, #20]
 8002250:	e00a      	b.n	8002268 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002252:	f3af 8000 	nop.w
 8002256:	4601      	mov	r1, r0
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	1c5a      	adds	r2, r3, #1
 800225c:	60ba      	str	r2, [r7, #8]
 800225e:	b2ca      	uxtb	r2, r1
 8002260:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	3301      	adds	r3, #1
 8002266:	617b      	str	r3, [r7, #20]
 8002268:	697a      	ldr	r2, [r7, #20]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	429a      	cmp	r2, r3
 800226e:	dbf0      	blt.n	8002252 <_read+0x12>
  }

  return len;
 8002270:	687b      	ldr	r3, [r7, #4]
}
 8002272:	4618      	mov	r0, r3
 8002274:	3718      	adds	r7, #24
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}

0800227a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800227a:	b580      	push	{r7, lr}
 800227c:	b086      	sub	sp, #24
 800227e:	af00      	add	r7, sp, #0
 8002280:	60f8      	str	r0, [r7, #12]
 8002282:	60b9      	str	r1, [r7, #8]
 8002284:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
 800228a:	e009      	b.n	80022a0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	1c5a      	adds	r2, r3, #1
 8002290:	60ba      	str	r2, [r7, #8]
 8002292:	781b      	ldrb	r3, [r3, #0]
 8002294:	4618      	mov	r0, r3
 8002296:	f7ff ff61 	bl	800215c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	3301      	adds	r3, #1
 800229e:	617b      	str	r3, [r7, #20]
 80022a0:	697a      	ldr	r2, [r7, #20]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	dbf1      	blt.n	800228c <_write+0x12>
  }
  return len;
 80022a8:	687b      	ldr	r3, [r7, #4]
}
 80022aa:	4618      	mov	r0, r3
 80022ac:	3718      	adds	r7, #24
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}

080022b2 <_close>:

int _close(int file)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80022ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80022be:	4618      	mov	r0, r3
 80022c0:	370c      	adds	r7, #12
 80022c2:	46bd      	mov	sp, r7
 80022c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c8:	4770      	bx	lr

080022ca <_fstat>:


int _fstat(int file, struct stat *st)
{
 80022ca:	b480      	push	{r7}
 80022cc:	b083      	sub	sp, #12
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
 80022d2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80022da:	605a      	str	r2, [r3, #4]
  return 0;
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	370c      	adds	r7, #12
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr

080022ea <_isatty>:

int _isatty(int file)
{
 80022ea:	b480      	push	{r7}
 80022ec:	b083      	sub	sp, #12
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022f2:	2301      	movs	r3, #1
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800230c:	2300      	movs	r3, #0
}
 800230e:	4618      	mov	r0, r3
 8002310:	3714      	adds	r7, #20
 8002312:	46bd      	mov	sp, r7
 8002314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002318:	4770      	bx	lr
	...

0800231c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b086      	sub	sp, #24
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002324:	4a14      	ldr	r2, [pc, #80]	; (8002378 <_sbrk+0x5c>)
 8002326:	4b15      	ldr	r3, [pc, #84]	; (800237c <_sbrk+0x60>)
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800232c:	697b      	ldr	r3, [r7, #20]
 800232e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002330:	4b13      	ldr	r3, [pc, #76]	; (8002380 <_sbrk+0x64>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d102      	bne.n	800233e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002338:	4b11      	ldr	r3, [pc, #68]	; (8002380 <_sbrk+0x64>)
 800233a:	4a12      	ldr	r2, [pc, #72]	; (8002384 <_sbrk+0x68>)
 800233c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800233e:	4b10      	ldr	r3, [pc, #64]	; (8002380 <_sbrk+0x64>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	4413      	add	r3, r2
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	429a      	cmp	r2, r3
 800234a:	d207      	bcs.n	800235c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800234c:	f004 fcb6 	bl	8006cbc <__errno>
 8002350:	4603      	mov	r3, r0
 8002352:	220c      	movs	r2, #12
 8002354:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002356:	f04f 33ff 	mov.w	r3, #4294967295
 800235a:	e009      	b.n	8002370 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800235c:	4b08      	ldr	r3, [pc, #32]	; (8002380 <_sbrk+0x64>)
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002362:	4b07      	ldr	r3, [pc, #28]	; (8002380 <_sbrk+0x64>)
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4413      	add	r3, r2
 800236a:	4a05      	ldr	r2, [pc, #20]	; (8002380 <_sbrk+0x64>)
 800236c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800236e:	68fb      	ldr	r3, [r7, #12]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3718      	adds	r7, #24
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	20020000 	.word	0x20020000
 800237c:	00000400 	.word	0x00000400
 8002380:	200002d8 	.word	0x200002d8
 8002384:	200004b8 	.word	0x200004b8

08002388 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800238c:	4b06      	ldr	r3, [pc, #24]	; (80023a8 <SystemInit+0x20>)
 800238e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002392:	4a05      	ldr	r2, [pc, #20]	; (80023a8 <SystemInit+0x20>)
 8002394:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002398:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
 80023a6:	bf00      	nop
 80023a8:	e000ed00 	.word	0xe000ed00

080023ac <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023b2:	4a12      	ldr	r2, [pc, #72]	; (80023fc <MX_USART1_UART_Init+0x50>)
 80023b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80023b6:	4b10      	ldr	r3, [pc, #64]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023be:	4b0e      	ldr	r3, [pc, #56]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023c4:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023ca:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023d0:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023d2:	220c      	movs	r2, #12
 80023d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023d6:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023dc:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023de:	2200      	movs	r2, #0
 80023e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023e2:	4805      	ldr	r0, [pc, #20]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023e4:	f002 fcb4 	bl	8004d50 <HAL_UART_Init>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023ee:	f7ff fe87 	bl	8002100 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	200002dc 	.word	0x200002dc
 80023fc:	40011000 	.word	0x40011000

08002400 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002404:	4b11      	ldr	r3, [pc, #68]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002406:	4a12      	ldr	r2, [pc, #72]	; (8002450 <MX_USART2_UART_Init+0x50>)
 8002408:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800240a:	4b10      	ldr	r3, [pc, #64]	; (800244c <MX_USART2_UART_Init+0x4c>)
 800240c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002410:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002412:	4b0e      	ldr	r3, [pc, #56]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002418:	4b0c      	ldr	r3, [pc, #48]	; (800244c <MX_USART2_UART_Init+0x4c>)
 800241a:	2200      	movs	r2, #0
 800241c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800241e:	4b0b      	ldr	r3, [pc, #44]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002420:	2200      	movs	r2, #0
 8002422:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002424:	4b09      	ldr	r3, [pc, #36]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002426:	220c      	movs	r2, #12
 8002428:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242a:	4b08      	ldr	r3, [pc, #32]	; (800244c <MX_USART2_UART_Init+0x4c>)
 800242c:	2200      	movs	r2, #0
 800242e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002430:	4b06      	ldr	r3, [pc, #24]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002432:	2200      	movs	r2, #0
 8002434:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002436:	4805      	ldr	r0, [pc, #20]	; (800244c <MX_USART2_UART_Init+0x4c>)
 8002438:	f002 fc8a 	bl	8004d50 <HAL_UART_Init>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002442:	f7ff fe5d 	bl	8002100 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	20000320 	.word	0x20000320
 8002450:	40004400 	.word	0x40004400

08002454 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b08c      	sub	sp, #48	; 0x30
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800245c:	f107 031c 	add.w	r3, r7, #28
 8002460:	2200      	movs	r2, #0
 8002462:	601a      	str	r2, [r3, #0]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	609a      	str	r2, [r3, #8]
 8002468:	60da      	str	r2, [r3, #12]
 800246a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4a36      	ldr	r2, [pc, #216]	; (800254c <HAL_UART_MspInit+0xf8>)
 8002472:	4293      	cmp	r3, r2
 8002474:	d135      	bne.n	80024e2 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	61bb      	str	r3, [r7, #24]
 800247a:	4b35      	ldr	r3, [pc, #212]	; (8002550 <HAL_UART_MspInit+0xfc>)
 800247c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247e:	4a34      	ldr	r2, [pc, #208]	; (8002550 <HAL_UART_MspInit+0xfc>)
 8002480:	f043 0310 	orr.w	r3, r3, #16
 8002484:	6453      	str	r3, [r2, #68]	; 0x44
 8002486:	4b32      	ldr	r3, [pc, #200]	; (8002550 <HAL_UART_MspInit+0xfc>)
 8002488:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800248a:	f003 0310 	and.w	r3, r3, #16
 800248e:	61bb      	str	r3, [r7, #24]
 8002490:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	617b      	str	r3, [r7, #20]
 8002496:	4b2e      	ldr	r3, [pc, #184]	; (8002550 <HAL_UART_MspInit+0xfc>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	4a2d      	ldr	r2, [pc, #180]	; (8002550 <HAL_UART_MspInit+0xfc>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6313      	str	r3, [r2, #48]	; 0x30
 80024a2:	4b2b      	ldr	r3, [pc, #172]	; (8002550 <HAL_UART_MspInit+0xfc>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	617b      	str	r3, [r7, #20]
 80024ac:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80024ae:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80024b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b4:	2302      	movs	r3, #2
 80024b6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024bc:	2303      	movs	r3, #3
 80024be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024c0:	2307      	movs	r3, #7
 80024c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024c4:	f107 031c 	add.w	r3, r7, #28
 80024c8:	4619      	mov	r1, r3
 80024ca:	4822      	ldr	r0, [pc, #136]	; (8002554 <HAL_UART_MspInit+0x100>)
 80024cc:	f000 fcc4 	bl	8002e58 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80024d0:	2200      	movs	r2, #0
 80024d2:	2100      	movs	r1, #0
 80024d4:	2025      	movs	r0, #37	; 0x25
 80024d6:	f000 fbf6 	bl	8002cc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80024da:	2025      	movs	r0, #37	; 0x25
 80024dc:	f000 fc0f 	bl	8002cfe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80024e0:	e030      	b.n	8002544 <HAL_UART_MspInit+0xf0>
  else if(uartHandle->Instance==USART2)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a1c      	ldr	r2, [pc, #112]	; (8002558 <HAL_UART_MspInit+0x104>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d12b      	bne.n	8002544 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80024ec:	2300      	movs	r3, #0
 80024ee:	613b      	str	r3, [r7, #16]
 80024f0:	4b17      	ldr	r3, [pc, #92]	; (8002550 <HAL_UART_MspInit+0xfc>)
 80024f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f4:	4a16      	ldr	r2, [pc, #88]	; (8002550 <HAL_UART_MspInit+0xfc>)
 80024f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024fa:	6413      	str	r3, [r2, #64]	; 0x40
 80024fc:	4b14      	ldr	r3, [pc, #80]	; (8002550 <HAL_UART_MspInit+0xfc>)
 80024fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002500:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002504:	613b      	str	r3, [r7, #16]
 8002506:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002508:	2300      	movs	r3, #0
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	4b10      	ldr	r3, [pc, #64]	; (8002550 <HAL_UART_MspInit+0xfc>)
 800250e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002510:	4a0f      	ldr	r2, [pc, #60]	; (8002550 <HAL_UART_MspInit+0xfc>)
 8002512:	f043 0301 	orr.w	r3, r3, #1
 8002516:	6313      	str	r3, [r2, #48]	; 0x30
 8002518:	4b0d      	ldr	r3, [pc, #52]	; (8002550 <HAL_UART_MspInit+0xfc>)
 800251a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	60fb      	str	r3, [r7, #12]
 8002522:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002524:	230c      	movs	r3, #12
 8002526:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002528:	2302      	movs	r3, #2
 800252a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252c:	2300      	movs	r3, #0
 800252e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002530:	2303      	movs	r3, #3
 8002532:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002534:	2307      	movs	r3, #7
 8002536:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002538:	f107 031c 	add.w	r3, r7, #28
 800253c:	4619      	mov	r1, r3
 800253e:	4805      	ldr	r0, [pc, #20]	; (8002554 <HAL_UART_MspInit+0x100>)
 8002540:	f000 fc8a 	bl	8002e58 <HAL_GPIO_Init>
}
 8002544:	bf00      	nop
 8002546:	3730      	adds	r7, #48	; 0x30
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}
 800254c:	40011000 	.word	0x40011000
 8002550:	40023800 	.word	0x40023800
 8002554:	40020000 	.word	0x40020000
 8002558:	40004400 	.word	0x40004400

0800255c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800255c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002594 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002560:	480d      	ldr	r0, [pc, #52]	; (8002598 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002562:	490e      	ldr	r1, [pc, #56]	; (800259c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002564:	4a0e      	ldr	r2, [pc, #56]	; (80025a0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002568:	e002      	b.n	8002570 <LoopCopyDataInit>

0800256a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800256a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800256c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800256e:	3304      	adds	r3, #4

08002570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002574:	d3f9      	bcc.n	800256a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002576:	4a0b      	ldr	r2, [pc, #44]	; (80025a4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002578:	4c0b      	ldr	r4, [pc, #44]	; (80025a8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800257a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800257c:	e001      	b.n	8002582 <LoopFillZerobss>

0800257e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800257e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002580:	3204      	adds	r2, #4

08002582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002584:	d3fb      	bcc.n	800257e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002586:	f7ff feff 	bl	8002388 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800258a:	f004 fb9d 	bl	8006cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800258e:	f7ff fc7d 	bl	8001e8c <main>
  bx  lr    
 8002592:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002594:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002598:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800259c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80025a0:	08008e74 	.word	0x08008e74
  ldr r2, =_sbss
 80025a4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80025a8:	200004b4 	.word	0x200004b4

080025ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025ac:	e7fe      	b.n	80025ac <ADC_IRQHandler>
	...

080025b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80025b4:	4b0e      	ldr	r3, [pc, #56]	; (80025f0 <HAL_Init+0x40>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a0d      	ldr	r2, [pc, #52]	; (80025f0 <HAL_Init+0x40>)
 80025ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80025c0:	4b0b      	ldr	r3, [pc, #44]	; (80025f0 <HAL_Init+0x40>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0a      	ldr	r2, [pc, #40]	; (80025f0 <HAL_Init+0x40>)
 80025c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80025ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80025cc:	4b08      	ldr	r3, [pc, #32]	; (80025f0 <HAL_Init+0x40>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a07      	ldr	r2, [pc, #28]	; (80025f0 <HAL_Init+0x40>)
 80025d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025d8:	2003      	movs	r0, #3
 80025da:	f000 fb69 	bl	8002cb0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80025de:	2000      	movs	r0, #0
 80025e0:	f000 f808 	bl	80025f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80025e4:	f7ff fd92 	bl	800210c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	40023c00 	.word	0x40023c00

080025f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025fc:	4b12      	ldr	r3, [pc, #72]	; (8002648 <HAL_InitTick+0x54>)
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	4b12      	ldr	r3, [pc, #72]	; (800264c <HAL_InitTick+0x58>)
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	4619      	mov	r1, r3
 8002606:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800260a:	fbb3 f3f1 	udiv	r3, r3, r1
 800260e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002612:	4618      	mov	r0, r3
 8002614:	f000 fb81 	bl	8002d1a <HAL_SYSTICK_Config>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d001      	beq.n	8002622 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e00e      	b.n	8002640 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2b0f      	cmp	r3, #15
 8002626:	d80a      	bhi.n	800263e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002628:	2200      	movs	r2, #0
 800262a:	6879      	ldr	r1, [r7, #4]
 800262c:	f04f 30ff 	mov.w	r0, #4294967295
 8002630:	f000 fb49 	bl	8002cc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002634:	4a06      	ldr	r2, [pc, #24]	; (8002650 <HAL_InitTick+0x5c>)
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800263a:	2300      	movs	r3, #0
 800263c:	e000      	b.n	8002640 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800263e:	2301      	movs	r3, #1
}
 8002640:	4618      	mov	r0, r3
 8002642:	3708      	adds	r7, #8
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	20000010 	.word	0x20000010
 800264c:	20000018 	.word	0x20000018
 8002650:	20000014 	.word	0x20000014

08002654 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002654:	b480      	push	{r7}
 8002656:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002658:	4b06      	ldr	r3, [pc, #24]	; (8002674 <HAL_IncTick+0x20>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	461a      	mov	r2, r3
 800265e:	4b06      	ldr	r3, [pc, #24]	; (8002678 <HAL_IncTick+0x24>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4413      	add	r3, r2
 8002664:	4a04      	ldr	r2, [pc, #16]	; (8002678 <HAL_IncTick+0x24>)
 8002666:	6013      	str	r3, [r2, #0]
}
 8002668:	bf00      	nop
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	20000018 	.word	0x20000018
 8002678:	20000364 	.word	0x20000364

0800267c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800267c:	b480      	push	{r7}
 800267e:	af00      	add	r7, sp, #0
  return uwTick;
 8002680:	4b03      	ldr	r3, [pc, #12]	; (8002690 <HAL_GetTick+0x14>)
 8002682:	681b      	ldr	r3, [r3, #0]
}
 8002684:	4618      	mov	r0, r3
 8002686:	46bd      	mov	sp, r7
 8002688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268c:	4770      	bx	lr
 800268e:	bf00      	nop
 8002690:	20000364 	.word	0x20000364

08002694 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800269c:	f7ff ffee 	bl	800267c <HAL_GetTick>
 80026a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ac:	d005      	beq.n	80026ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ae:	4b0a      	ldr	r3, [pc, #40]	; (80026d8 <HAL_Delay+0x44>)
 80026b0:	781b      	ldrb	r3, [r3, #0]
 80026b2:	461a      	mov	r2, r3
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	4413      	add	r3, r2
 80026b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80026ba:	bf00      	nop
 80026bc:	f7ff ffde 	bl	800267c <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	68fa      	ldr	r2, [r7, #12]
 80026c8:	429a      	cmp	r2, r3
 80026ca:	d8f7      	bhi.n	80026bc <HAL_Delay+0x28>
  {
  }
}
 80026cc:	bf00      	nop
 80026ce:	bf00      	nop
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	20000018 	.word	0x20000018

080026dc <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80026ea:	2301      	movs	r3, #1
 80026ec:	e0ed      	b.n	80028ca <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d102      	bne.n	8002700 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80026fa:	6878      	ldr	r0, [r7, #4]
 80026fc:	f7fe fc88 	bl	8001010 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f042 0201 	orr.w	r2, r2, #1
 800270e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002710:	f7ff ffb4 	bl	800267c <HAL_GetTick>
 8002714:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002716:	e012      	b.n	800273e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002718:	f7ff ffb0 	bl	800267c <HAL_GetTick>
 800271c:	4602      	mov	r2, r0
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	1ad3      	subs	r3, r2, r3
 8002722:	2b0a      	cmp	r3, #10
 8002724:	d90b      	bls.n	800273e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800272a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2205      	movs	r2, #5
 8002736:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	e0c5      	b.n	80028ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0e5      	beq.n	8002718 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	681a      	ldr	r2, [r3, #0]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	f022 0202 	bic.w	r2, r2, #2
 800275a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800275c:	f7ff ff8e 	bl	800267c <HAL_GetTick>
 8002760:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002762:	e012      	b.n	800278a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002764:	f7ff ff8a 	bl	800267c <HAL_GetTick>
 8002768:	4602      	mov	r2, r0
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	1ad3      	subs	r3, r2, r3
 800276e:	2b0a      	cmp	r3, #10
 8002770:	d90b      	bls.n	800278a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002776:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	2205      	movs	r2, #5
 8002782:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e09f      	b.n	80028ca <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1e5      	bne.n	8002764 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	7e1b      	ldrb	r3, [r3, #24]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d108      	bne.n	80027b2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027ae:	601a      	str	r2, [r3, #0]
 80027b0:	e007      	b.n	80027c2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	7e5b      	ldrb	r3, [r3, #25]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d108      	bne.n	80027dc <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	e007      	b.n	80027ec <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	7e9b      	ldrb	r3, [r3, #26]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d108      	bne.n	8002806 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0220 	orr.w	r2, r2, #32
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	e007      	b.n	8002816 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f022 0220 	bic.w	r2, r2, #32
 8002814:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	7edb      	ldrb	r3, [r3, #27]
 800281a:	2b01      	cmp	r3, #1
 800281c:	d108      	bne.n	8002830 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 0210 	bic.w	r2, r2, #16
 800282c:	601a      	str	r2, [r3, #0]
 800282e:	e007      	b.n	8002840 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681a      	ldr	r2, [r3, #0]
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f042 0210 	orr.w	r2, r2, #16
 800283e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	7f1b      	ldrb	r3, [r3, #28]
 8002844:	2b01      	cmp	r3, #1
 8002846:	d108      	bne.n	800285a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f042 0208 	orr.w	r2, r2, #8
 8002856:	601a      	str	r2, [r3, #0]
 8002858:	e007      	b.n	800286a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 0208 	bic.w	r2, r2, #8
 8002868:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	7f5b      	ldrb	r3, [r3, #29]
 800286e:	2b01      	cmp	r3, #1
 8002870:	d108      	bne.n	8002884 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f042 0204 	orr.w	r2, r2, #4
 8002880:	601a      	str	r2, [r3, #0]
 8002882:	e007      	b.n	8002894 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f022 0204 	bic.w	r2, r2, #4
 8002892:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	68db      	ldr	r3, [r3, #12]
 800289c:	431a      	orrs	r2, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	431a      	orrs	r2, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	695b      	ldr	r3, [r3, #20]
 80028a8:	ea42 0103 	orr.w	r1, r2, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	1e5a      	subs	r2, r3, #1
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	430a      	orrs	r2, r1
 80028b8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}

080028d2 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80028d2:	b580      	push	{r7, lr}
 80028d4:	b084      	sub	sp, #16
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d12e      	bne.n	8002944 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2202      	movs	r2, #2
 80028ea:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 0201 	bic.w	r2, r2, #1
 80028fc:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80028fe:	f7ff febd 	bl	800267c <HAL_GetTick>
 8002902:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002904:	e012      	b.n	800292c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002906:	f7ff feb9 	bl	800267c <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b0a      	cmp	r3, #10
 8002912:	d90b      	bls.n	800292c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002918:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2205      	movs	r2, #5
 8002924:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002928:	2301      	movs	r3, #1
 800292a:	e012      	b.n	8002952 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f003 0301 	and.w	r3, r3, #1
 8002936:	2b00      	cmp	r3, #0
 8002938:	d1e5      	bne.n	8002906 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2200      	movs	r2, #0
 800293e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002940:	2300      	movs	r3, #0
 8002942:	e006      	b.n	8002952 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002948:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002950:	2301      	movs	r3, #1
  }
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}

0800295a <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 800295a:	b480      	push	{r7}
 800295c:	b089      	sub	sp, #36	; 0x24
 800295e:	af00      	add	r7, sp, #0
 8002960:	60f8      	str	r0, [r7, #12]
 8002962:	60b9      	str	r1, [r7, #8]
 8002964:	607a      	str	r2, [r7, #4]
 8002966:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800296e:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002978:	7ffb      	ldrb	r3, [r7, #31]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d003      	beq.n	8002986 <HAL_CAN_AddTxMessage+0x2c>
 800297e:	7ffb      	ldrb	r3, [r7, #31]
 8002980:	2b02      	cmp	r3, #2
 8002982:	f040 80b8 	bne.w	8002af6 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d10a      	bne.n	80029a6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002990:	69bb      	ldr	r3, [r7, #24]
 8002992:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002996:	2b00      	cmp	r3, #0
 8002998:	d105      	bne.n	80029a6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 800299a:	69bb      	ldr	r3, [r7, #24]
 800299c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f000 80a0 	beq.w	8002ae6 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80029a6:	69bb      	ldr	r3, [r7, #24]
 80029a8:	0e1b      	lsrs	r3, r3, #24
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d907      	bls.n	80029c6 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ba:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e09e      	b.n	8002b04 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80029c6:	2201      	movs	r2, #1
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	409a      	lsls	r2, r3
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d10d      	bne.n	80029f4 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80029e2:	68f9      	ldr	r1, [r7, #12]
 80029e4:	6809      	ldr	r1, [r1, #0]
 80029e6:	431a      	orrs	r2, r3
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	3318      	adds	r3, #24
 80029ec:	011b      	lsls	r3, r3, #4
 80029ee:	440b      	add	r3, r1
 80029f0:	601a      	str	r2, [r3, #0]
 80029f2:	e00f      	b.n	8002a14 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80029fe:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a04:	68f9      	ldr	r1, [r7, #12]
 8002a06:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002a08:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	3318      	adds	r3, #24
 8002a0e:	011b      	lsls	r3, r3, #4
 8002a10:	440b      	add	r3, r1
 8002a12:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6819      	ldr	r1, [r3, #0]
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	691a      	ldr	r2, [r3, #16]
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	3318      	adds	r3, #24
 8002a20:	011b      	lsls	r3, r3, #4
 8002a22:	440b      	add	r3, r1
 8002a24:	3304      	adds	r3, #4
 8002a26:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	7d1b      	ldrb	r3, [r3, #20]
 8002a2c:	2b01      	cmp	r3, #1
 8002a2e:	d111      	bne.n	8002a54 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	3318      	adds	r3, #24
 8002a38:	011b      	lsls	r3, r3, #4
 8002a3a:	4413      	add	r3, r2
 8002a3c:	3304      	adds	r3, #4
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	6811      	ldr	r1, [r2, #0]
 8002a44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	3318      	adds	r3, #24
 8002a4c:	011b      	lsls	r3, r3, #4
 8002a4e:	440b      	add	r3, r1
 8002a50:	3304      	adds	r3, #4
 8002a52:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3307      	adds	r3, #7
 8002a58:	781b      	ldrb	r3, [r3, #0]
 8002a5a:	061a      	lsls	r2, r3, #24
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	3306      	adds	r3, #6
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	041b      	lsls	r3, r3, #16
 8002a64:	431a      	orrs	r2, r3
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	3305      	adds	r3, #5
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	021b      	lsls	r3, r3, #8
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	687a      	ldr	r2, [r7, #4]
 8002a72:	3204      	adds	r2, #4
 8002a74:	7812      	ldrb	r2, [r2, #0]
 8002a76:	4610      	mov	r0, r2
 8002a78:	68fa      	ldr	r2, [r7, #12]
 8002a7a:	6811      	ldr	r1, [r2, #0]
 8002a7c:	ea43 0200 	orr.w	r2, r3, r0
 8002a80:	697b      	ldr	r3, [r7, #20]
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	440b      	add	r3, r1
 8002a86:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002a8a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	3303      	adds	r3, #3
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	061a      	lsls	r2, r3, #24
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	3302      	adds	r3, #2
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	041b      	lsls	r3, r3, #16
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	3301      	adds	r3, #1
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	021b      	lsls	r3, r3, #8
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	687a      	ldr	r2, [r7, #4]
 8002aaa:	7812      	ldrb	r2, [r2, #0]
 8002aac:	4610      	mov	r0, r2
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6811      	ldr	r1, [r2, #0]
 8002ab2:	ea43 0200 	orr.w	r2, r3, r0
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	011b      	lsls	r3, r3, #4
 8002aba:	440b      	add	r3, r1
 8002abc:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002ac0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	3318      	adds	r3, #24
 8002aca:	011b      	lsls	r3, r3, #4
 8002acc:	4413      	add	r3, r2
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	68fa      	ldr	r2, [r7, #12]
 8002ad2:	6811      	ldr	r1, [r2, #0]
 8002ad4:	f043 0201 	orr.w	r2, r3, #1
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	3318      	adds	r3, #24
 8002adc:	011b      	lsls	r3, r3, #4
 8002ade:	440b      	add	r3, r1
 8002ae0:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	e00e      	b.n	8002b04 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e006      	b.n	8002b04 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
  }
}
 8002b04:	4618      	mov	r0, r3
 8002b06:	3724      	adds	r7, #36	; 0x24
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0e:	4770      	bx	lr

08002b10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f003 0307 	and.w	r3, r3, #7
 8002b1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002b20:	4b0c      	ldr	r3, [pc, #48]	; (8002b54 <__NVIC_SetPriorityGrouping+0x44>)
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002b26:	68ba      	ldr	r2, [r7, #8]
 8002b28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002b2c:	4013      	ands	r3, r2
 8002b2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002b34:	68bb      	ldr	r3, [r7, #8]
 8002b36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002b38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002b3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002b42:	4a04      	ldr	r2, [pc, #16]	; (8002b54 <__NVIC_SetPriorityGrouping+0x44>)
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	60d3      	str	r3, [r2, #12]
}
 8002b48:	bf00      	nop
 8002b4a:	3714      	adds	r7, #20
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b52:	4770      	bx	lr
 8002b54:	e000ed00 	.word	0xe000ed00

08002b58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b5c:	4b04      	ldr	r3, [pc, #16]	; (8002b70 <__NVIC_GetPriorityGrouping+0x18>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	0a1b      	lsrs	r3, r3, #8
 8002b62:	f003 0307 	and.w	r3, r3, #7
}
 8002b66:	4618      	mov	r0, r3
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	db0b      	blt.n	8002b9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b86:	79fb      	ldrb	r3, [r7, #7]
 8002b88:	f003 021f 	and.w	r2, r3, #31
 8002b8c:	4907      	ldr	r1, [pc, #28]	; (8002bac <__NVIC_EnableIRQ+0x38>)
 8002b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b92:	095b      	lsrs	r3, r3, #5
 8002b94:	2001      	movs	r0, #1
 8002b96:	fa00 f202 	lsl.w	r2, r0, r2
 8002b9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b9e:	bf00      	nop
 8002ba0:	370c      	adds	r7, #12
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	e000e100 	.word	0xe000e100

08002bb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	6039      	str	r1, [r7, #0]
 8002bba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	db0a      	blt.n	8002bda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	490c      	ldr	r1, [pc, #48]	; (8002bfc <__NVIC_SetPriority+0x4c>)
 8002bca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bce:	0112      	lsls	r2, r2, #4
 8002bd0:	b2d2      	uxtb	r2, r2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bd8:	e00a      	b.n	8002bf0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	4908      	ldr	r1, [pc, #32]	; (8002c00 <__NVIC_SetPriority+0x50>)
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	f003 030f 	and.w	r3, r3, #15
 8002be6:	3b04      	subs	r3, #4
 8002be8:	0112      	lsls	r2, r2, #4
 8002bea:	b2d2      	uxtb	r2, r2
 8002bec:	440b      	add	r3, r1
 8002bee:	761a      	strb	r2, [r3, #24]
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	e000e100 	.word	0xe000e100
 8002c00:	e000ed00 	.word	0xe000ed00

08002c04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b089      	sub	sp, #36	; 0x24
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	60b9      	str	r1, [r7, #8]
 8002c0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f003 0307 	and.w	r3, r3, #7
 8002c16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	f1c3 0307 	rsb	r3, r3, #7
 8002c1e:	2b04      	cmp	r3, #4
 8002c20:	bf28      	it	cs
 8002c22:	2304      	movcs	r3, #4
 8002c24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c26:	69fb      	ldr	r3, [r7, #28]
 8002c28:	3304      	adds	r3, #4
 8002c2a:	2b06      	cmp	r3, #6
 8002c2c:	d902      	bls.n	8002c34 <NVIC_EncodePriority+0x30>
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	3b03      	subs	r3, #3
 8002c32:	e000      	b.n	8002c36 <NVIC_EncodePriority+0x32>
 8002c34:	2300      	movs	r3, #0
 8002c36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c38:	f04f 32ff 	mov.w	r2, #4294967295
 8002c3c:	69bb      	ldr	r3, [r7, #24]
 8002c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c42:	43da      	mvns	r2, r3
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	401a      	ands	r2, r3
 8002c48:	697b      	ldr	r3, [r7, #20]
 8002c4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c4c:	f04f 31ff 	mov.w	r1, #4294967295
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	fa01 f303 	lsl.w	r3, r1, r3
 8002c56:	43d9      	mvns	r1, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c5c:	4313      	orrs	r3, r2
         );
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3724      	adds	r7, #36	; 0x24
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr
	...

08002c6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	3b01      	subs	r3, #1
 8002c78:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c7c:	d301      	bcc.n	8002c82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e00f      	b.n	8002ca2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c82:	4a0a      	ldr	r2, [pc, #40]	; (8002cac <SysTick_Config+0x40>)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	3b01      	subs	r3, #1
 8002c88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c8a:	210f      	movs	r1, #15
 8002c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002c90:	f7ff ff8e 	bl	8002bb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c94:	4b05      	ldr	r3, [pc, #20]	; (8002cac <SysTick_Config+0x40>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c9a:	4b04      	ldr	r3, [pc, #16]	; (8002cac <SysTick_Config+0x40>)
 8002c9c:	2207      	movs	r2, #7
 8002c9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3708      	adds	r7, #8
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}
 8002caa:	bf00      	nop
 8002cac:	e000e010 	.word	0xe000e010

08002cb0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f7ff ff29 	bl	8002b10 <__NVIC_SetPriorityGrouping>
}
 8002cbe:	bf00      	nop
 8002cc0:	3708      	adds	r7, #8
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002cc6:	b580      	push	{r7, lr}
 8002cc8:	b086      	sub	sp, #24
 8002cca:	af00      	add	r7, sp, #0
 8002ccc:	4603      	mov	r3, r0
 8002cce:	60b9      	str	r1, [r7, #8]
 8002cd0:	607a      	str	r2, [r7, #4]
 8002cd2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cd8:	f7ff ff3e 	bl	8002b58 <__NVIC_GetPriorityGrouping>
 8002cdc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	68b9      	ldr	r1, [r7, #8]
 8002ce2:	6978      	ldr	r0, [r7, #20]
 8002ce4:	f7ff ff8e 	bl	8002c04 <NVIC_EncodePriority>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cee:	4611      	mov	r1, r2
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f7ff ff5d 	bl	8002bb0 <__NVIC_SetPriority>
}
 8002cf6:	bf00      	nop
 8002cf8:	3718      	adds	r7, #24
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	bd80      	pop	{r7, pc}

08002cfe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cfe:	b580      	push	{r7, lr}
 8002d00:	b082      	sub	sp, #8
 8002d02:	af00      	add	r7, sp, #0
 8002d04:	4603      	mov	r3, r0
 8002d06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	f7ff ff31 	bl	8002b74 <__NVIC_EnableIRQ>
}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b082      	sub	sp, #8
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7ff ffa2 	bl	8002c6c <SysTick_Config>
 8002d28:	4603      	mov	r3, r0
}
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b084      	sub	sp, #16
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d3e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002d40:	f7ff fc9c 	bl	800267c <HAL_GetTick>
 8002d44:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002d4c:	b2db      	uxtb	r3, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d008      	beq.n	8002d64 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2280      	movs	r2, #128	; 0x80
 8002d56:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002d60:	2301      	movs	r3, #1
 8002d62:	e052      	b.n	8002e0a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0216 	bic.w	r2, r2, #22
 8002d72:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	695a      	ldr	r2, [r3, #20]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d82:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d103      	bne.n	8002d94 <HAL_DMA_Abort+0x62>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d007      	beq.n	8002da4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	681a      	ldr	r2, [r3, #0]
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f022 0208 	bic.w	r2, r2, #8
 8002da2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0201 	bic.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002db4:	e013      	b.n	8002dde <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002db6:	f7ff fc61 	bl	800267c <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b05      	cmp	r3, #5
 8002dc2:	d90c      	bls.n	8002dde <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2220      	movs	r2, #32
 8002dc8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2203      	movs	r2, #3
 8002dce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e015      	b.n	8002e0a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1e4      	bne.n	8002db6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002df0:	223f      	movs	r2, #63	; 0x3f
 8002df2:	409a      	lsls	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002e08:	2300      	movs	r3, #0
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3710      	adds	r7, #16
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}

08002e12 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b083      	sub	sp, #12
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e20:	b2db      	uxtb	r3, r3
 8002e22:	2b02      	cmp	r3, #2
 8002e24:	d004      	beq.n	8002e30 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	2280      	movs	r2, #128	; 0x80
 8002e2a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e00c      	b.n	8002e4a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2205      	movs	r2, #5
 8002e34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0201 	bic.w	r2, r2, #1
 8002e46:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	370c      	adds	r7, #12
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e54:	4770      	bx	lr
	...

08002e58 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	b089      	sub	sp, #36	; 0x24
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e66:	2300      	movs	r3, #0
 8002e68:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e6e:	2300      	movs	r3, #0
 8002e70:	61fb      	str	r3, [r7, #28]
 8002e72:	e165      	b.n	8003140 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e74:	2201      	movs	r2, #1
 8002e76:	69fb      	ldr	r3, [r7, #28]
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	697a      	ldr	r2, [r7, #20]
 8002e84:	4013      	ands	r3, r2
 8002e86:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e88:	693a      	ldr	r2, [r7, #16]
 8002e8a:	697b      	ldr	r3, [r7, #20]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	f040 8154 	bne.w	800313a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d005      	beq.n	8002eaa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002ea6:	2b02      	cmp	r3, #2
 8002ea8:	d130      	bne.n	8002f0c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002eb0:	69fb      	ldr	r3, [r7, #28]
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	2203      	movs	r2, #3
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	69ba      	ldr	r2, [r7, #24]
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	69fb      	ldr	r3, [r7, #28]
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ece:	69ba      	ldr	r2, [r7, #24]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69ba      	ldr	r2, [r7, #24]
 8002ed8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	69fb      	ldr	r3, [r7, #28]
 8002ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee8:	43db      	mvns	r3, r3
 8002eea:	69ba      	ldr	r2, [r7, #24]
 8002eec:	4013      	ands	r3, r2
 8002eee:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	091b      	lsrs	r3, r3, #4
 8002ef6:	f003 0201 	and.w	r2, r3, #1
 8002efa:	69fb      	ldr	r3, [r7, #28]
 8002efc:	fa02 f303 	lsl.w	r3, r2, r3
 8002f00:	69ba      	ldr	r2, [r7, #24]
 8002f02:	4313      	orrs	r3, r2
 8002f04:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f003 0303 	and.w	r3, r3, #3
 8002f14:	2b03      	cmp	r3, #3
 8002f16:	d017      	beq.n	8002f48 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	68db      	ldr	r3, [r3, #12]
 8002f1c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002f1e:	69fb      	ldr	r3, [r7, #28]
 8002f20:	005b      	lsls	r3, r3, #1
 8002f22:	2203      	movs	r2, #3
 8002f24:	fa02 f303 	lsl.w	r3, r2, r3
 8002f28:	43db      	mvns	r3, r3
 8002f2a:	69ba      	ldr	r2, [r7, #24]
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	689a      	ldr	r2, [r3, #8]
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3c:	69ba      	ldr	r2, [r7, #24]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f003 0303 	and.w	r3, r3, #3
 8002f50:	2b02      	cmp	r3, #2
 8002f52:	d123      	bne.n	8002f9c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002f54:	69fb      	ldr	r3, [r7, #28]
 8002f56:	08da      	lsrs	r2, r3, #3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	3208      	adds	r2, #8
 8002f5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002f60:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002f62:	69fb      	ldr	r3, [r7, #28]
 8002f64:	f003 0307 	and.w	r3, r3, #7
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	220f      	movs	r2, #15
 8002f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f70:	43db      	mvns	r3, r3
 8002f72:	69ba      	ldr	r2, [r7, #24]
 8002f74:	4013      	ands	r3, r2
 8002f76:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	691a      	ldr	r2, [r3, #16]
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	f003 0307 	and.w	r3, r3, #7
 8002f82:	009b      	lsls	r3, r3, #2
 8002f84:	fa02 f303 	lsl.w	r3, r2, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f8e:	69fb      	ldr	r3, [r7, #28]
 8002f90:	08da      	lsrs	r2, r3, #3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	3208      	adds	r2, #8
 8002f96:	69b9      	ldr	r1, [r7, #24]
 8002f98:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002fa2:	69fb      	ldr	r3, [r7, #28]
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	2203      	movs	r2, #3
 8002fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fac:	43db      	mvns	r3, r3
 8002fae:	69ba      	ldr	r2, [r7, #24]
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f003 0203 	and.w	r2, r3, #3
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	005b      	lsls	r3, r3, #1
 8002fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fc4:	69ba      	ldr	r2, [r7, #24]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69ba      	ldr	r2, [r7, #24]
 8002fce:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 80ae 	beq.w	800313a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fde:	2300      	movs	r3, #0
 8002fe0:	60fb      	str	r3, [r7, #12]
 8002fe2:	4b5d      	ldr	r3, [pc, #372]	; (8003158 <HAL_GPIO_Init+0x300>)
 8002fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe6:	4a5c      	ldr	r2, [pc, #368]	; (8003158 <HAL_GPIO_Init+0x300>)
 8002fe8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fec:	6453      	str	r3, [r2, #68]	; 0x44
 8002fee:	4b5a      	ldr	r3, [pc, #360]	; (8003158 <HAL_GPIO_Init+0x300>)
 8002ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ff2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ff6:	60fb      	str	r3, [r7, #12]
 8002ff8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ffa:	4a58      	ldr	r2, [pc, #352]	; (800315c <HAL_GPIO_Init+0x304>)
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	089b      	lsrs	r3, r3, #2
 8003000:	3302      	adds	r3, #2
 8003002:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003006:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	f003 0303 	and.w	r3, r3, #3
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	220f      	movs	r2, #15
 8003012:	fa02 f303 	lsl.w	r3, r2, r3
 8003016:	43db      	mvns	r3, r3
 8003018:	69ba      	ldr	r2, [r7, #24]
 800301a:	4013      	ands	r3, r2
 800301c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a4f      	ldr	r2, [pc, #316]	; (8003160 <HAL_GPIO_Init+0x308>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d025      	beq.n	8003072 <HAL_GPIO_Init+0x21a>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	4a4e      	ldr	r2, [pc, #312]	; (8003164 <HAL_GPIO_Init+0x30c>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d01f      	beq.n	800306e <HAL_GPIO_Init+0x216>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	4a4d      	ldr	r2, [pc, #308]	; (8003168 <HAL_GPIO_Init+0x310>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d019      	beq.n	800306a <HAL_GPIO_Init+0x212>
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a4c      	ldr	r2, [pc, #304]	; (800316c <HAL_GPIO_Init+0x314>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d013      	beq.n	8003066 <HAL_GPIO_Init+0x20e>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a4b      	ldr	r2, [pc, #300]	; (8003170 <HAL_GPIO_Init+0x318>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d00d      	beq.n	8003062 <HAL_GPIO_Init+0x20a>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a4a      	ldr	r2, [pc, #296]	; (8003174 <HAL_GPIO_Init+0x31c>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d007      	beq.n	800305e <HAL_GPIO_Init+0x206>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a49      	ldr	r2, [pc, #292]	; (8003178 <HAL_GPIO_Init+0x320>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d101      	bne.n	800305a <HAL_GPIO_Init+0x202>
 8003056:	2306      	movs	r3, #6
 8003058:	e00c      	b.n	8003074 <HAL_GPIO_Init+0x21c>
 800305a:	2307      	movs	r3, #7
 800305c:	e00a      	b.n	8003074 <HAL_GPIO_Init+0x21c>
 800305e:	2305      	movs	r3, #5
 8003060:	e008      	b.n	8003074 <HAL_GPIO_Init+0x21c>
 8003062:	2304      	movs	r3, #4
 8003064:	e006      	b.n	8003074 <HAL_GPIO_Init+0x21c>
 8003066:	2303      	movs	r3, #3
 8003068:	e004      	b.n	8003074 <HAL_GPIO_Init+0x21c>
 800306a:	2302      	movs	r3, #2
 800306c:	e002      	b.n	8003074 <HAL_GPIO_Init+0x21c>
 800306e:	2301      	movs	r3, #1
 8003070:	e000      	b.n	8003074 <HAL_GPIO_Init+0x21c>
 8003072:	2300      	movs	r3, #0
 8003074:	69fa      	ldr	r2, [r7, #28]
 8003076:	f002 0203 	and.w	r2, r2, #3
 800307a:	0092      	lsls	r2, r2, #2
 800307c:	4093      	lsls	r3, r2
 800307e:	69ba      	ldr	r2, [r7, #24]
 8003080:	4313      	orrs	r3, r2
 8003082:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003084:	4935      	ldr	r1, [pc, #212]	; (800315c <HAL_GPIO_Init+0x304>)
 8003086:	69fb      	ldr	r3, [r7, #28]
 8003088:	089b      	lsrs	r3, r3, #2
 800308a:	3302      	adds	r3, #2
 800308c:	69ba      	ldr	r2, [r7, #24]
 800308e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003092:	4b3a      	ldr	r3, [pc, #232]	; (800317c <HAL_GPIO_Init+0x324>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	43db      	mvns	r3, r3
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	4013      	ands	r3, r2
 80030a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d003      	beq.n	80030b6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80030ae:	69ba      	ldr	r2, [r7, #24]
 80030b0:	693b      	ldr	r3, [r7, #16]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80030b6:	4a31      	ldr	r2, [pc, #196]	; (800317c <HAL_GPIO_Init+0x324>)
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80030bc:	4b2f      	ldr	r3, [pc, #188]	; (800317c <HAL_GPIO_Init+0x324>)
 80030be:	68db      	ldr	r3, [r3, #12]
 80030c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	43db      	mvns	r3, r3
 80030c6:	69ba      	ldr	r2, [r7, #24]
 80030c8:	4013      	ands	r3, r2
 80030ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d003      	beq.n	80030e0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	4313      	orrs	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030e0:	4a26      	ldr	r2, [pc, #152]	; (800317c <HAL_GPIO_Init+0x324>)
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030e6:	4b25      	ldr	r3, [pc, #148]	; (800317c <HAL_GPIO_Init+0x324>)
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ec:	693b      	ldr	r3, [r7, #16]
 80030ee:	43db      	mvns	r3, r3
 80030f0:	69ba      	ldr	r2, [r7, #24]
 80030f2:	4013      	ands	r3, r2
 80030f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003102:	69ba      	ldr	r2, [r7, #24]
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	4313      	orrs	r3, r2
 8003108:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800310a:	4a1c      	ldr	r2, [pc, #112]	; (800317c <HAL_GPIO_Init+0x324>)
 800310c:	69bb      	ldr	r3, [r7, #24]
 800310e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003110:	4b1a      	ldr	r3, [pc, #104]	; (800317c <HAL_GPIO_Init+0x324>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003116:	693b      	ldr	r3, [r7, #16]
 8003118:	43db      	mvns	r3, r3
 800311a:	69ba      	ldr	r2, [r7, #24]
 800311c:	4013      	ands	r3, r2
 800311e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d003      	beq.n	8003134 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800312c:	69ba      	ldr	r2, [r7, #24]
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	4313      	orrs	r3, r2
 8003132:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003134:	4a11      	ldr	r2, [pc, #68]	; (800317c <HAL_GPIO_Init+0x324>)
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	3301      	adds	r3, #1
 800313e:	61fb      	str	r3, [r7, #28]
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	2b0f      	cmp	r3, #15
 8003144:	f67f ae96 	bls.w	8002e74 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003148:	bf00      	nop
 800314a:	bf00      	nop
 800314c:	3724      	adds	r7, #36	; 0x24
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr
 8003156:	bf00      	nop
 8003158:	40023800 	.word	0x40023800
 800315c:	40013800 	.word	0x40013800
 8003160:	40020000 	.word	0x40020000
 8003164:	40020400 	.word	0x40020400
 8003168:	40020800 	.word	0x40020800
 800316c:	40020c00 	.word	0x40020c00
 8003170:	40021000 	.word	0x40021000
 8003174:	40021400 	.word	0x40021400
 8003178:	40021800 	.word	0x40021800
 800317c:	40013c00 	.word	0x40013c00

08003180 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
 8003188:	460b      	mov	r3, r1
 800318a:	807b      	strh	r3, [r7, #2]
 800318c:	4613      	mov	r3, r2
 800318e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003190:	787b      	ldrb	r3, [r7, #1]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d003      	beq.n	800319e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003196:	887a      	ldrh	r2, [r7, #2]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800319c:	e003      	b.n	80031a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800319e:	887b      	ldrh	r3, [r7, #2]
 80031a0:	041a      	lsls	r2, r3, #16
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	619a      	str	r2, [r3, #24]
}
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
	...

080031b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e12b      	b.n	800341e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d106      	bne.n	80031e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80031da:	6878      	ldr	r0, [r7, #4]
 80031dc:	f7fe fe0e 	bl	8001dfc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2224      	movs	r2, #36	; 0x24
 80031e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f022 0201 	bic.w	r2, r2, #1
 80031f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003206:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003216:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003218:	f001 f8a4 	bl	8004364 <HAL_RCC_GetPCLK1Freq>
 800321c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	685b      	ldr	r3, [r3, #4]
 8003222:	4a81      	ldr	r2, [pc, #516]	; (8003428 <HAL_I2C_Init+0x274>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d807      	bhi.n	8003238 <HAL_I2C_Init+0x84>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	4a80      	ldr	r2, [pc, #512]	; (800342c <HAL_I2C_Init+0x278>)
 800322c:	4293      	cmp	r3, r2
 800322e:	bf94      	ite	ls
 8003230:	2301      	movls	r3, #1
 8003232:	2300      	movhi	r3, #0
 8003234:	b2db      	uxtb	r3, r3
 8003236:	e006      	b.n	8003246 <HAL_I2C_Init+0x92>
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	4a7d      	ldr	r2, [pc, #500]	; (8003430 <HAL_I2C_Init+0x27c>)
 800323c:	4293      	cmp	r3, r2
 800323e:	bf94      	ite	ls
 8003240:	2301      	movls	r3, #1
 8003242:	2300      	movhi	r3, #0
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d001      	beq.n	800324e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e0e7      	b.n	800341e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	4a78      	ldr	r2, [pc, #480]	; (8003434 <HAL_I2C_Init+0x280>)
 8003252:	fba2 2303 	umull	r2, r3, r2, r3
 8003256:	0c9b      	lsrs	r3, r3, #18
 8003258:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	430a      	orrs	r2, r1
 800326c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6a1b      	ldr	r3, [r3, #32]
 8003274:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	4a6a      	ldr	r2, [pc, #424]	; (8003428 <HAL_I2C_Init+0x274>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d802      	bhi.n	8003288 <HAL_I2C_Init+0xd4>
 8003282:	68bb      	ldr	r3, [r7, #8]
 8003284:	3301      	adds	r3, #1
 8003286:	e009      	b.n	800329c <HAL_I2C_Init+0xe8>
 8003288:	68bb      	ldr	r3, [r7, #8]
 800328a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800328e:	fb02 f303 	mul.w	r3, r2, r3
 8003292:	4a69      	ldr	r2, [pc, #420]	; (8003438 <HAL_I2C_Init+0x284>)
 8003294:	fba2 2303 	umull	r2, r3, r2, r3
 8003298:	099b      	lsrs	r3, r3, #6
 800329a:	3301      	adds	r3, #1
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	6812      	ldr	r2, [r2, #0]
 80032a0:	430b      	orrs	r3, r1
 80032a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	69db      	ldr	r3, [r3, #28]
 80032aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80032ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	495c      	ldr	r1, [pc, #368]	; (8003428 <HAL_I2C_Init+0x274>)
 80032b8:	428b      	cmp	r3, r1
 80032ba:	d819      	bhi.n	80032f0 <HAL_I2C_Init+0x13c>
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	1e59      	subs	r1, r3, #1
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80032ca:	1c59      	adds	r1, r3, #1
 80032cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80032d0:	400b      	ands	r3, r1
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00a      	beq.n	80032ec <HAL_I2C_Init+0x138>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	1e59      	subs	r1, r3, #1
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	685b      	ldr	r3, [r3, #4]
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80032e4:	3301      	adds	r3, #1
 80032e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032ea:	e051      	b.n	8003390 <HAL_I2C_Init+0x1dc>
 80032ec:	2304      	movs	r3, #4
 80032ee:	e04f      	b.n	8003390 <HAL_I2C_Init+0x1dc>
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d111      	bne.n	800331c <HAL_I2C_Init+0x168>
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	1e58      	subs	r0, r3, #1
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6859      	ldr	r1, [r3, #4]
 8003300:	460b      	mov	r3, r1
 8003302:	005b      	lsls	r3, r3, #1
 8003304:	440b      	add	r3, r1
 8003306:	fbb0 f3f3 	udiv	r3, r0, r3
 800330a:	3301      	adds	r3, #1
 800330c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003310:	2b00      	cmp	r3, #0
 8003312:	bf0c      	ite	eq
 8003314:	2301      	moveq	r3, #1
 8003316:	2300      	movne	r3, #0
 8003318:	b2db      	uxtb	r3, r3
 800331a:	e012      	b.n	8003342 <HAL_I2C_Init+0x18e>
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	1e58      	subs	r0, r3, #1
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6859      	ldr	r1, [r3, #4]
 8003324:	460b      	mov	r3, r1
 8003326:	009b      	lsls	r3, r3, #2
 8003328:	440b      	add	r3, r1
 800332a:	0099      	lsls	r1, r3, #2
 800332c:	440b      	add	r3, r1
 800332e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003332:	3301      	adds	r3, #1
 8003334:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003338:	2b00      	cmp	r3, #0
 800333a:	bf0c      	ite	eq
 800333c:	2301      	moveq	r3, #1
 800333e:	2300      	movne	r3, #0
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_I2C_Init+0x196>
 8003346:	2301      	movs	r3, #1
 8003348:	e022      	b.n	8003390 <HAL_I2C_Init+0x1dc>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d10e      	bne.n	8003370 <HAL_I2C_Init+0x1bc>
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	1e58      	subs	r0, r3, #1
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6859      	ldr	r1, [r3, #4]
 800335a:	460b      	mov	r3, r1
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	440b      	add	r3, r1
 8003360:	fbb0 f3f3 	udiv	r3, r0, r3
 8003364:	3301      	adds	r3, #1
 8003366:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800336a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800336e:	e00f      	b.n	8003390 <HAL_I2C_Init+0x1dc>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	1e58      	subs	r0, r3, #1
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6859      	ldr	r1, [r3, #4]
 8003378:	460b      	mov	r3, r1
 800337a:	009b      	lsls	r3, r3, #2
 800337c:	440b      	add	r3, r1
 800337e:	0099      	lsls	r1, r3, #2
 8003380:	440b      	add	r3, r1
 8003382:	fbb0 f3f3 	udiv	r3, r0, r3
 8003386:	3301      	adds	r3, #1
 8003388:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800338c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003390:	6879      	ldr	r1, [r7, #4]
 8003392:	6809      	ldr	r1, [r1, #0]
 8003394:	4313      	orrs	r3, r2
 8003396:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69da      	ldr	r2, [r3, #28]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	430a      	orrs	r2, r1
 80033b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80033be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6911      	ldr	r1, [r2, #16]
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	68d2      	ldr	r2, [r2, #12]
 80033ca:	4311      	orrs	r1, r2
 80033cc:	687a      	ldr	r2, [r7, #4]
 80033ce:	6812      	ldr	r2, [r2, #0]
 80033d0:	430b      	orrs	r3, r1
 80033d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	695a      	ldr	r2, [r3, #20]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	431a      	orrs	r2, r3
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	430a      	orrs	r2, r1
 80033ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f042 0201 	orr.w	r2, r2, #1
 80033fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2220      	movs	r2, #32
 800340a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2200      	movs	r2, #0
 8003418:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3710      	adds	r7, #16
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	000186a0 	.word	0x000186a0
 800342c:	001e847f 	.word	0x001e847f
 8003430:	003d08ff 	.word	0x003d08ff
 8003434:	431bde83 	.word	0x431bde83
 8003438:	10624dd3 	.word	0x10624dd3

0800343c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b088      	sub	sp, #32
 8003440:	af02      	add	r7, sp, #8
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	607a      	str	r2, [r7, #4]
 8003446:	461a      	mov	r2, r3
 8003448:	460b      	mov	r3, r1
 800344a:	817b      	strh	r3, [r7, #10]
 800344c:	4613      	mov	r3, r2
 800344e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003450:	f7ff f914 	bl	800267c <HAL_GetTick>
 8003454:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800345c:	b2db      	uxtb	r3, r3
 800345e:	2b20      	cmp	r3, #32
 8003460:	f040 80e0 	bne.w	8003624 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	2319      	movs	r3, #25
 800346a:	2201      	movs	r2, #1
 800346c:	4970      	ldr	r1, [pc, #448]	; (8003630 <HAL_I2C_Master_Transmit+0x1f4>)
 800346e:	68f8      	ldr	r0, [r7, #12]
 8003470:	f000 fc58 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d001      	beq.n	800347e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800347a:	2302      	movs	r3, #2
 800347c:	e0d3      	b.n	8003626 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003484:	2b01      	cmp	r3, #1
 8003486:	d101      	bne.n	800348c <HAL_I2C_Master_Transmit+0x50>
 8003488:	2302      	movs	r3, #2
 800348a:	e0cc      	b.n	8003626 <HAL_I2C_Master_Transmit+0x1ea>
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2201      	movs	r2, #1
 8003490:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f003 0301 	and.w	r3, r3, #1
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d007      	beq.n	80034b2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f042 0201 	orr.w	r2, r2, #1
 80034b0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80034c0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	2221      	movs	r2, #33	; 0x21
 80034c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	2210      	movs	r2, #16
 80034ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	2200      	movs	r2, #0
 80034d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	893a      	ldrh	r2, [r7, #8]
 80034e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e8:	b29a      	uxth	r2, r3
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	4a50      	ldr	r2, [pc, #320]	; (8003634 <HAL_I2C_Master_Transmit+0x1f8>)
 80034f2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80034f4:	8979      	ldrh	r1, [r7, #10]
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	6a3a      	ldr	r2, [r7, #32]
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f000 fac2 	bl	8003a84 <I2C_MasterRequestWrite>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	d001      	beq.n	800350a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003506:	2301      	movs	r3, #1
 8003508:	e08d      	b.n	8003626 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800350a:	2300      	movs	r3, #0
 800350c:	613b      	str	r3, [r7, #16]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	695b      	ldr	r3, [r3, #20]
 8003514:	613b      	str	r3, [r7, #16]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	699b      	ldr	r3, [r3, #24]
 800351c:	613b      	str	r3, [r7, #16]
 800351e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003520:	e066      	b.n	80035f0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003522:	697a      	ldr	r2, [r7, #20]
 8003524:	6a39      	ldr	r1, [r7, #32]
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 fcd2 	bl	8003ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00d      	beq.n	800354e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003536:	2b04      	cmp	r3, #4
 8003538:	d107      	bne.n	800354a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003548:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e06b      	b.n	8003626 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003552:	781a      	ldrb	r2, [r3, #0]
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003568:	b29b      	uxth	r3, r3
 800356a:	3b01      	subs	r3, #1
 800356c:	b29a      	uxth	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003576:	3b01      	subs	r3, #1
 8003578:	b29a      	uxth	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b04      	cmp	r3, #4
 800358a:	d11b      	bne.n	80035c4 <HAL_I2C_Master_Transmit+0x188>
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003590:	2b00      	cmp	r3, #0
 8003592:	d017      	beq.n	80035c4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003598:	781a      	ldrb	r2, [r3, #0]
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035a4:	1c5a      	adds	r2, r3, #1
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	3b01      	subs	r3, #1
 80035b2:	b29a      	uxth	r2, r3
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035bc:	3b01      	subs	r3, #1
 80035be:	b29a      	uxth	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035c4:	697a      	ldr	r2, [r7, #20]
 80035c6:	6a39      	ldr	r1, [r7, #32]
 80035c8:	68f8      	ldr	r0, [r7, #12]
 80035ca:	f000 fcc2 	bl	8003f52 <I2C_WaitOnBTFFlagUntilTimeout>
 80035ce:	4603      	mov	r3, r0
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00d      	beq.n	80035f0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	2b04      	cmp	r3, #4
 80035da:	d107      	bne.n	80035ec <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ea:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e01a      	b.n	8003626 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d194      	bne.n	8003522 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003606:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2220      	movs	r2, #32
 800360c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2200      	movs	r2, #0
 800361c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003620:	2300      	movs	r3, #0
 8003622:	e000      	b.n	8003626 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003624:	2302      	movs	r3, #2
  }
}
 8003626:	4618      	mov	r0, r3
 8003628:	3718      	adds	r7, #24
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	00100002 	.word	0x00100002
 8003634:	ffff0000 	.word	0xffff0000

08003638 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b08c      	sub	sp, #48	; 0x30
 800363c:	af02      	add	r7, sp, #8
 800363e:	60f8      	str	r0, [r7, #12]
 8003640:	607a      	str	r2, [r7, #4]
 8003642:	461a      	mov	r2, r3
 8003644:	460b      	mov	r3, r1
 8003646:	817b      	strh	r3, [r7, #10]
 8003648:	4613      	mov	r3, r2
 800364a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800364c:	f7ff f816 	bl	800267c <HAL_GetTick>
 8003650:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b20      	cmp	r3, #32
 800365c:	f040 820b 	bne.w	8003a76 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003662:	9300      	str	r3, [sp, #0]
 8003664:	2319      	movs	r3, #25
 8003666:	2201      	movs	r2, #1
 8003668:	497c      	ldr	r1, [pc, #496]	; (800385c <HAL_I2C_Master_Receive+0x224>)
 800366a:	68f8      	ldr	r0, [r7, #12]
 800366c:	f000 fb5a 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003676:	2302      	movs	r3, #2
 8003678:	e1fe      	b.n	8003a78 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_I2C_Master_Receive+0x50>
 8003684:	2302      	movs	r3, #2
 8003686:	e1f7      	b.n	8003a78 <HAL_I2C_Master_Receive+0x440>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b01      	cmp	r3, #1
 800369c:	d007      	beq.n	80036ae <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	f042 0201 	orr.w	r2, r2, #1
 80036ac:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	681a      	ldr	r2, [r3, #0]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80036bc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2222      	movs	r2, #34	; 0x22
 80036c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2210      	movs	r2, #16
 80036ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2200      	movs	r2, #0
 80036d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	893a      	ldrh	r2, [r7, #8]
 80036de:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e4:	b29a      	uxth	r2, r3
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	4a5c      	ldr	r2, [pc, #368]	; (8003860 <HAL_I2C_Master_Receive+0x228>)
 80036ee:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80036f0:	8979      	ldrh	r1, [r7, #10]
 80036f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036f6:	68f8      	ldr	r0, [r7, #12]
 80036f8:	f000 fa46 	bl	8003b88 <I2C_MasterRequestRead>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d001      	beq.n	8003706 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e1b8      	b.n	8003a78 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800370a:	2b00      	cmp	r3, #0
 800370c:	d113      	bne.n	8003736 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800370e:	2300      	movs	r3, #0
 8003710:	623b      	str	r3, [r7, #32]
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	623b      	str	r3, [r7, #32]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	623b      	str	r3, [r7, #32]
 8003722:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003732:	601a      	str	r2, [r3, #0]
 8003734:	e18c      	b.n	8003a50 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373a:	2b01      	cmp	r3, #1
 800373c:	d11b      	bne.n	8003776 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800374c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800374e:	2300      	movs	r3, #0
 8003750:	61fb      	str	r3, [r7, #28]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	695b      	ldr	r3, [r3, #20]
 8003758:	61fb      	str	r3, [r7, #28]
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	61fb      	str	r3, [r7, #28]
 8003762:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003772:	601a      	str	r2, [r3, #0]
 8003774:	e16c      	b.n	8003a50 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800377a:	2b02      	cmp	r3, #2
 800377c:	d11b      	bne.n	80037b6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800378c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	681a      	ldr	r2, [r3, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800379c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800379e:	2300      	movs	r3, #0
 80037a0:	61bb      	str	r3, [r7, #24]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	61bb      	str	r3, [r7, #24]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	699b      	ldr	r3, [r3, #24]
 80037b0:	61bb      	str	r3, [r7, #24]
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	e14c      	b.n	8003a50 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80037c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c6:	2300      	movs	r3, #0
 80037c8:	617b      	str	r3, [r7, #20]
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	695b      	ldr	r3, [r3, #20]
 80037d0:	617b      	str	r3, [r7, #20]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	617b      	str	r3, [r7, #20]
 80037da:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80037dc:	e138      	b.n	8003a50 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037e2:	2b03      	cmp	r3, #3
 80037e4:	f200 80f1 	bhi.w	80039ca <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d123      	bne.n	8003838 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f000 fbed 	bl	8003fd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e139      	b.n	8003a78 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	691a      	ldr	r2, [r3, #16]
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380e:	b2d2      	uxtb	r2, r2
 8003810:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003816:	1c5a      	adds	r2, r3, #1
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003820:	3b01      	subs	r3, #1
 8003822:	b29a      	uxth	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800382c:	b29b      	uxth	r3, r3
 800382e:	3b01      	subs	r3, #1
 8003830:	b29a      	uxth	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003836:	e10b      	b.n	8003a50 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800383c:	2b02      	cmp	r3, #2
 800383e:	d14e      	bne.n	80038de <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003846:	2200      	movs	r2, #0
 8003848:	4906      	ldr	r1, [pc, #24]	; (8003864 <HAL_I2C_Master_Receive+0x22c>)
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 fa6a 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d008      	beq.n	8003868 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e10e      	b.n	8003a78 <HAL_I2C_Master_Receive+0x440>
 800385a:	bf00      	nop
 800385c:	00100002 	.word	0x00100002
 8003860:	ffff0000 	.word	0xffff0000
 8003864:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003876:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	691a      	ldr	r2, [r3, #16]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003882:	b2d2      	uxtb	r2, r2
 8003884:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800388a:	1c5a      	adds	r2, r3, #1
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	3b01      	subs	r3, #1
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	b2d2      	uxtb	r2, r2
 80038b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038bc:	1c5a      	adds	r2, r3, #1
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038c6:	3b01      	subs	r3, #1
 80038c8:	b29a      	uxth	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	855a      	strh	r2, [r3, #42]	; 0x2a
 80038dc:	e0b8      	b.n	8003a50 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80038de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e0:	9300      	str	r3, [sp, #0]
 80038e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80038e4:	2200      	movs	r2, #0
 80038e6:	4966      	ldr	r1, [pc, #408]	; (8003a80 <HAL_I2C_Master_Receive+0x448>)
 80038e8:	68f8      	ldr	r0, [r7, #12]
 80038ea:	f000 fa1b 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d001      	beq.n	80038f8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e0bf      	b.n	8003a78 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681a      	ldr	r2, [r3, #0]
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003906:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	691a      	ldr	r2, [r3, #16]
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003912:	b2d2      	uxtb	r2, r2
 8003914:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800391a:	1c5a      	adds	r2, r3, #1
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003924:	3b01      	subs	r3, #1
 8003926:	b29a      	uxth	r2, r3
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003930:	b29b      	uxth	r3, r3
 8003932:	3b01      	subs	r3, #1
 8003934:	b29a      	uxth	r2, r3
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800393a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003940:	2200      	movs	r2, #0
 8003942:	494f      	ldr	r1, [pc, #316]	; (8003a80 <HAL_I2C_Master_Receive+0x448>)
 8003944:	68f8      	ldr	r0, [r7, #12]
 8003946:	f000 f9ed 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d001      	beq.n	8003954 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8003950:	2301      	movs	r3, #1
 8003952:	e091      	b.n	8003a78 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681a      	ldr	r2, [r3, #0]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003962:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	691a      	ldr	r2, [r3, #16]
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396e:	b2d2      	uxtb	r2, r2
 8003970:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003976:	1c5a      	adds	r2, r3, #1
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003980:	3b01      	subs	r3, #1
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800398c:	b29b      	uxth	r3, r3
 800398e:	3b01      	subs	r3, #1
 8003990:	b29a      	uxth	r2, r3
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	691a      	ldr	r2, [r3, #16]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a0:	b2d2      	uxtb	r2, r2
 80039a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a8:	1c5a      	adds	r2, r3, #1
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039be:	b29b      	uxth	r3, r3
 80039c0:	3b01      	subs	r3, #1
 80039c2:	b29a      	uxth	r2, r3
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80039c8:	e042      	b.n	8003a50 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80039ce:	68f8      	ldr	r0, [r7, #12]
 80039d0:	f000 fb00 	bl	8003fd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80039d4:	4603      	mov	r3, r0
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d001      	beq.n	80039de <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e04c      	b.n	8003a78 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	691a      	ldr	r2, [r3, #16]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e8:	b2d2      	uxtb	r2, r2
 80039ea:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f0:	1c5a      	adds	r2, r3, #1
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039fa:	3b01      	subs	r3, #1
 80039fc:	b29a      	uxth	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29a      	uxth	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	695b      	ldr	r3, [r3, #20]
 8003a16:	f003 0304 	and.w	r3, r3, #4
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d118      	bne.n	8003a50 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	691a      	ldr	r2, [r3, #16]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a28:	b2d2      	uxtb	r2, r2
 8003a2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a30:	1c5a      	adds	r2, r3, #1
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3a:	3b01      	subs	r3, #1
 8003a3c:	b29a      	uxth	r2, r3
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a46:	b29b      	uxth	r3, r3
 8003a48:	3b01      	subs	r3, #1
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	f47f aec2 	bne.w	80037de <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2220      	movs	r2, #32
 8003a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	2200      	movs	r2, #0
 8003a66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a72:	2300      	movs	r3, #0
 8003a74:	e000      	b.n	8003a78 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003a76:	2302      	movs	r3, #2
  }
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3728      	adds	r7, #40	; 0x28
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	00010004 	.word	0x00010004

08003a84 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b088      	sub	sp, #32
 8003a88:	af02      	add	r7, sp, #8
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	607a      	str	r2, [r7, #4]
 8003a8e:	603b      	str	r3, [r7, #0]
 8003a90:	460b      	mov	r3, r1
 8003a92:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a98:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	2b08      	cmp	r3, #8
 8003a9e:	d006      	beq.n	8003aae <I2C_MasterRequestWrite+0x2a>
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	2b01      	cmp	r3, #1
 8003aa4:	d003      	beq.n	8003aae <I2C_MasterRequestWrite+0x2a>
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003aac:	d108      	bne.n	8003ac0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	e00b      	b.n	8003ad8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac4:	2b12      	cmp	r3, #18
 8003ac6:	d107      	bne.n	8003ad8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681a      	ldr	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ad6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2200      	movs	r2, #0
 8003ae0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ae4:	68f8      	ldr	r0, [r7, #12]
 8003ae6:	f000 f91d 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003aea:	4603      	mov	r3, r0
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d00d      	beq.n	8003b0c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003afa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003afe:	d103      	bne.n	8003b08 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003b08:	2303      	movs	r3, #3
 8003b0a:	e035      	b.n	8003b78 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003b14:	d108      	bne.n	8003b28 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b16:	897b      	ldrh	r3, [r7, #10]
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b24:	611a      	str	r2, [r3, #16]
 8003b26:	e01b      	b.n	8003b60 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003b28:	897b      	ldrh	r3, [r7, #10]
 8003b2a:	11db      	asrs	r3, r3, #7
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	f003 0306 	and.w	r3, r3, #6
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	f063 030f 	orn	r3, r3, #15
 8003b38:	b2da      	uxtb	r2, r3
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	490e      	ldr	r1, [pc, #56]	; (8003b80 <I2C_MasterRequestWrite+0xfc>)
 8003b46:	68f8      	ldr	r0, [r7, #12]
 8003b48:	f000 f943 	bl	8003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e010      	b.n	8003b78 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003b56:	897b      	ldrh	r3, [r7, #10]
 8003b58:	b2da      	uxtb	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	4907      	ldr	r1, [pc, #28]	; (8003b84 <I2C_MasterRequestWrite+0x100>)
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 f933 	bl	8003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e000      	b.n	8003b78 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003b76:	2300      	movs	r3, #0
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3718      	adds	r7, #24
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	00010008 	.word	0x00010008
 8003b84:	00010002 	.word	0x00010002

08003b88 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b088      	sub	sp, #32
 8003b8c:	af02      	add	r7, sp, #8
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	607a      	str	r2, [r7, #4]
 8003b92:	603b      	str	r3, [r7, #0]
 8003b94:	460b      	mov	r3, r1
 8003b96:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	681a      	ldr	r2, [r3, #0]
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bac:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	2b08      	cmp	r3, #8
 8003bb2:	d006      	beq.n	8003bc2 <I2C_MasterRequestRead+0x3a>
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d003      	beq.n	8003bc2 <I2C_MasterRequestRead+0x3a>
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003bc0:	d108      	bne.n	8003bd4 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bd0:	601a      	str	r2, [r3, #0]
 8003bd2:	e00b      	b.n	8003bec <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bd8:	2b11      	cmp	r3, #17
 8003bda:	d107      	bne.n	8003bec <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bea:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	9300      	str	r3, [sp, #0]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003bf8:	68f8      	ldr	r0, [r7, #12]
 8003bfa:	f000 f893 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00d      	beq.n	8003c20 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c12:	d103      	bne.n	8003c1c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c1a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c1c:	2303      	movs	r3, #3
 8003c1e:	e079      	b.n	8003d14 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003c28:	d108      	bne.n	8003c3c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c2a:	897b      	ldrh	r3, [r7, #10]
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	f043 0301 	orr.w	r3, r3, #1
 8003c32:	b2da      	uxtb	r2, r3
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	611a      	str	r2, [r3, #16]
 8003c3a:	e05f      	b.n	8003cfc <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003c3c:	897b      	ldrh	r3, [r7, #10]
 8003c3e:	11db      	asrs	r3, r3, #7
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	f003 0306 	and.w	r3, r3, #6
 8003c46:	b2db      	uxtb	r3, r3
 8003c48:	f063 030f 	orn	r3, r3, #15
 8003c4c:	b2da      	uxtb	r2, r3
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	4930      	ldr	r1, [pc, #192]	; (8003d1c <I2C_MasterRequestRead+0x194>)
 8003c5a:	68f8      	ldr	r0, [r7, #12]
 8003c5c:	f000 f8b9 	bl	8003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d001      	beq.n	8003c6a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
 8003c68:	e054      	b.n	8003d14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003c6a:	897b      	ldrh	r3, [r7, #10]
 8003c6c:	b2da      	uxtb	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	4929      	ldr	r1, [pc, #164]	; (8003d20 <I2C_MasterRequestRead+0x198>)
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 f8a9 	bl	8003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e044      	b.n	8003d14 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	613b      	str	r3, [r7, #16]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	695b      	ldr	r3, [r3, #20]
 8003c94:	613b      	str	r3, [r7, #16]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	699b      	ldr	r3, [r3, #24]
 8003c9c:	613b      	str	r3, [r7, #16]
 8003c9e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003cae:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	9300      	str	r3, [sp, #0]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2200      	movs	r2, #0
 8003cb8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003cbc:	68f8      	ldr	r0, [r7, #12]
 8003cbe:	f000 f831 	bl	8003d24 <I2C_WaitOnFlagUntilTimeout>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00d      	beq.n	8003ce4 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cd2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cd6:	d103      	bne.n	8003ce0 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cde:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003ce0:	2303      	movs	r3, #3
 8003ce2:	e017      	b.n	8003d14 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003ce4:	897b      	ldrh	r3, [r7, #10]
 8003ce6:	11db      	asrs	r3, r3, #7
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	f003 0306 	and.w	r3, r3, #6
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	f063 030e 	orn	r3, r3, #14
 8003cf4:	b2da      	uxtb	r2, r3
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	4907      	ldr	r1, [pc, #28]	; (8003d20 <I2C_MasterRequestRead+0x198>)
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f000 f865 	bl	8003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d001      	beq.n	8003d12 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	e000      	b.n	8003d14 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3718      	adds	r7, #24
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	00010008 	.word	0x00010008
 8003d20:	00010002 	.word	0x00010002

08003d24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b084      	sub	sp, #16
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	603b      	str	r3, [r7, #0]
 8003d30:	4613      	mov	r3, r2
 8003d32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d34:	e025      	b.n	8003d82 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d3c:	d021      	beq.n	8003d82 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d3e:	f7fe fc9d 	bl	800267c <HAL_GetTick>
 8003d42:	4602      	mov	r2, r0
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	1ad3      	subs	r3, r2, r3
 8003d48:	683a      	ldr	r2, [r7, #0]
 8003d4a:	429a      	cmp	r2, r3
 8003d4c:	d302      	bcc.n	8003d54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003d4e:	683b      	ldr	r3, [r7, #0]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d116      	bne.n	8003d82 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2200      	movs	r2, #0
 8003d58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2220      	movs	r2, #32
 8003d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6e:	f043 0220 	orr.w	r2, r3, #32
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e023      	b.n	8003dca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	0c1b      	lsrs	r3, r3, #16
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	2b01      	cmp	r3, #1
 8003d8a:	d10d      	bne.n	8003da8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	43da      	mvns	r2, r3
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	4013      	ands	r3, r2
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	bf0c      	ite	eq
 8003d9e:	2301      	moveq	r3, #1
 8003da0:	2300      	movne	r3, #0
 8003da2:	b2db      	uxtb	r3, r3
 8003da4:	461a      	mov	r2, r3
 8003da6:	e00c      	b.n	8003dc2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	699b      	ldr	r3, [r3, #24]
 8003dae:	43da      	mvns	r2, r3
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	4013      	ands	r3, r2
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	bf0c      	ite	eq
 8003dba:	2301      	moveq	r3, #1
 8003dbc:	2300      	movne	r3, #0
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d0b6      	beq.n	8003d36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3710      	adds	r7, #16
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}

08003dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003dd2:	b580      	push	{r7, lr}
 8003dd4:	b084      	sub	sp, #16
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	60f8      	str	r0, [r7, #12]
 8003dda:	60b9      	str	r1, [r7, #8]
 8003ddc:	607a      	str	r2, [r7, #4]
 8003dde:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003de0:	e051      	b.n	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003df0:	d123      	bne.n	8003e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e00:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003e0a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2220      	movs	r2, #32
 8003e16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e26:	f043 0204 	orr.w	r2, r3, #4
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e36:	2301      	movs	r3, #1
 8003e38:	e046      	b.n	8003ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e40:	d021      	beq.n	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e42:	f7fe fc1b 	bl	800267c <HAL_GetTick>
 8003e46:	4602      	mov	r2, r0
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	1ad3      	subs	r3, r2, r3
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d302      	bcc.n	8003e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d116      	bne.n	8003e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	2220      	movs	r2, #32
 8003e62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2200      	movs	r2, #0
 8003e6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e72:	f043 0220 	orr.w	r2, r3, #32
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e020      	b.n	8003ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e86:	68bb      	ldr	r3, [r7, #8]
 8003e88:	0c1b      	lsrs	r3, r3, #16
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d10c      	bne.n	8003eaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	43da      	mvns	r2, r3
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	bf14      	ite	ne
 8003ea2:	2301      	movne	r3, #1
 8003ea4:	2300      	moveq	r3, #0
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	e00b      	b.n	8003ec2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	699b      	ldr	r3, [r3, #24]
 8003eb0:	43da      	mvns	r2, r3
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	4013      	ands	r3, r2
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	bf14      	ite	ne
 8003ebc:	2301      	movne	r3, #1
 8003ebe:	2300      	moveq	r3, #0
 8003ec0:	b2db      	uxtb	r3, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d18d      	bne.n	8003de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003ec6:	2300      	movs	r3, #0
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	60f8      	str	r0, [r7, #12]
 8003ed8:	60b9      	str	r1, [r7, #8]
 8003eda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003edc:	e02d      	b.n	8003f3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 f8ce 	bl	8004080 <I2C_IsAcknowledgeFailed>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d001      	beq.n	8003eee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e02d      	b.n	8003f4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ef4:	d021      	beq.n	8003f3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ef6:	f7fe fbc1 	bl	800267c <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	68ba      	ldr	r2, [r7, #8]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	d302      	bcc.n	8003f0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003f06:	68bb      	ldr	r3, [r7, #8]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d116      	bne.n	8003f3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f26:	f043 0220 	orr.w	r2, r3, #32
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e007      	b.n	8003f4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	695b      	ldr	r3, [r3, #20]
 8003f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f44:	2b80      	cmp	r3, #128	; 0x80
 8003f46:	d1ca      	bne.n	8003ede <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}

08003f52 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f52:	b580      	push	{r7, lr}
 8003f54:	b084      	sub	sp, #16
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	60f8      	str	r0, [r7, #12]
 8003f5a:	60b9      	str	r1, [r7, #8]
 8003f5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f5e:	e02d      	b.n	8003fbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f60:	68f8      	ldr	r0, [r7, #12]
 8003f62:	f000 f88d 	bl	8004080 <I2C_IsAcknowledgeFailed>
 8003f66:	4603      	mov	r3, r0
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d001      	beq.n	8003f70 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e02d      	b.n	8003fcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f76:	d021      	beq.n	8003fbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f78:	f7fe fb80 	bl	800267c <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d302      	bcc.n	8003f8e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d116      	bne.n	8003fbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fa8:	f043 0220 	orr.w	r2, r3, #32
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e007      	b.n	8003fcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	695b      	ldr	r3, [r3, #20]
 8003fc2:	f003 0304 	and.w	r3, r3, #4
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	d1ca      	bne.n	8003f60 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fca:	2300      	movs	r3, #0
}
 8003fcc:	4618      	mov	r0, r3
 8003fce:	3710      	adds	r7, #16
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}

08003fd4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b084      	sub	sp, #16
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fe0:	e042      	b.n	8004068 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	695b      	ldr	r3, [r3, #20]
 8003fe8:	f003 0310 	and.w	r3, r3, #16
 8003fec:	2b10      	cmp	r3, #16
 8003fee:	d119      	bne.n	8004024 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f06f 0210 	mvn.w	r2, #16
 8003ff8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2220      	movs	r2, #32
 8004004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e029      	b.n	8004078 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004024:	f7fe fb2a 	bl	800267c <HAL_GetTick>
 8004028:	4602      	mov	r2, r0
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	68ba      	ldr	r2, [r7, #8]
 8004030:	429a      	cmp	r2, r3
 8004032:	d302      	bcc.n	800403a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d116      	bne.n	8004068 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	2200      	movs	r2, #0
 800403e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	2220      	movs	r2, #32
 8004044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	2200      	movs	r2, #0
 800404c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004054:	f043 0220 	orr.w	r2, r3, #32
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
 8004066:	e007      	b.n	8004078 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	695b      	ldr	r3, [r3, #20]
 800406e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004072:	2b40      	cmp	r3, #64	; 0x40
 8004074:	d1b5      	bne.n	8003fe2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3710      	adds	r7, #16
 800407c:	46bd      	mov	sp, r7
 800407e:	bd80      	pop	{r7, pc}

08004080 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004080:	b480      	push	{r7}
 8004082:	b083      	sub	sp, #12
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004092:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004096:	d11b      	bne.n	80040d0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80040a0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2200      	movs	r2, #0
 80040a6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2220      	movs	r2, #32
 80040ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2200      	movs	r2, #0
 80040b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040bc:	f043 0204 	orr.w	r2, r3, #4
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e000      	b.n	80040d2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
	...

080040e0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b082      	sub	sp, #8
 80040e4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80040e6:	2300      	movs	r3, #0
 80040e8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	603b      	str	r3, [r7, #0]
 80040ee:	4b20      	ldr	r3, [pc, #128]	; (8004170 <HAL_PWREx_EnableOverDrive+0x90>)
 80040f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f2:	4a1f      	ldr	r2, [pc, #124]	; (8004170 <HAL_PWREx_EnableOverDrive+0x90>)
 80040f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040f8:	6413      	str	r3, [r2, #64]	; 0x40
 80040fa:	4b1d      	ldr	r3, [pc, #116]	; (8004170 <HAL_PWREx_EnableOverDrive+0x90>)
 80040fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004106:	4b1b      	ldr	r3, [pc, #108]	; (8004174 <HAL_PWREx_EnableOverDrive+0x94>)
 8004108:	2201      	movs	r2, #1
 800410a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800410c:	f7fe fab6 	bl	800267c <HAL_GetTick>
 8004110:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004112:	e009      	b.n	8004128 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004114:	f7fe fab2 	bl	800267c <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004122:	d901      	bls.n	8004128 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	e01f      	b.n	8004168 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004128:	4b13      	ldr	r3, [pc, #76]	; (8004178 <HAL_PWREx_EnableOverDrive+0x98>)
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004134:	d1ee      	bne.n	8004114 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004136:	4b11      	ldr	r3, [pc, #68]	; (800417c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004138:	2201      	movs	r2, #1
 800413a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800413c:	f7fe fa9e 	bl	800267c <HAL_GetTick>
 8004140:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004142:	e009      	b.n	8004158 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004144:	f7fe fa9a 	bl	800267c <HAL_GetTick>
 8004148:	4602      	mov	r2, r0
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	1ad3      	subs	r3, r2, r3
 800414e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004152:	d901      	bls.n	8004158 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004154:	2303      	movs	r3, #3
 8004156:	e007      	b.n	8004168 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004158:	4b07      	ldr	r3, [pc, #28]	; (8004178 <HAL_PWREx_EnableOverDrive+0x98>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004160:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004164:	d1ee      	bne.n	8004144 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	3708      	adds	r7, #8
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}
 8004170:	40023800 	.word	0x40023800
 8004174:	420e0040 	.word	0x420e0040
 8004178:	40007000 	.word	0x40007000
 800417c:	420e0044 	.word	0x420e0044

08004180 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e0cc      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004194:	4b68      	ldr	r3, [pc, #416]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 030f 	and.w	r3, r3, #15
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d90c      	bls.n	80041bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041a2:	4b65      	ldr	r3, [pc, #404]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80041a4:	683a      	ldr	r2, [r7, #0]
 80041a6:	b2d2      	uxtb	r2, r2
 80041a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041aa:	4b63      	ldr	r3, [pc, #396]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 030f 	and.w	r3, r3, #15
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d001      	beq.n	80041bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0b8      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d020      	beq.n	800420a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0304 	and.w	r3, r3, #4
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d005      	beq.n	80041e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041d4:	4b59      	ldr	r3, [pc, #356]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	4a58      	ldr	r2, [pc, #352]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80041de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0308 	and.w	r3, r3, #8
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d005      	beq.n	80041f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041ec:	4b53      	ldr	r3, [pc, #332]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	4a52      	ldr	r2, [pc, #328]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041f8:	4b50      	ldr	r3, [pc, #320]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	494d      	ldr	r1, [pc, #308]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004206:	4313      	orrs	r3, r2
 8004208:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	2b00      	cmp	r3, #0
 8004214:	d044      	beq.n	80042a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d107      	bne.n	800422e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800421e:	4b47      	ldr	r3, [pc, #284]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d119      	bne.n	800425e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e07f      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	2b02      	cmp	r3, #2
 8004234:	d003      	beq.n	800423e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800423a:	2b03      	cmp	r3, #3
 800423c:	d107      	bne.n	800424e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800423e:	4b3f      	ldr	r3, [pc, #252]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d109      	bne.n	800425e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e06f      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800424e:	4b3b      	ldr	r3, [pc, #236]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e067      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800425e:	4b37      	ldr	r3, [pc, #220]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f023 0203 	bic.w	r2, r3, #3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	4934      	ldr	r1, [pc, #208]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 800426c:	4313      	orrs	r3, r2
 800426e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004270:	f7fe fa04 	bl	800267c <HAL_GetTick>
 8004274:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004276:	e00a      	b.n	800428e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004278:	f7fe fa00 	bl	800267c <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	f241 3288 	movw	r2, #5000	; 0x1388
 8004286:	4293      	cmp	r3, r2
 8004288:	d901      	bls.n	800428e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e04f      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800428e:	4b2b      	ldr	r3, [pc, #172]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 020c 	and.w	r2, r3, #12
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	429a      	cmp	r2, r3
 800429e:	d1eb      	bne.n	8004278 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042a0:	4b25      	ldr	r3, [pc, #148]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 030f 	and.w	r3, r3, #15
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d20c      	bcs.n	80042c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ae:	4b22      	ldr	r3, [pc, #136]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b6:	4b20      	ldr	r3, [pc, #128]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	683a      	ldr	r2, [r7, #0]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d001      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e032      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0304 	and.w	r3, r3, #4
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d008      	beq.n	80042e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042d4:	4b19      	ldr	r3, [pc, #100]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	4916      	ldr	r1, [pc, #88]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0308 	and.w	r3, r3, #8
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d009      	beq.n	8004306 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042f2:	4b12      	ldr	r3, [pc, #72]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	490e      	ldr	r1, [pc, #56]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004302:	4313      	orrs	r3, r2
 8004304:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004306:	f000 f855 	bl	80043b4 <HAL_RCC_GetSysClockFreq>
 800430a:	4602      	mov	r2, r0
 800430c:	4b0b      	ldr	r3, [pc, #44]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	091b      	lsrs	r3, r3, #4
 8004312:	f003 030f 	and.w	r3, r3, #15
 8004316:	490a      	ldr	r1, [pc, #40]	; (8004340 <HAL_RCC_ClockConfig+0x1c0>)
 8004318:	5ccb      	ldrb	r3, [r1, r3]
 800431a:	fa22 f303 	lsr.w	r3, r2, r3
 800431e:	4a09      	ldr	r2, [pc, #36]	; (8004344 <HAL_RCC_ClockConfig+0x1c4>)
 8004320:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004322:	4b09      	ldr	r3, [pc, #36]	; (8004348 <HAL_RCC_ClockConfig+0x1c8>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4618      	mov	r0, r3
 8004328:	f7fe f964 	bl	80025f4 <HAL_InitTick>

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40023c00 	.word	0x40023c00
 800433c:	40023800 	.word	0x40023800
 8004340:	08008adc 	.word	0x08008adc
 8004344:	20000010 	.word	0x20000010
 8004348:	20000014 	.word	0x20000014

0800434c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800434c:	b480      	push	{r7}
 800434e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004350:	4b03      	ldr	r3, [pc, #12]	; (8004360 <HAL_RCC_GetHCLKFreq+0x14>)
 8004352:	681b      	ldr	r3, [r3, #0]
}
 8004354:	4618      	mov	r0, r3
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	20000010 	.word	0x20000010

08004364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004364:	b580      	push	{r7, lr}
 8004366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004368:	f7ff fff0 	bl	800434c <HAL_RCC_GetHCLKFreq>
 800436c:	4602      	mov	r2, r0
 800436e:	4b05      	ldr	r3, [pc, #20]	; (8004384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	0a9b      	lsrs	r3, r3, #10
 8004374:	f003 0307 	and.w	r3, r3, #7
 8004378:	4903      	ldr	r1, [pc, #12]	; (8004388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800437a:	5ccb      	ldrb	r3, [r1, r3]
 800437c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004380:	4618      	mov	r0, r3
 8004382:	bd80      	pop	{r7, pc}
 8004384:	40023800 	.word	0x40023800
 8004388:	08008aec 	.word	0x08008aec

0800438c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004390:	f7ff ffdc 	bl	800434c <HAL_RCC_GetHCLKFreq>
 8004394:	4602      	mov	r2, r0
 8004396:	4b05      	ldr	r3, [pc, #20]	; (80043ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	0b5b      	lsrs	r3, r3, #13
 800439c:	f003 0307 	and.w	r3, r3, #7
 80043a0:	4903      	ldr	r1, [pc, #12]	; (80043b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80043a2:	5ccb      	ldrb	r3, [r1, r3]
 80043a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	bd80      	pop	{r7, pc}
 80043ac:	40023800 	.word	0x40023800
 80043b0:	08008aec 	.word	0x08008aec

080043b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80043b8:	b0ae      	sub	sp, #184	; 0xb8
 80043ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80043bc:	2300      	movs	r3, #0
 80043be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80043c8:	2300      	movs	r3, #0
 80043ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80043ce:	2300      	movs	r3, #0
 80043d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80043d4:	2300      	movs	r3, #0
 80043d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80043da:	4bcb      	ldr	r3, [pc, #812]	; (8004708 <HAL_RCC_GetSysClockFreq+0x354>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f003 030c 	and.w	r3, r3, #12
 80043e2:	2b0c      	cmp	r3, #12
 80043e4:	f200 8206 	bhi.w	80047f4 <HAL_RCC_GetSysClockFreq+0x440>
 80043e8:	a201      	add	r2, pc, #4	; (adr r2, 80043f0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80043ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043ee:	bf00      	nop
 80043f0:	08004425 	.word	0x08004425
 80043f4:	080047f5 	.word	0x080047f5
 80043f8:	080047f5 	.word	0x080047f5
 80043fc:	080047f5 	.word	0x080047f5
 8004400:	0800442d 	.word	0x0800442d
 8004404:	080047f5 	.word	0x080047f5
 8004408:	080047f5 	.word	0x080047f5
 800440c:	080047f5 	.word	0x080047f5
 8004410:	08004435 	.word	0x08004435
 8004414:	080047f5 	.word	0x080047f5
 8004418:	080047f5 	.word	0x080047f5
 800441c:	080047f5 	.word	0x080047f5
 8004420:	08004625 	.word	0x08004625
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004424:	4bb9      	ldr	r3, [pc, #740]	; (800470c <HAL_RCC_GetSysClockFreq+0x358>)
 8004426:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800442a:	e1e7      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800442c:	4bb8      	ldr	r3, [pc, #736]	; (8004710 <HAL_RCC_GetSysClockFreq+0x35c>)
 800442e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004432:	e1e3      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004434:	4bb4      	ldr	r3, [pc, #720]	; (8004708 <HAL_RCC_GetSysClockFreq+0x354>)
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800443c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004440:	4bb1      	ldr	r3, [pc, #708]	; (8004708 <HAL_RCC_GetSysClockFreq+0x354>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d071      	beq.n	8004530 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800444c:	4bae      	ldr	r3, [pc, #696]	; (8004708 <HAL_RCC_GetSysClockFreq+0x354>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	099b      	lsrs	r3, r3, #6
 8004452:	2200      	movs	r2, #0
 8004454:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004458:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800445c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004460:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004464:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004468:	2300      	movs	r3, #0
 800446a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800446e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004472:	4622      	mov	r2, r4
 8004474:	462b      	mov	r3, r5
 8004476:	f04f 0000 	mov.w	r0, #0
 800447a:	f04f 0100 	mov.w	r1, #0
 800447e:	0159      	lsls	r1, r3, #5
 8004480:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004484:	0150      	lsls	r0, r2, #5
 8004486:	4602      	mov	r2, r0
 8004488:	460b      	mov	r3, r1
 800448a:	4621      	mov	r1, r4
 800448c:	1a51      	subs	r1, r2, r1
 800448e:	6439      	str	r1, [r7, #64]	; 0x40
 8004490:	4629      	mov	r1, r5
 8004492:	eb63 0301 	sbc.w	r3, r3, r1
 8004496:	647b      	str	r3, [r7, #68]	; 0x44
 8004498:	f04f 0200 	mov.w	r2, #0
 800449c:	f04f 0300 	mov.w	r3, #0
 80044a0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80044a4:	4649      	mov	r1, r9
 80044a6:	018b      	lsls	r3, r1, #6
 80044a8:	4641      	mov	r1, r8
 80044aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80044ae:	4641      	mov	r1, r8
 80044b0:	018a      	lsls	r2, r1, #6
 80044b2:	4641      	mov	r1, r8
 80044b4:	1a51      	subs	r1, r2, r1
 80044b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80044b8:	4649      	mov	r1, r9
 80044ba:	eb63 0301 	sbc.w	r3, r3, r1
 80044be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044c0:	f04f 0200 	mov.w	r2, #0
 80044c4:	f04f 0300 	mov.w	r3, #0
 80044c8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80044cc:	4649      	mov	r1, r9
 80044ce:	00cb      	lsls	r3, r1, #3
 80044d0:	4641      	mov	r1, r8
 80044d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044d6:	4641      	mov	r1, r8
 80044d8:	00ca      	lsls	r2, r1, #3
 80044da:	4610      	mov	r0, r2
 80044dc:	4619      	mov	r1, r3
 80044de:	4603      	mov	r3, r0
 80044e0:	4622      	mov	r2, r4
 80044e2:	189b      	adds	r3, r3, r2
 80044e4:	633b      	str	r3, [r7, #48]	; 0x30
 80044e6:	462b      	mov	r3, r5
 80044e8:	460a      	mov	r2, r1
 80044ea:	eb42 0303 	adc.w	r3, r2, r3
 80044ee:	637b      	str	r3, [r7, #52]	; 0x34
 80044f0:	f04f 0200 	mov.w	r2, #0
 80044f4:	f04f 0300 	mov.w	r3, #0
 80044f8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80044fc:	4629      	mov	r1, r5
 80044fe:	024b      	lsls	r3, r1, #9
 8004500:	4621      	mov	r1, r4
 8004502:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004506:	4621      	mov	r1, r4
 8004508:	024a      	lsls	r2, r1, #9
 800450a:	4610      	mov	r0, r2
 800450c:	4619      	mov	r1, r3
 800450e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004512:	2200      	movs	r2, #0
 8004514:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004518:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800451c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004520:	f7fc fbc2 	bl	8000ca8 <__aeabi_uldivmod>
 8004524:	4602      	mov	r2, r0
 8004526:	460b      	mov	r3, r1
 8004528:	4613      	mov	r3, r2
 800452a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800452e:	e067      	b.n	8004600 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004530:	4b75      	ldr	r3, [pc, #468]	; (8004708 <HAL_RCC_GetSysClockFreq+0x354>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	099b      	lsrs	r3, r3, #6
 8004536:	2200      	movs	r2, #0
 8004538:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800453c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004540:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004544:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004548:	67bb      	str	r3, [r7, #120]	; 0x78
 800454a:	2300      	movs	r3, #0
 800454c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800454e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8004552:	4622      	mov	r2, r4
 8004554:	462b      	mov	r3, r5
 8004556:	f04f 0000 	mov.w	r0, #0
 800455a:	f04f 0100 	mov.w	r1, #0
 800455e:	0159      	lsls	r1, r3, #5
 8004560:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004564:	0150      	lsls	r0, r2, #5
 8004566:	4602      	mov	r2, r0
 8004568:	460b      	mov	r3, r1
 800456a:	4621      	mov	r1, r4
 800456c:	1a51      	subs	r1, r2, r1
 800456e:	62b9      	str	r1, [r7, #40]	; 0x28
 8004570:	4629      	mov	r1, r5
 8004572:	eb63 0301 	sbc.w	r3, r3, r1
 8004576:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004578:	f04f 0200 	mov.w	r2, #0
 800457c:	f04f 0300 	mov.w	r3, #0
 8004580:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004584:	4649      	mov	r1, r9
 8004586:	018b      	lsls	r3, r1, #6
 8004588:	4641      	mov	r1, r8
 800458a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800458e:	4641      	mov	r1, r8
 8004590:	018a      	lsls	r2, r1, #6
 8004592:	4641      	mov	r1, r8
 8004594:	ebb2 0a01 	subs.w	sl, r2, r1
 8004598:	4649      	mov	r1, r9
 800459a:	eb63 0b01 	sbc.w	fp, r3, r1
 800459e:	f04f 0200 	mov.w	r2, #0
 80045a2:	f04f 0300 	mov.w	r3, #0
 80045a6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045aa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045b2:	4692      	mov	sl, r2
 80045b4:	469b      	mov	fp, r3
 80045b6:	4623      	mov	r3, r4
 80045b8:	eb1a 0303 	adds.w	r3, sl, r3
 80045bc:	623b      	str	r3, [r7, #32]
 80045be:	462b      	mov	r3, r5
 80045c0:	eb4b 0303 	adc.w	r3, fp, r3
 80045c4:	627b      	str	r3, [r7, #36]	; 0x24
 80045c6:	f04f 0200 	mov.w	r2, #0
 80045ca:	f04f 0300 	mov.w	r3, #0
 80045ce:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80045d2:	4629      	mov	r1, r5
 80045d4:	028b      	lsls	r3, r1, #10
 80045d6:	4621      	mov	r1, r4
 80045d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80045dc:	4621      	mov	r1, r4
 80045de:	028a      	lsls	r2, r1, #10
 80045e0:	4610      	mov	r0, r2
 80045e2:	4619      	mov	r1, r3
 80045e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80045e8:	2200      	movs	r2, #0
 80045ea:	673b      	str	r3, [r7, #112]	; 0x70
 80045ec:	677a      	str	r2, [r7, #116]	; 0x74
 80045ee:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80045f2:	f7fc fb59 	bl	8000ca8 <__aeabi_uldivmod>
 80045f6:	4602      	mov	r2, r0
 80045f8:	460b      	mov	r3, r1
 80045fa:	4613      	mov	r3, r2
 80045fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004600:	4b41      	ldr	r3, [pc, #260]	; (8004708 <HAL_RCC_GetSysClockFreq+0x354>)
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	0c1b      	lsrs	r3, r3, #16
 8004606:	f003 0303 	and.w	r3, r3, #3
 800460a:	3301      	adds	r3, #1
 800460c:	005b      	lsls	r3, r3, #1
 800460e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8004612:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004616:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800461a:	fbb2 f3f3 	udiv	r3, r2, r3
 800461e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004622:	e0eb      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004624:	4b38      	ldr	r3, [pc, #224]	; (8004708 <HAL_RCC_GetSysClockFreq+0x354>)
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800462c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004630:	4b35      	ldr	r3, [pc, #212]	; (8004708 <HAL_RCC_GetSysClockFreq+0x354>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004638:	2b00      	cmp	r3, #0
 800463a:	d06b      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800463c:	4b32      	ldr	r3, [pc, #200]	; (8004708 <HAL_RCC_GetSysClockFreq+0x354>)
 800463e:	685b      	ldr	r3, [r3, #4]
 8004640:	099b      	lsrs	r3, r3, #6
 8004642:	2200      	movs	r2, #0
 8004644:	66bb      	str	r3, [r7, #104]	; 0x68
 8004646:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004648:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800464a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800464e:	663b      	str	r3, [r7, #96]	; 0x60
 8004650:	2300      	movs	r3, #0
 8004652:	667b      	str	r3, [r7, #100]	; 0x64
 8004654:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004658:	4622      	mov	r2, r4
 800465a:	462b      	mov	r3, r5
 800465c:	f04f 0000 	mov.w	r0, #0
 8004660:	f04f 0100 	mov.w	r1, #0
 8004664:	0159      	lsls	r1, r3, #5
 8004666:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800466a:	0150      	lsls	r0, r2, #5
 800466c:	4602      	mov	r2, r0
 800466e:	460b      	mov	r3, r1
 8004670:	4621      	mov	r1, r4
 8004672:	1a51      	subs	r1, r2, r1
 8004674:	61b9      	str	r1, [r7, #24]
 8004676:	4629      	mov	r1, r5
 8004678:	eb63 0301 	sbc.w	r3, r3, r1
 800467c:	61fb      	str	r3, [r7, #28]
 800467e:	f04f 0200 	mov.w	r2, #0
 8004682:	f04f 0300 	mov.w	r3, #0
 8004686:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800468a:	4659      	mov	r1, fp
 800468c:	018b      	lsls	r3, r1, #6
 800468e:	4651      	mov	r1, sl
 8004690:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004694:	4651      	mov	r1, sl
 8004696:	018a      	lsls	r2, r1, #6
 8004698:	4651      	mov	r1, sl
 800469a:	ebb2 0801 	subs.w	r8, r2, r1
 800469e:	4659      	mov	r1, fp
 80046a0:	eb63 0901 	sbc.w	r9, r3, r1
 80046a4:	f04f 0200 	mov.w	r2, #0
 80046a8:	f04f 0300 	mov.w	r3, #0
 80046ac:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046b0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046b4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046b8:	4690      	mov	r8, r2
 80046ba:	4699      	mov	r9, r3
 80046bc:	4623      	mov	r3, r4
 80046be:	eb18 0303 	adds.w	r3, r8, r3
 80046c2:	613b      	str	r3, [r7, #16]
 80046c4:	462b      	mov	r3, r5
 80046c6:	eb49 0303 	adc.w	r3, r9, r3
 80046ca:	617b      	str	r3, [r7, #20]
 80046cc:	f04f 0200 	mov.w	r2, #0
 80046d0:	f04f 0300 	mov.w	r3, #0
 80046d4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80046d8:	4629      	mov	r1, r5
 80046da:	024b      	lsls	r3, r1, #9
 80046dc:	4621      	mov	r1, r4
 80046de:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80046e2:	4621      	mov	r1, r4
 80046e4:	024a      	lsls	r2, r1, #9
 80046e6:	4610      	mov	r0, r2
 80046e8:	4619      	mov	r1, r3
 80046ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046ee:	2200      	movs	r2, #0
 80046f0:	65bb      	str	r3, [r7, #88]	; 0x58
 80046f2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80046f4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80046f8:	f7fc fad6 	bl	8000ca8 <__aeabi_uldivmod>
 80046fc:	4602      	mov	r2, r0
 80046fe:	460b      	mov	r3, r1
 8004700:	4613      	mov	r3, r2
 8004702:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004706:	e065      	b.n	80047d4 <HAL_RCC_GetSysClockFreq+0x420>
 8004708:	40023800 	.word	0x40023800
 800470c:	00f42400 	.word	0x00f42400
 8004710:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004714:	4b3d      	ldr	r3, [pc, #244]	; (800480c <HAL_RCC_GetSysClockFreq+0x458>)
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	099b      	lsrs	r3, r3, #6
 800471a:	2200      	movs	r2, #0
 800471c:	4618      	mov	r0, r3
 800471e:	4611      	mov	r1, r2
 8004720:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004724:	653b      	str	r3, [r7, #80]	; 0x50
 8004726:	2300      	movs	r3, #0
 8004728:	657b      	str	r3, [r7, #84]	; 0x54
 800472a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800472e:	4642      	mov	r2, r8
 8004730:	464b      	mov	r3, r9
 8004732:	f04f 0000 	mov.w	r0, #0
 8004736:	f04f 0100 	mov.w	r1, #0
 800473a:	0159      	lsls	r1, r3, #5
 800473c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004740:	0150      	lsls	r0, r2, #5
 8004742:	4602      	mov	r2, r0
 8004744:	460b      	mov	r3, r1
 8004746:	4641      	mov	r1, r8
 8004748:	1a51      	subs	r1, r2, r1
 800474a:	60b9      	str	r1, [r7, #8]
 800474c:	4649      	mov	r1, r9
 800474e:	eb63 0301 	sbc.w	r3, r3, r1
 8004752:	60fb      	str	r3, [r7, #12]
 8004754:	f04f 0200 	mov.w	r2, #0
 8004758:	f04f 0300 	mov.w	r3, #0
 800475c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004760:	4659      	mov	r1, fp
 8004762:	018b      	lsls	r3, r1, #6
 8004764:	4651      	mov	r1, sl
 8004766:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800476a:	4651      	mov	r1, sl
 800476c:	018a      	lsls	r2, r1, #6
 800476e:	4651      	mov	r1, sl
 8004770:	1a54      	subs	r4, r2, r1
 8004772:	4659      	mov	r1, fp
 8004774:	eb63 0501 	sbc.w	r5, r3, r1
 8004778:	f04f 0200 	mov.w	r2, #0
 800477c:	f04f 0300 	mov.w	r3, #0
 8004780:	00eb      	lsls	r3, r5, #3
 8004782:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004786:	00e2      	lsls	r2, r4, #3
 8004788:	4614      	mov	r4, r2
 800478a:	461d      	mov	r5, r3
 800478c:	4643      	mov	r3, r8
 800478e:	18e3      	adds	r3, r4, r3
 8004790:	603b      	str	r3, [r7, #0]
 8004792:	464b      	mov	r3, r9
 8004794:	eb45 0303 	adc.w	r3, r5, r3
 8004798:	607b      	str	r3, [r7, #4]
 800479a:	f04f 0200 	mov.w	r2, #0
 800479e:	f04f 0300 	mov.w	r3, #0
 80047a2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047a6:	4629      	mov	r1, r5
 80047a8:	028b      	lsls	r3, r1, #10
 80047aa:	4621      	mov	r1, r4
 80047ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047b0:	4621      	mov	r1, r4
 80047b2:	028a      	lsls	r2, r1, #10
 80047b4:	4610      	mov	r0, r2
 80047b6:	4619      	mov	r1, r3
 80047b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047bc:	2200      	movs	r2, #0
 80047be:	64bb      	str	r3, [r7, #72]	; 0x48
 80047c0:	64fa      	str	r2, [r7, #76]	; 0x4c
 80047c2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80047c6:	f7fc fa6f 	bl	8000ca8 <__aeabi_uldivmod>
 80047ca:	4602      	mov	r2, r0
 80047cc:	460b      	mov	r3, r1
 80047ce:	4613      	mov	r3, r2
 80047d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80047d4:	4b0d      	ldr	r3, [pc, #52]	; (800480c <HAL_RCC_GetSysClockFreq+0x458>)
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	0f1b      	lsrs	r3, r3, #28
 80047da:	f003 0307 	and.w	r3, r3, #7
 80047de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80047e2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80047e6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80047ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80047f2:	e003      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047f4:	4b06      	ldr	r3, [pc, #24]	; (8004810 <HAL_RCC_GetSysClockFreq+0x45c>)
 80047f6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80047fa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047fc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004800:	4618      	mov	r0, r3
 8004802:	37b8      	adds	r7, #184	; 0xb8
 8004804:	46bd      	mov	sp, r7
 8004806:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800480a:	bf00      	nop
 800480c:	40023800 	.word	0x40023800
 8004810:	00f42400 	.word	0x00f42400

08004814 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	b086      	sub	sp, #24
 8004818:	af00      	add	r7, sp, #0
 800481a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d101      	bne.n	8004826 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e28d      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	2b00      	cmp	r3, #0
 8004830:	f000 8083 	beq.w	800493a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004834:	4b94      	ldr	r3, [pc, #592]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f003 030c 	and.w	r3, r3, #12
 800483c:	2b04      	cmp	r3, #4
 800483e:	d019      	beq.n	8004874 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004840:	4b91      	ldr	r3, [pc, #580]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004842:	689b      	ldr	r3, [r3, #8]
 8004844:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004848:	2b08      	cmp	r3, #8
 800484a:	d106      	bne.n	800485a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800484c:	4b8e      	ldr	r3, [pc, #568]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004854:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004858:	d00c      	beq.n	8004874 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800485a:	4b8b      	ldr	r3, [pc, #556]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 800485c:	689b      	ldr	r3, [r3, #8]
 800485e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004862:	2b0c      	cmp	r3, #12
 8004864:	d112      	bne.n	800488c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004866:	4b88      	ldr	r3, [pc, #544]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800486e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004872:	d10b      	bne.n	800488c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004874:	4b84      	ldr	r3, [pc, #528]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d05b      	beq.n	8004938 <HAL_RCC_OscConfig+0x124>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d157      	bne.n	8004938 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e25a      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004894:	d106      	bne.n	80048a4 <HAL_RCC_OscConfig+0x90>
 8004896:	4b7c      	ldr	r3, [pc, #496]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a7b      	ldr	r2, [pc, #492]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 800489c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048a0:	6013      	str	r3, [r2, #0]
 80048a2:	e01d      	b.n	80048e0 <HAL_RCC_OscConfig+0xcc>
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048ac:	d10c      	bne.n	80048c8 <HAL_RCC_OscConfig+0xb4>
 80048ae:	4b76      	ldr	r3, [pc, #472]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a75      	ldr	r2, [pc, #468]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80048b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048b8:	6013      	str	r3, [r2, #0]
 80048ba:	4b73      	ldr	r3, [pc, #460]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a72      	ldr	r2, [pc, #456]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80048c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048c4:	6013      	str	r3, [r2, #0]
 80048c6:	e00b      	b.n	80048e0 <HAL_RCC_OscConfig+0xcc>
 80048c8:	4b6f      	ldr	r3, [pc, #444]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a6e      	ldr	r2, [pc, #440]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80048ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048d2:	6013      	str	r3, [r2, #0]
 80048d4:	4b6c      	ldr	r3, [pc, #432]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	4a6b      	ldr	r2, [pc, #428]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80048da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d013      	beq.n	8004910 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e8:	f7fd fec8 	bl	800267c <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80048f0:	f7fd fec4 	bl	800267c <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b64      	cmp	r3, #100	; 0x64
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e21f      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004902:	4b61      	ldr	r3, [pc, #388]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800490a:	2b00      	cmp	r3, #0
 800490c:	d0f0      	beq.n	80048f0 <HAL_RCC_OscConfig+0xdc>
 800490e:	e014      	b.n	800493a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004910:	f7fd feb4 	bl	800267c <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004918:	f7fd feb0 	bl	800267c <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b64      	cmp	r3, #100	; 0x64
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e20b      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492a:	4b57      	ldr	r3, [pc, #348]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1f0      	bne.n	8004918 <HAL_RCC_OscConfig+0x104>
 8004936:	e000      	b.n	800493a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004938:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b00      	cmp	r3, #0
 8004944:	d06f      	beq.n	8004a26 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004946:	4b50      	ldr	r3, [pc, #320]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f003 030c 	and.w	r3, r3, #12
 800494e:	2b00      	cmp	r3, #0
 8004950:	d017      	beq.n	8004982 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004952:	4b4d      	ldr	r3, [pc, #308]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004954:	689b      	ldr	r3, [r3, #8]
 8004956:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800495a:	2b08      	cmp	r3, #8
 800495c:	d105      	bne.n	800496a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800495e:	4b4a      	ldr	r3, [pc, #296]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00b      	beq.n	8004982 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800496a:	4b47      	ldr	r3, [pc, #284]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004972:	2b0c      	cmp	r3, #12
 8004974:	d11c      	bne.n	80049b0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004976:	4b44      	ldr	r3, [pc, #272]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d116      	bne.n	80049b0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004982:	4b41      	ldr	r3, [pc, #260]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d005      	beq.n	800499a <HAL_RCC_OscConfig+0x186>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d001      	beq.n	800499a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e1d3      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800499a:	4b3b      	ldr	r3, [pc, #236]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	4937      	ldr	r1, [pc, #220]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ae:	e03a      	b.n	8004a26 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d020      	beq.n	80049fa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049b8:	4b34      	ldr	r3, [pc, #208]	; (8004a8c <HAL_RCC_OscConfig+0x278>)
 80049ba:	2201      	movs	r2, #1
 80049bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049be:	f7fd fe5d 	bl	800267c <HAL_GetTick>
 80049c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049c4:	e008      	b.n	80049d8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049c6:	f7fd fe59 	bl	800267c <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	2b02      	cmp	r3, #2
 80049d2:	d901      	bls.n	80049d8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80049d4:	2303      	movs	r3, #3
 80049d6:	e1b4      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049d8:	4b2b      	ldr	r3, [pc, #172]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 0302 	and.w	r3, r3, #2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d0f0      	beq.n	80049c6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049e4:	4b28      	ldr	r3, [pc, #160]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	691b      	ldr	r3, [r3, #16]
 80049f0:	00db      	lsls	r3, r3, #3
 80049f2:	4925      	ldr	r1, [pc, #148]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 80049f4:	4313      	orrs	r3, r2
 80049f6:	600b      	str	r3, [r1, #0]
 80049f8:	e015      	b.n	8004a26 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80049fa:	4b24      	ldr	r3, [pc, #144]	; (8004a8c <HAL_RCC_OscConfig+0x278>)
 80049fc:	2200      	movs	r2, #0
 80049fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a00:	f7fd fe3c 	bl	800267c <HAL_GetTick>
 8004a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a06:	e008      	b.n	8004a1a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004a08:	f7fd fe38 	bl	800267c <HAL_GetTick>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	693b      	ldr	r3, [r7, #16]
 8004a10:	1ad3      	subs	r3, r2, r3
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e193      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a1a:	4b1b      	ldr	r3, [pc, #108]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0302 	and.w	r3, r3, #2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d1f0      	bne.n	8004a08 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0308 	and.w	r3, r3, #8
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d036      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d016      	beq.n	8004a68 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a3a:	4b15      	ldr	r3, [pc, #84]	; (8004a90 <HAL_RCC_OscConfig+0x27c>)
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a40:	f7fd fe1c 	bl	800267c <HAL_GetTick>
 8004a44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a46:	e008      	b.n	8004a5a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a48:	f7fd fe18 	bl	800267c <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	693b      	ldr	r3, [r7, #16]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d901      	bls.n	8004a5a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e173      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a5a:	4b0b      	ldr	r3, [pc, #44]	; (8004a88 <HAL_RCC_OscConfig+0x274>)
 8004a5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a5e:	f003 0302 	and.w	r3, r3, #2
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d0f0      	beq.n	8004a48 <HAL_RCC_OscConfig+0x234>
 8004a66:	e01b      	b.n	8004aa0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a68:	4b09      	ldr	r3, [pc, #36]	; (8004a90 <HAL_RCC_OscConfig+0x27c>)
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a6e:	f7fd fe05 	bl	800267c <HAL_GetTick>
 8004a72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a74:	e00e      	b.n	8004a94 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004a76:	f7fd fe01 	bl	800267c <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	693b      	ldr	r3, [r7, #16]
 8004a7e:	1ad3      	subs	r3, r2, r3
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d907      	bls.n	8004a94 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e15c      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
 8004a88:	40023800 	.word	0x40023800
 8004a8c:	42470000 	.word	0x42470000
 8004a90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a94:	4b8a      	ldr	r3, [pc, #552]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004a96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a98:	f003 0302 	and.w	r3, r3, #2
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d1ea      	bne.n	8004a76 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0304 	and.w	r3, r3, #4
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	f000 8097 	beq.w	8004bdc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ab2:	4b83      	ldr	r3, [pc, #524]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10f      	bne.n	8004ade <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004abe:	2300      	movs	r3, #0
 8004ac0:	60bb      	str	r3, [r7, #8]
 8004ac2:	4b7f      	ldr	r3, [pc, #508]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac6:	4a7e      	ldr	r2, [pc, #504]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004acc:	6413      	str	r3, [r2, #64]	; 0x40
 8004ace:	4b7c      	ldr	r3, [pc, #496]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ad6:	60bb      	str	r3, [r7, #8]
 8004ad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ada:	2301      	movs	r3, #1
 8004adc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ade:	4b79      	ldr	r3, [pc, #484]	; (8004cc4 <HAL_RCC_OscConfig+0x4b0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d118      	bne.n	8004b1c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004aea:	4b76      	ldr	r3, [pc, #472]	; (8004cc4 <HAL_RCC_OscConfig+0x4b0>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	4a75      	ldr	r2, [pc, #468]	; (8004cc4 <HAL_RCC_OscConfig+0x4b0>)
 8004af0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004af4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004af6:	f7fd fdc1 	bl	800267c <HAL_GetTick>
 8004afa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004afc:	e008      	b.n	8004b10 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004afe:	f7fd fdbd 	bl	800267c <HAL_GetTick>
 8004b02:	4602      	mov	r2, r0
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	2b02      	cmp	r3, #2
 8004b0a:	d901      	bls.n	8004b10 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8004b0c:	2303      	movs	r3, #3
 8004b0e:	e118      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b10:	4b6c      	ldr	r3, [pc, #432]	; (8004cc4 <HAL_RCC_OscConfig+0x4b0>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d0f0      	beq.n	8004afe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d106      	bne.n	8004b32 <HAL_RCC_OscConfig+0x31e>
 8004b24:	4b66      	ldr	r3, [pc, #408]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b28:	4a65      	ldr	r2, [pc, #404]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b2a:	f043 0301 	orr.w	r3, r3, #1
 8004b2e:	6713      	str	r3, [r2, #112]	; 0x70
 8004b30:	e01c      	b.n	8004b6c <HAL_RCC_OscConfig+0x358>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	689b      	ldr	r3, [r3, #8]
 8004b36:	2b05      	cmp	r3, #5
 8004b38:	d10c      	bne.n	8004b54 <HAL_RCC_OscConfig+0x340>
 8004b3a:	4b61      	ldr	r3, [pc, #388]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b3e:	4a60      	ldr	r2, [pc, #384]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b40:	f043 0304 	orr.w	r3, r3, #4
 8004b44:	6713      	str	r3, [r2, #112]	; 0x70
 8004b46:	4b5e      	ldr	r3, [pc, #376]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b4a:	4a5d      	ldr	r2, [pc, #372]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b4c:	f043 0301 	orr.w	r3, r3, #1
 8004b50:	6713      	str	r3, [r2, #112]	; 0x70
 8004b52:	e00b      	b.n	8004b6c <HAL_RCC_OscConfig+0x358>
 8004b54:	4b5a      	ldr	r3, [pc, #360]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b58:	4a59      	ldr	r2, [pc, #356]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b5a:	f023 0301 	bic.w	r3, r3, #1
 8004b5e:	6713      	str	r3, [r2, #112]	; 0x70
 8004b60:	4b57      	ldr	r3, [pc, #348]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b64:	4a56      	ldr	r2, [pc, #344]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b66:	f023 0304 	bic.w	r3, r3, #4
 8004b6a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d015      	beq.n	8004ba0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b74:	f7fd fd82 	bl	800267c <HAL_GetTick>
 8004b78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b7a:	e00a      	b.n	8004b92 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b7c:	f7fd fd7e 	bl	800267c <HAL_GetTick>
 8004b80:	4602      	mov	r2, r0
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d901      	bls.n	8004b92 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004b8e:	2303      	movs	r3, #3
 8004b90:	e0d7      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004b92:	4b4b      	ldr	r3, [pc, #300]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b96:	f003 0302 	and.w	r3, r3, #2
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d0ee      	beq.n	8004b7c <HAL_RCC_OscConfig+0x368>
 8004b9e:	e014      	b.n	8004bca <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ba0:	f7fd fd6c 	bl	800267c <HAL_GetTick>
 8004ba4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ba6:	e00a      	b.n	8004bbe <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ba8:	f7fd fd68 	bl	800267c <HAL_GetTick>
 8004bac:	4602      	mov	r2, r0
 8004bae:	693b      	ldr	r3, [r7, #16]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d901      	bls.n	8004bbe <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e0c1      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bbe:	4b40      	ldr	r3, [pc, #256]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004bc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc2:	f003 0302 	and.w	r3, r3, #2
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d1ee      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004bca:	7dfb      	ldrb	r3, [r7, #23]
 8004bcc:	2b01      	cmp	r3, #1
 8004bce:	d105      	bne.n	8004bdc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bd0:	4b3b      	ldr	r3, [pc, #236]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd4:	4a3a      	ldr	r2, [pc, #232]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004bd6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004bda:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	699b      	ldr	r3, [r3, #24]
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	f000 80ad 	beq.w	8004d40 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004be6:	4b36      	ldr	r3, [pc, #216]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f003 030c 	and.w	r3, r3, #12
 8004bee:	2b08      	cmp	r3, #8
 8004bf0:	d060      	beq.n	8004cb4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d145      	bne.n	8004c86 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bfa:	4b33      	ldr	r3, [pc, #204]	; (8004cc8 <HAL_RCC_OscConfig+0x4b4>)
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c00:	f7fd fd3c 	bl	800267c <HAL_GetTick>
 8004c04:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c06:	e008      	b.n	8004c1a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c08:	f7fd fd38 	bl	800267c <HAL_GetTick>
 8004c0c:	4602      	mov	r2, r0
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	1ad3      	subs	r3, r2, r3
 8004c12:	2b02      	cmp	r3, #2
 8004c14:	d901      	bls.n	8004c1a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004c16:	2303      	movs	r3, #3
 8004c18:	e093      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c1a:	4b29      	ldr	r3, [pc, #164]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1f0      	bne.n	8004c08 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	69da      	ldr	r2, [r3, #28]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c34:	019b      	lsls	r3, r3, #6
 8004c36:	431a      	orrs	r2, r3
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c3c:	085b      	lsrs	r3, r3, #1
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	041b      	lsls	r3, r3, #16
 8004c42:	431a      	orrs	r2, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c48:	061b      	lsls	r3, r3, #24
 8004c4a:	431a      	orrs	r2, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c50:	071b      	lsls	r3, r3, #28
 8004c52:	491b      	ldr	r1, [pc, #108]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c58:	4b1b      	ldr	r3, [pc, #108]	; (8004cc8 <HAL_RCC_OscConfig+0x4b4>)
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c5e:	f7fd fd0d 	bl	800267c <HAL_GetTick>
 8004c62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c64:	e008      	b.n	8004c78 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c66:	f7fd fd09 	bl	800267c <HAL_GetTick>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	693b      	ldr	r3, [r7, #16]
 8004c6e:	1ad3      	subs	r3, r2, r3
 8004c70:	2b02      	cmp	r3, #2
 8004c72:	d901      	bls.n	8004c78 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e064      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c78:	4b11      	ldr	r3, [pc, #68]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d0f0      	beq.n	8004c66 <HAL_RCC_OscConfig+0x452>
 8004c84:	e05c      	b.n	8004d40 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c86:	4b10      	ldr	r3, [pc, #64]	; (8004cc8 <HAL_RCC_OscConfig+0x4b4>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c8c:	f7fd fcf6 	bl	800267c <HAL_GetTick>
 8004c90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c92:	e008      	b.n	8004ca6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c94:	f7fd fcf2 	bl	800267c <HAL_GetTick>
 8004c98:	4602      	mov	r2, r0
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	2b02      	cmp	r3, #2
 8004ca0:	d901      	bls.n	8004ca6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004ca2:	2303      	movs	r3, #3
 8004ca4:	e04d      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ca6:	4b06      	ldr	r3, [pc, #24]	; (8004cc0 <HAL_RCC_OscConfig+0x4ac>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d1f0      	bne.n	8004c94 <HAL_RCC_OscConfig+0x480>
 8004cb2:	e045      	b.n	8004d40 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	699b      	ldr	r3, [r3, #24]
 8004cb8:	2b01      	cmp	r3, #1
 8004cba:	d107      	bne.n	8004ccc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e040      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
 8004cc0:	40023800 	.word	0x40023800
 8004cc4:	40007000 	.word	0x40007000
 8004cc8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004ccc:	4b1f      	ldr	r3, [pc, #124]	; (8004d4c <HAL_RCC_OscConfig+0x538>)
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d030      	beq.n	8004d3c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d129      	bne.n	8004d3c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d122      	bne.n	8004d3c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004cf6:	68fa      	ldr	r2, [r7, #12]
 8004cf8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d02:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d119      	bne.n	8004d3c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d12:	085b      	lsrs	r3, r3, #1
 8004d14:	3b01      	subs	r3, #1
 8004d16:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	d10f      	bne.n	8004d3c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d26:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d107      	bne.n	8004d3c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d36:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d001      	beq.n	8004d40 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	e000      	b.n	8004d42 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3718      	adds	r7, #24
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	40023800 	.word	0x40023800

08004d50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d101      	bne.n	8004d62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e03f      	b.n	8004de2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d106      	bne.n	8004d7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2200      	movs	r2, #0
 8004d72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d76:	6878      	ldr	r0, [r7, #4]
 8004d78:	f7fd fb6c 	bl	8002454 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2224      	movs	r2, #36	; 0x24
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68da      	ldr	r2, [r3, #12]
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d94:	6878      	ldr	r0, [r7, #4]
 8004d96:	f000 fddf 	bl	8005958 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	691a      	ldr	r2, [r3, #16]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004da8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	695a      	ldr	r2, [r3, #20]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004db8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	68da      	ldr	r2, [r3, #12]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004dc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2220      	movs	r2, #32
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2220      	movs	r2, #32
 8004ddc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004de0:	2300      	movs	r3, #0
}
 8004de2:	4618      	mov	r0, r3
 8004de4:	3708      	adds	r7, #8
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b08a      	sub	sp, #40	; 0x28
 8004dee:	af02      	add	r7, sp, #8
 8004df0:	60f8      	str	r0, [r7, #12]
 8004df2:	60b9      	str	r1, [r7, #8]
 8004df4:	603b      	str	r3, [r7, #0]
 8004df6:	4613      	mov	r3, r2
 8004df8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e04:	b2db      	uxtb	r3, r3
 8004e06:	2b20      	cmp	r3, #32
 8004e08:	d17c      	bne.n	8004f04 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d002      	beq.n	8004e16 <HAL_UART_Transmit+0x2c>
 8004e10:	88fb      	ldrh	r3, [r7, #6]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d101      	bne.n	8004e1a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e16:	2301      	movs	r3, #1
 8004e18:	e075      	b.n	8004f06 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d101      	bne.n	8004e28 <HAL_UART_Transmit+0x3e>
 8004e24:	2302      	movs	r3, #2
 8004e26:	e06e      	b.n	8004f06 <HAL_UART_Transmit+0x11c>
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	2200      	movs	r2, #0
 8004e34:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	2221      	movs	r2, #33	; 0x21
 8004e3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e3e:	f7fd fc1d 	bl	800267c <HAL_GetTick>
 8004e42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	88fa      	ldrh	r2, [r7, #6]
 8004e48:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	88fa      	ldrh	r2, [r7, #6]
 8004e4e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e58:	d108      	bne.n	8004e6c <HAL_UART_Transmit+0x82>
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	691b      	ldr	r3, [r3, #16]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d104      	bne.n	8004e6c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e62:	2300      	movs	r3, #0
 8004e64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	61bb      	str	r3, [r7, #24]
 8004e6a:	e003      	b.n	8004e74 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e70:	2300      	movs	r3, #0
 8004e72:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2200      	movs	r2, #0
 8004e78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004e7c:	e02a      	b.n	8004ed4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e7e:	683b      	ldr	r3, [r7, #0]
 8004e80:	9300      	str	r3, [sp, #0]
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	2200      	movs	r2, #0
 8004e86:	2180      	movs	r1, #128	; 0x80
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f000 fb1f 	bl	80054cc <UART_WaitOnFlagUntilTimeout>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d001      	beq.n	8004e98 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e036      	b.n	8004f06 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004e98:	69fb      	ldr	r3, [r7, #28]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10b      	bne.n	8004eb6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e9e:	69bb      	ldr	r3, [r7, #24]
 8004ea0:	881b      	ldrh	r3, [r3, #0]
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004eac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004eae:	69bb      	ldr	r3, [r7, #24]
 8004eb0:	3302      	adds	r3, #2
 8004eb2:	61bb      	str	r3, [r7, #24]
 8004eb4:	e007      	b.n	8004ec6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	781a      	ldrb	r2, [r3, #0]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ec0:	69fb      	ldr	r3, [r7, #28]
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004eca:	b29b      	uxth	r3, r3
 8004ecc:	3b01      	subs	r3, #1
 8004ece:	b29a      	uxth	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1cf      	bne.n	8004e7e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	9300      	str	r3, [sp, #0]
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	2140      	movs	r1, #64	; 0x40
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 faef 	bl	80054cc <UART_WaitOnFlagUntilTimeout>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d001      	beq.n	8004ef8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004ef4:	2303      	movs	r3, #3
 8004ef6:	e006      	b.n	8004f06 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2220      	movs	r2, #32
 8004efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004f00:	2300      	movs	r3, #0
 8004f02:	e000      	b.n	8004f06 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004f04:	2302      	movs	r3, #2
  }
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3720      	adds	r7, #32
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}

08004f0e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f0e:	b580      	push	{r7, lr}
 8004f10:	b084      	sub	sp, #16
 8004f12:	af00      	add	r7, sp, #0
 8004f14:	60f8      	str	r0, [r7, #12]
 8004f16:	60b9      	str	r1, [r7, #8]
 8004f18:	4613      	mov	r3, r2
 8004f1a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f22:	b2db      	uxtb	r3, r3
 8004f24:	2b20      	cmp	r3, #32
 8004f26:	d11d      	bne.n	8004f64 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f28:	68bb      	ldr	r3, [r7, #8]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d002      	beq.n	8004f34 <HAL_UART_Receive_IT+0x26>
 8004f2e:	88fb      	ldrh	r3, [r7, #6]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d101      	bne.n	8004f38 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e016      	b.n	8004f66 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d101      	bne.n	8004f46 <HAL_UART_Receive_IT+0x38>
 8004f42:	2302      	movs	r3, #2
 8004f44:	e00f      	b.n	8004f66 <HAL_UART_Receive_IT+0x58>
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	2201      	movs	r2, #1
 8004f4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004f54:	88fb      	ldrh	r3, [r7, #6]
 8004f56:	461a      	mov	r2, r3
 8004f58:	68b9      	ldr	r1, [r7, #8]
 8004f5a:	68f8      	ldr	r0, [r7, #12]
 8004f5c:	f000 fb24 	bl	80055a8 <UART_Start_Receive_IT>
 8004f60:	4603      	mov	r3, r0
 8004f62:	e000      	b.n	8004f66 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f64:	2302      	movs	r3, #2
  }
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	3710      	adds	r7, #16
 8004f6a:	46bd      	mov	sp, r7
 8004f6c:	bd80      	pop	{r7, pc}
	...

08004f70 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b0ba      	sub	sp, #232	; 0xe8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004f96:	2300      	movs	r3, #0
 8004f98:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004fa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fa6:	f003 030f 	and.w	r3, r3, #15
 8004faa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004fae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d10f      	bne.n	8004fd6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fba:	f003 0320 	and.w	r3, r3, #32
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d009      	beq.n	8004fd6 <HAL_UART_IRQHandler+0x66>
 8004fc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fc6:	f003 0320 	and.w	r3, r3, #32
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d003      	beq.n	8004fd6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 fc07 	bl	80057e2 <UART_Receive_IT>
      return;
 8004fd4:	e256      	b.n	8005484 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004fd6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	f000 80de 	beq.w	800519c <HAL_UART_IRQHandler+0x22c>
 8004fe0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d106      	bne.n	8004ffa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004fec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004ff0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f000 80d1 	beq.w	800519c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004ffa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ffe:	f003 0301 	and.w	r3, r3, #1
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00b      	beq.n	800501e <HAL_UART_IRQHandler+0xae>
 8005006:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800500a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800500e:	2b00      	cmp	r3, #0
 8005010:	d005      	beq.n	800501e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005016:	f043 0201 	orr.w	r2, r3, #1
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800501e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005022:	f003 0304 	and.w	r3, r3, #4
 8005026:	2b00      	cmp	r3, #0
 8005028:	d00b      	beq.n	8005042 <HAL_UART_IRQHandler+0xd2>
 800502a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b00      	cmp	r3, #0
 8005034:	d005      	beq.n	8005042 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503a:	f043 0202 	orr.w	r2, r3, #2
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005046:	f003 0302 	and.w	r3, r3, #2
 800504a:	2b00      	cmp	r3, #0
 800504c:	d00b      	beq.n	8005066 <HAL_UART_IRQHandler+0xf6>
 800504e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	d005      	beq.n	8005066 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	f043 0204 	orr.w	r2, r3, #4
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800506a:	f003 0308 	and.w	r3, r3, #8
 800506e:	2b00      	cmp	r3, #0
 8005070:	d011      	beq.n	8005096 <HAL_UART_IRQHandler+0x126>
 8005072:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005076:	f003 0320 	and.w	r3, r3, #32
 800507a:	2b00      	cmp	r3, #0
 800507c:	d105      	bne.n	800508a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800507e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d005      	beq.n	8005096 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800508e:	f043 0208 	orr.w	r2, r3, #8
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800509a:	2b00      	cmp	r3, #0
 800509c:	f000 81ed 	beq.w	800547a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050a4:	f003 0320 	and.w	r3, r3, #32
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d008      	beq.n	80050be <HAL_UART_IRQHandler+0x14e>
 80050ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050b0:	f003 0320 	and.w	r3, r3, #32
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d002      	beq.n	80050be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f000 fb92 	bl	80057e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	695b      	ldr	r3, [r3, #20]
 80050c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050c8:	2b40      	cmp	r3, #64	; 0x40
 80050ca:	bf0c      	ite	eq
 80050cc:	2301      	moveq	r3, #1
 80050ce:	2300      	movne	r3, #0
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050da:	f003 0308 	and.w	r3, r3, #8
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d103      	bne.n	80050ea <HAL_UART_IRQHandler+0x17a>
 80050e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d04f      	beq.n	800518a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80050ea:	6878      	ldr	r0, [r7, #4]
 80050ec:	f000 fa9a 	bl	8005624 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	695b      	ldr	r3, [r3, #20]
 80050f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050fa:	2b40      	cmp	r3, #64	; 0x40
 80050fc:	d141      	bne.n	8005182 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	3314      	adds	r3, #20
 8005104:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005108:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800510c:	e853 3f00 	ldrex	r3, [r3]
 8005110:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005114:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005118:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800511c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	3314      	adds	r3, #20
 8005126:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800512a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800512e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005132:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005136:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800513a:	e841 2300 	strex	r3, r2, [r1]
 800513e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005142:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005146:	2b00      	cmp	r3, #0
 8005148:	d1d9      	bne.n	80050fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514e:	2b00      	cmp	r3, #0
 8005150:	d013      	beq.n	800517a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005156:	4a7d      	ldr	r2, [pc, #500]	; (800534c <HAL_UART_IRQHandler+0x3dc>)
 8005158:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800515e:	4618      	mov	r0, r3
 8005160:	f7fd fe57 	bl	8002e12 <HAL_DMA_Abort_IT>
 8005164:	4603      	mov	r3, r0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d016      	beq.n	8005198 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800516e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005174:	4610      	mov	r0, r2
 8005176:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005178:	e00e      	b.n	8005198 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800517a:	6878      	ldr	r0, [r7, #4]
 800517c:	f000 f990 	bl	80054a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005180:	e00a      	b.n	8005198 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f000 f98c 	bl	80054a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005188:	e006      	b.n	8005198 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 f988 	bl	80054a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005196:	e170      	b.n	800547a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005198:	bf00      	nop
    return;
 800519a:	e16e      	b.n	800547a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	f040 814a 	bne.w	800543a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80051a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051aa:	f003 0310 	and.w	r3, r3, #16
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	f000 8143 	beq.w	800543a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80051b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051b8:	f003 0310 	and.w	r3, r3, #16
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f000 813c 	beq.w	800543a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051c2:	2300      	movs	r3, #0
 80051c4:	60bb      	str	r3, [r7, #8]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	60bb      	str	r3, [r7, #8]
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	60bb      	str	r3, [r7, #8]
 80051d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	695b      	ldr	r3, [r3, #20]
 80051de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051e2:	2b40      	cmp	r3, #64	; 0x40
 80051e4:	f040 80b4 	bne.w	8005350 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80051f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	f000 8140 	beq.w	800547e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005202:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005206:	429a      	cmp	r2, r3
 8005208:	f080 8139 	bcs.w	800547e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005212:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005218:	69db      	ldr	r3, [r3, #28]
 800521a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800521e:	f000 8088 	beq.w	8005332 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	330c      	adds	r3, #12
 8005228:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005230:	e853 3f00 	ldrex	r3, [r3]
 8005234:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005238:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800523c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005240:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	330c      	adds	r3, #12
 800524a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800524e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005252:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005256:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800525a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800525e:	e841 2300 	strex	r3, r2, [r1]
 8005262:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005266:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800526a:	2b00      	cmp	r3, #0
 800526c:	d1d9      	bne.n	8005222 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	3314      	adds	r3, #20
 8005274:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005276:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005278:	e853 3f00 	ldrex	r3, [r3]
 800527c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800527e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005280:	f023 0301 	bic.w	r3, r3, #1
 8005284:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	3314      	adds	r3, #20
 800528e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005292:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005296:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005298:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800529a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800529e:	e841 2300 	strex	r3, r2, [r1]
 80052a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80052a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d1e1      	bne.n	800526e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	3314      	adds	r3, #20
 80052b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052b4:	e853 3f00 	ldrex	r3, [r3]
 80052b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80052ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	3314      	adds	r3, #20
 80052ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80052ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80052d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80052d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80052d6:	e841 2300 	strex	r3, r2, [r1]
 80052da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80052dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1e3      	bne.n	80052aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2220      	movs	r2, #32
 80052e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	330c      	adds	r3, #12
 80052f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052fa:	e853 3f00 	ldrex	r3, [r3]
 80052fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005302:	f023 0310 	bic.w	r3, r3, #16
 8005306:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	330c      	adds	r3, #12
 8005310:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005314:	65ba      	str	r2, [r7, #88]	; 0x58
 8005316:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005318:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800531a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800531c:	e841 2300 	strex	r3, r2, [r1]
 8005320:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005322:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005324:	2b00      	cmp	r3, #0
 8005326:	d1e3      	bne.n	80052f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800532c:	4618      	mov	r0, r3
 800532e:	f7fd fd00 	bl	8002d32 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800533a:	b29b      	uxth	r3, r3
 800533c:	1ad3      	subs	r3, r2, r3
 800533e:	b29b      	uxth	r3, r3
 8005340:	4619      	mov	r1, r3
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f8b6 	bl	80054b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005348:	e099      	b.n	800547e <HAL_UART_IRQHandler+0x50e>
 800534a:	bf00      	nop
 800534c:	080056eb 	.word	0x080056eb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005358:	b29b      	uxth	r3, r3
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005364:	b29b      	uxth	r3, r3
 8005366:	2b00      	cmp	r3, #0
 8005368:	f000 808b 	beq.w	8005482 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800536c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005370:	2b00      	cmp	r3, #0
 8005372:	f000 8086 	beq.w	8005482 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	330c      	adds	r3, #12
 800537c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800537e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005380:	e853 3f00 	ldrex	r3, [r3]
 8005384:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005386:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005388:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800538c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	330c      	adds	r3, #12
 8005396:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800539a:	647a      	str	r2, [r7, #68]	; 0x44
 800539c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800539e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80053a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053a2:	e841 2300 	strex	r3, r2, [r1]
 80053a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80053a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1e3      	bne.n	8005376 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	3314      	adds	r3, #20
 80053b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053b8:	e853 3f00 	ldrex	r3, [r3]
 80053bc:	623b      	str	r3, [r7, #32]
   return(result);
 80053be:	6a3b      	ldr	r3, [r7, #32]
 80053c0:	f023 0301 	bic.w	r3, r3, #1
 80053c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	3314      	adds	r3, #20
 80053ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80053d2:	633a      	str	r2, [r7, #48]	; 0x30
 80053d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053da:	e841 2300 	strex	r3, r2, [r1]
 80053de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80053e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1e3      	bne.n	80053ae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2200      	movs	r2, #0
 80053f2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	330c      	adds	r3, #12
 80053fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	e853 3f00 	ldrex	r3, [r3]
 8005402:	60fb      	str	r3, [r7, #12]
   return(result);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	f023 0310 	bic.w	r3, r3, #16
 800540a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	330c      	adds	r3, #12
 8005414:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005418:	61fa      	str	r2, [r7, #28]
 800541a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541c:	69b9      	ldr	r1, [r7, #24]
 800541e:	69fa      	ldr	r2, [r7, #28]
 8005420:	e841 2300 	strex	r3, r2, [r1]
 8005424:	617b      	str	r3, [r7, #20]
   return(result);
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1e3      	bne.n	80053f4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800542c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005430:	4619      	mov	r1, r3
 8005432:	6878      	ldr	r0, [r7, #4]
 8005434:	f000 f83e 	bl	80054b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005438:	e023      	b.n	8005482 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800543a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800543e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005442:	2b00      	cmp	r3, #0
 8005444:	d009      	beq.n	800545a <HAL_UART_IRQHandler+0x4ea>
 8005446:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800544a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800544e:	2b00      	cmp	r3, #0
 8005450:	d003      	beq.n	800545a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f000 f95d 	bl	8005712 <UART_Transmit_IT>
    return;
 8005458:	e014      	b.n	8005484 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800545a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800545e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005462:	2b00      	cmp	r3, #0
 8005464:	d00e      	beq.n	8005484 <HAL_UART_IRQHandler+0x514>
 8005466:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800546a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800546e:	2b00      	cmp	r3, #0
 8005470:	d008      	beq.n	8005484 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f000 f99d 	bl	80057b2 <UART_EndTransmit_IT>
    return;
 8005478:	e004      	b.n	8005484 <HAL_UART_IRQHandler+0x514>
    return;
 800547a:	bf00      	nop
 800547c:	e002      	b.n	8005484 <HAL_UART_IRQHandler+0x514>
      return;
 800547e:	bf00      	nop
 8005480:	e000      	b.n	8005484 <HAL_UART_IRQHandler+0x514>
      return;
 8005482:	bf00      	nop
  }
}
 8005484:	37e8      	adds	r7, #232	; 0xe8
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop

0800548c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	460b      	mov	r3, r1
 80054be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80054c0:	bf00      	nop
 80054c2:	370c      	adds	r7, #12
 80054c4:	46bd      	mov	sp, r7
 80054c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ca:	4770      	bx	lr

080054cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b090      	sub	sp, #64	; 0x40
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	60f8      	str	r0, [r7, #12]
 80054d4:	60b9      	str	r1, [r7, #8]
 80054d6:	603b      	str	r3, [r7, #0]
 80054d8:	4613      	mov	r3, r2
 80054da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054dc:	e050      	b.n	8005580 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e4:	d04c      	beq.n	8005580 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80054e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d007      	beq.n	80054fc <UART_WaitOnFlagUntilTimeout+0x30>
 80054ec:	f7fd f8c6 	bl	800267c <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80054f8:	429a      	cmp	r2, r3
 80054fa:	d241      	bcs.n	8005580 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	330c      	adds	r3, #12
 8005502:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005506:	e853 3f00 	ldrex	r3, [r3]
 800550a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800550c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005512:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	330c      	adds	r3, #12
 800551a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800551c:	637a      	str	r2, [r7, #52]	; 0x34
 800551e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005520:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005522:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005524:	e841 2300 	strex	r3, r2, [r1]
 8005528:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800552a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800552c:	2b00      	cmp	r3, #0
 800552e:	d1e5      	bne.n	80054fc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3314      	adds	r3, #20
 8005536:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	e853 3f00 	ldrex	r3, [r3]
 800553e:	613b      	str	r3, [r7, #16]
   return(result);
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	f023 0301 	bic.w	r3, r3, #1
 8005546:	63bb      	str	r3, [r7, #56]	; 0x38
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	3314      	adds	r3, #20
 800554e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005550:	623a      	str	r2, [r7, #32]
 8005552:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005554:	69f9      	ldr	r1, [r7, #28]
 8005556:	6a3a      	ldr	r2, [r7, #32]
 8005558:	e841 2300 	strex	r3, r2, [r1]
 800555c:	61bb      	str	r3, [r7, #24]
   return(result);
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d1e5      	bne.n	8005530 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2220      	movs	r2, #32
 8005568:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2220      	movs	r2, #32
 8005570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800557c:	2303      	movs	r3, #3
 800557e:	e00f      	b.n	80055a0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	4013      	ands	r3, r2
 800558a:	68ba      	ldr	r2, [r7, #8]
 800558c:	429a      	cmp	r2, r3
 800558e:	bf0c      	ite	eq
 8005590:	2301      	moveq	r3, #1
 8005592:	2300      	movne	r3, #0
 8005594:	b2db      	uxtb	r3, r3
 8005596:	461a      	mov	r2, r3
 8005598:	79fb      	ldrb	r3, [r7, #7]
 800559a:	429a      	cmp	r2, r3
 800559c:	d09f      	beq.n	80054de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3740      	adds	r7, #64	; 0x40
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b085      	sub	sp, #20
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	60b9      	str	r1, [r7, #8]
 80055b2:	4613      	mov	r3, r2
 80055b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	88fa      	ldrh	r2, [r7, #6]
 80055c0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	88fa      	ldrh	r2, [r7, #6]
 80055c6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2222      	movs	r2, #34	; 0x22
 80055d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	691b      	ldr	r3, [r3, #16]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d007      	beq.n	80055f6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	68da      	ldr	r2, [r3, #12]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80055f4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	695a      	ldr	r2, [r3, #20]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f042 0201 	orr.w	r2, r2, #1
 8005604:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	68da      	ldr	r2, [r3, #12]
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f042 0220 	orr.w	r2, r2, #32
 8005614:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005616:	2300      	movs	r3, #0
}
 8005618:	4618      	mov	r0, r3
 800561a:	3714      	adds	r7, #20
 800561c:	46bd      	mov	sp, r7
 800561e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005622:	4770      	bx	lr

08005624 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005624:	b480      	push	{r7}
 8005626:	b095      	sub	sp, #84	; 0x54
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	330c      	adds	r3, #12
 8005632:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005636:	e853 3f00 	ldrex	r3, [r3]
 800563a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800563c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800563e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005642:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	330c      	adds	r3, #12
 800564a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800564c:	643a      	str	r2, [r7, #64]	; 0x40
 800564e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005650:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005652:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005654:	e841 2300 	strex	r3, r2, [r1]
 8005658:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800565a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800565c:	2b00      	cmp	r3, #0
 800565e:	d1e5      	bne.n	800562c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	3314      	adds	r3, #20
 8005666:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005668:	6a3b      	ldr	r3, [r7, #32]
 800566a:	e853 3f00 	ldrex	r3, [r3]
 800566e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	f023 0301 	bic.w	r3, r3, #1
 8005676:	64bb      	str	r3, [r7, #72]	; 0x48
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	3314      	adds	r3, #20
 800567e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005680:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005682:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005684:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005686:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005688:	e841 2300 	strex	r3, r2, [r1]
 800568c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800568e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005690:	2b00      	cmp	r3, #0
 8005692:	d1e5      	bne.n	8005660 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005698:	2b01      	cmp	r3, #1
 800569a:	d119      	bne.n	80056d0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	330c      	adds	r3, #12
 80056a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	e853 3f00 	ldrex	r3, [r3]
 80056aa:	60bb      	str	r3, [r7, #8]
   return(result);
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	f023 0310 	bic.w	r3, r3, #16
 80056b2:	647b      	str	r3, [r7, #68]	; 0x44
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	330c      	adds	r3, #12
 80056ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056bc:	61ba      	str	r2, [r7, #24]
 80056be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c0:	6979      	ldr	r1, [r7, #20]
 80056c2:	69ba      	ldr	r2, [r7, #24]
 80056c4:	e841 2300 	strex	r3, r2, [r1]
 80056c8:	613b      	str	r3, [r7, #16]
   return(result);
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d1e5      	bne.n	800569c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2220      	movs	r2, #32
 80056d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80056de:	bf00      	nop
 80056e0:	3754      	adds	r7, #84	; 0x54
 80056e2:	46bd      	mov	sp, r7
 80056e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e8:	4770      	bx	lr

080056ea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80056ea:	b580      	push	{r7, lr}
 80056ec:	b084      	sub	sp, #16
 80056ee:	af00      	add	r7, sp, #0
 80056f0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2200      	movs	r2, #0
 80056fc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2200      	movs	r2, #0
 8005702:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005704:	68f8      	ldr	r0, [r7, #12]
 8005706:	f7ff fecb 	bl	80054a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800570a:	bf00      	nop
 800570c:	3710      	adds	r7, #16
 800570e:	46bd      	mov	sp, r7
 8005710:	bd80      	pop	{r7, pc}

08005712 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005712:	b480      	push	{r7}
 8005714:	b085      	sub	sp, #20
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b21      	cmp	r3, #33	; 0x21
 8005724:	d13e      	bne.n	80057a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800572e:	d114      	bne.n	800575a <UART_Transmit_IT+0x48>
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	691b      	ldr	r3, [r3, #16]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d110      	bne.n	800575a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6a1b      	ldr	r3, [r3, #32]
 800573c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	881b      	ldrh	r3, [r3, #0]
 8005742:	461a      	mov	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800574c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	1c9a      	adds	r2, r3, #2
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	621a      	str	r2, [r3, #32]
 8005758:	e008      	b.n	800576c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	6a1b      	ldr	r3, [r3, #32]
 800575e:	1c59      	adds	r1, r3, #1
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	6211      	str	r1, [r2, #32]
 8005764:	781a      	ldrb	r2, [r3, #0]
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005770:	b29b      	uxth	r3, r3
 8005772:	3b01      	subs	r3, #1
 8005774:	b29b      	uxth	r3, r3
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	4619      	mov	r1, r3
 800577a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800577c:	2b00      	cmp	r3, #0
 800577e:	d10f      	bne.n	80057a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	68da      	ldr	r2, [r3, #12]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800578e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	68da      	ldr	r2, [r3, #12]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800579e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057a0:	2300      	movs	r3, #0
 80057a2:	e000      	b.n	80057a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80057a4:	2302      	movs	r3, #2
  }
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3714      	adds	r7, #20
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr

080057b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b082      	sub	sp, #8
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	68da      	ldr	r2, [r3, #12]
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2220      	movs	r2, #32
 80057ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057d2:	6878      	ldr	r0, [r7, #4]
 80057d4:	f7ff fe5a 	bl	800548c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80057d8:	2300      	movs	r3, #0
}
 80057da:	4618      	mov	r0, r3
 80057dc:	3708      	adds	r7, #8
 80057de:	46bd      	mov	sp, r7
 80057e0:	bd80      	pop	{r7, pc}

080057e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80057e2:	b580      	push	{r7, lr}
 80057e4:	b08c      	sub	sp, #48	; 0x30
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057f0:	b2db      	uxtb	r3, r3
 80057f2:	2b22      	cmp	r3, #34	; 0x22
 80057f4:	f040 80ab 	bne.w	800594e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	689b      	ldr	r3, [r3, #8]
 80057fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005800:	d117      	bne.n	8005832 <UART_Receive_IT+0x50>
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d113      	bne.n	8005832 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800580a:	2300      	movs	r3, #0
 800580c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005812:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	b29b      	uxth	r3, r3
 800581c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005820:	b29a      	uxth	r2, r3
 8005822:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005824:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800582a:	1c9a      	adds	r2, r3, #2
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	629a      	str	r2, [r3, #40]	; 0x28
 8005830:	e026      	b.n	8005880 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005836:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005838:	2300      	movs	r3, #0
 800583a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005844:	d007      	beq.n	8005856 <UART_Receive_IT+0x74>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d10a      	bne.n	8005864 <UART_Receive_IT+0x82>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	691b      	ldr	r3, [r3, #16]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d106      	bne.n	8005864 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	b2da      	uxtb	r2, r3
 800585e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005860:	701a      	strb	r2, [r3, #0]
 8005862:	e008      	b.n	8005876 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685b      	ldr	r3, [r3, #4]
 800586a:	b2db      	uxtb	r3, r3
 800586c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005870:	b2da      	uxtb	r2, r3
 8005872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005874:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800587a:	1c5a      	adds	r2, r3, #1
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005884:	b29b      	uxth	r3, r3
 8005886:	3b01      	subs	r3, #1
 8005888:	b29b      	uxth	r3, r3
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	4619      	mov	r1, r3
 800588e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005890:	2b00      	cmp	r3, #0
 8005892:	d15a      	bne.n	800594a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68da      	ldr	r2, [r3, #12]
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f022 0220 	bic.w	r2, r2, #32
 80058a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	68da      	ldr	r2, [r3, #12]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	695a      	ldr	r2, [r3, #20]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f022 0201 	bic.w	r2, r2, #1
 80058c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2220      	movs	r2, #32
 80058c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058d0:	2b01      	cmp	r3, #1
 80058d2:	d135      	bne.n	8005940 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	330c      	adds	r3, #12
 80058e0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e2:	697b      	ldr	r3, [r7, #20]
 80058e4:	e853 3f00 	ldrex	r3, [r3]
 80058e8:	613b      	str	r3, [r7, #16]
   return(result);
 80058ea:	693b      	ldr	r3, [r7, #16]
 80058ec:	f023 0310 	bic.w	r3, r3, #16
 80058f0:	627b      	str	r3, [r7, #36]	; 0x24
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	330c      	adds	r3, #12
 80058f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058fa:	623a      	str	r2, [r7, #32]
 80058fc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fe:	69f9      	ldr	r1, [r7, #28]
 8005900:	6a3a      	ldr	r2, [r7, #32]
 8005902:	e841 2300 	strex	r3, r2, [r1]
 8005906:	61bb      	str	r3, [r7, #24]
   return(result);
 8005908:	69bb      	ldr	r3, [r7, #24]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1e5      	bne.n	80058da <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f003 0310 	and.w	r3, r3, #16
 8005918:	2b10      	cmp	r3, #16
 800591a:	d10a      	bne.n	8005932 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800591c:	2300      	movs	r3, #0
 800591e:	60fb      	str	r3, [r7, #12]
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	60fb      	str	r3, [r7, #12]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	60fb      	str	r3, [r7, #12]
 8005930:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005936:	4619      	mov	r1, r3
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f7ff fdbb 	bl	80054b4 <HAL_UARTEx_RxEventCallback>
 800593e:	e002      	b.n	8005946 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005940:	6878      	ldr	r0, [r7, #4]
 8005942:	f7fc f8c1 	bl	8001ac8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005946:	2300      	movs	r3, #0
 8005948:	e002      	b.n	8005950 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800594a:	2300      	movs	r3, #0
 800594c:	e000      	b.n	8005950 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800594e:	2302      	movs	r3, #2
  }
}
 8005950:	4618      	mov	r0, r3
 8005952:	3730      	adds	r7, #48	; 0x30
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005958:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800595c:	b0c0      	sub	sp, #256	; 0x100
 800595e:	af00      	add	r7, sp, #0
 8005960:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	691b      	ldr	r3, [r3, #16]
 800596c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005974:	68d9      	ldr	r1, [r3, #12]
 8005976:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	ea40 0301 	orr.w	r3, r0, r1
 8005980:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005982:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005986:	689a      	ldr	r2, [r3, #8]
 8005988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800598c:	691b      	ldr	r3, [r3, #16]
 800598e:	431a      	orrs	r2, r3
 8005990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005994:	695b      	ldr	r3, [r3, #20]
 8005996:	431a      	orrs	r2, r3
 8005998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800599c:	69db      	ldr	r3, [r3, #28]
 800599e:	4313      	orrs	r3, r2
 80059a0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80059a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	68db      	ldr	r3, [r3, #12]
 80059ac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80059b0:	f021 010c 	bic.w	r1, r1, #12
 80059b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80059be:	430b      	orrs	r3, r1
 80059c0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	695b      	ldr	r3, [r3, #20]
 80059ca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80059ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059d2:	6999      	ldr	r1, [r3, #24]
 80059d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059d8:	681a      	ldr	r2, [r3, #0]
 80059da:	ea40 0301 	orr.w	r3, r0, r1
 80059de:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80059e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059e4:	681a      	ldr	r2, [r3, #0]
 80059e6:	4b8f      	ldr	r3, [pc, #572]	; (8005c24 <UART_SetConfig+0x2cc>)
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d005      	beq.n	80059f8 <UART_SetConfig+0xa0>
 80059ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	4b8d      	ldr	r3, [pc, #564]	; (8005c28 <UART_SetConfig+0x2d0>)
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d104      	bne.n	8005a02 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80059f8:	f7fe fcc8 	bl	800438c <HAL_RCC_GetPCLK2Freq>
 80059fc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005a00:	e003      	b.n	8005a0a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a02:	f7fe fcaf 	bl	8004364 <HAL_RCC_GetPCLK1Freq>
 8005a06:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a0e:	69db      	ldr	r3, [r3, #28]
 8005a10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a14:	f040 810c 	bne.w	8005c30 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005a22:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005a26:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005a2a:	4622      	mov	r2, r4
 8005a2c:	462b      	mov	r3, r5
 8005a2e:	1891      	adds	r1, r2, r2
 8005a30:	65b9      	str	r1, [r7, #88]	; 0x58
 8005a32:	415b      	adcs	r3, r3
 8005a34:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005a36:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005a3a:	4621      	mov	r1, r4
 8005a3c:	eb12 0801 	adds.w	r8, r2, r1
 8005a40:	4629      	mov	r1, r5
 8005a42:	eb43 0901 	adc.w	r9, r3, r1
 8005a46:	f04f 0200 	mov.w	r2, #0
 8005a4a:	f04f 0300 	mov.w	r3, #0
 8005a4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a5a:	4690      	mov	r8, r2
 8005a5c:	4699      	mov	r9, r3
 8005a5e:	4623      	mov	r3, r4
 8005a60:	eb18 0303 	adds.w	r3, r8, r3
 8005a64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005a68:	462b      	mov	r3, r5
 8005a6a:	eb49 0303 	adc.w	r3, r9, r3
 8005a6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005a7e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005a82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005a86:	460b      	mov	r3, r1
 8005a88:	18db      	adds	r3, r3, r3
 8005a8a:	653b      	str	r3, [r7, #80]	; 0x50
 8005a8c:	4613      	mov	r3, r2
 8005a8e:	eb42 0303 	adc.w	r3, r2, r3
 8005a92:	657b      	str	r3, [r7, #84]	; 0x54
 8005a94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005a98:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005a9c:	f7fb f904 	bl	8000ca8 <__aeabi_uldivmod>
 8005aa0:	4602      	mov	r2, r0
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	4b61      	ldr	r3, [pc, #388]	; (8005c2c <UART_SetConfig+0x2d4>)
 8005aa6:	fba3 2302 	umull	r2, r3, r3, r2
 8005aaa:	095b      	lsrs	r3, r3, #5
 8005aac:	011c      	lsls	r4, r3, #4
 8005aae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ab2:	2200      	movs	r2, #0
 8005ab4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ab8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005abc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005ac0:	4642      	mov	r2, r8
 8005ac2:	464b      	mov	r3, r9
 8005ac4:	1891      	adds	r1, r2, r2
 8005ac6:	64b9      	str	r1, [r7, #72]	; 0x48
 8005ac8:	415b      	adcs	r3, r3
 8005aca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005acc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005ad0:	4641      	mov	r1, r8
 8005ad2:	eb12 0a01 	adds.w	sl, r2, r1
 8005ad6:	4649      	mov	r1, r9
 8005ad8:	eb43 0b01 	adc.w	fp, r3, r1
 8005adc:	f04f 0200 	mov.w	r2, #0
 8005ae0:	f04f 0300 	mov.w	r3, #0
 8005ae4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ae8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005aec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005af0:	4692      	mov	sl, r2
 8005af2:	469b      	mov	fp, r3
 8005af4:	4643      	mov	r3, r8
 8005af6:	eb1a 0303 	adds.w	r3, sl, r3
 8005afa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005afe:	464b      	mov	r3, r9
 8005b00:	eb4b 0303 	adc.w	r3, fp, r3
 8005b04:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b0c:	685b      	ldr	r3, [r3, #4]
 8005b0e:	2200      	movs	r2, #0
 8005b10:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005b14:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005b18:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005b1c:	460b      	mov	r3, r1
 8005b1e:	18db      	adds	r3, r3, r3
 8005b20:	643b      	str	r3, [r7, #64]	; 0x40
 8005b22:	4613      	mov	r3, r2
 8005b24:	eb42 0303 	adc.w	r3, r2, r3
 8005b28:	647b      	str	r3, [r7, #68]	; 0x44
 8005b2a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005b2e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005b32:	f7fb f8b9 	bl	8000ca8 <__aeabi_uldivmod>
 8005b36:	4602      	mov	r2, r0
 8005b38:	460b      	mov	r3, r1
 8005b3a:	4611      	mov	r1, r2
 8005b3c:	4b3b      	ldr	r3, [pc, #236]	; (8005c2c <UART_SetConfig+0x2d4>)
 8005b3e:	fba3 2301 	umull	r2, r3, r3, r1
 8005b42:	095b      	lsrs	r3, r3, #5
 8005b44:	2264      	movs	r2, #100	; 0x64
 8005b46:	fb02 f303 	mul.w	r3, r2, r3
 8005b4a:	1acb      	subs	r3, r1, r3
 8005b4c:	00db      	lsls	r3, r3, #3
 8005b4e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005b52:	4b36      	ldr	r3, [pc, #216]	; (8005c2c <UART_SetConfig+0x2d4>)
 8005b54:	fba3 2302 	umull	r2, r3, r3, r2
 8005b58:	095b      	lsrs	r3, r3, #5
 8005b5a:	005b      	lsls	r3, r3, #1
 8005b5c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b60:	441c      	add	r4, r3
 8005b62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005b66:	2200      	movs	r2, #0
 8005b68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005b6c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005b70:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005b74:	4642      	mov	r2, r8
 8005b76:	464b      	mov	r3, r9
 8005b78:	1891      	adds	r1, r2, r2
 8005b7a:	63b9      	str	r1, [r7, #56]	; 0x38
 8005b7c:	415b      	adcs	r3, r3
 8005b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b80:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005b84:	4641      	mov	r1, r8
 8005b86:	1851      	adds	r1, r2, r1
 8005b88:	6339      	str	r1, [r7, #48]	; 0x30
 8005b8a:	4649      	mov	r1, r9
 8005b8c:	414b      	adcs	r3, r1
 8005b8e:	637b      	str	r3, [r7, #52]	; 0x34
 8005b90:	f04f 0200 	mov.w	r2, #0
 8005b94:	f04f 0300 	mov.w	r3, #0
 8005b98:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005b9c:	4659      	mov	r1, fp
 8005b9e:	00cb      	lsls	r3, r1, #3
 8005ba0:	4651      	mov	r1, sl
 8005ba2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005ba6:	4651      	mov	r1, sl
 8005ba8:	00ca      	lsls	r2, r1, #3
 8005baa:	4610      	mov	r0, r2
 8005bac:	4619      	mov	r1, r3
 8005bae:	4603      	mov	r3, r0
 8005bb0:	4642      	mov	r2, r8
 8005bb2:	189b      	adds	r3, r3, r2
 8005bb4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005bb8:	464b      	mov	r3, r9
 8005bba:	460a      	mov	r2, r1
 8005bbc:	eb42 0303 	adc.w	r3, r2, r3
 8005bc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005bc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2200      	movs	r2, #0
 8005bcc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005bd0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005bd4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005bd8:	460b      	mov	r3, r1
 8005bda:	18db      	adds	r3, r3, r3
 8005bdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bde:	4613      	mov	r3, r2
 8005be0:	eb42 0303 	adc.w	r3, r2, r3
 8005be4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005be6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005bea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005bee:	f7fb f85b 	bl	8000ca8 <__aeabi_uldivmod>
 8005bf2:	4602      	mov	r2, r0
 8005bf4:	460b      	mov	r3, r1
 8005bf6:	4b0d      	ldr	r3, [pc, #52]	; (8005c2c <UART_SetConfig+0x2d4>)
 8005bf8:	fba3 1302 	umull	r1, r3, r3, r2
 8005bfc:	095b      	lsrs	r3, r3, #5
 8005bfe:	2164      	movs	r1, #100	; 0x64
 8005c00:	fb01 f303 	mul.w	r3, r1, r3
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	00db      	lsls	r3, r3, #3
 8005c08:	3332      	adds	r3, #50	; 0x32
 8005c0a:	4a08      	ldr	r2, [pc, #32]	; (8005c2c <UART_SetConfig+0x2d4>)
 8005c0c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c10:	095b      	lsrs	r3, r3, #5
 8005c12:	f003 0207 	and.w	r2, r3, #7
 8005c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4422      	add	r2, r4
 8005c1e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005c20:	e106      	b.n	8005e30 <UART_SetConfig+0x4d8>
 8005c22:	bf00      	nop
 8005c24:	40011000 	.word	0x40011000
 8005c28:	40011400 	.word	0x40011400
 8005c2c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c34:	2200      	movs	r2, #0
 8005c36:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005c3a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005c3e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005c42:	4642      	mov	r2, r8
 8005c44:	464b      	mov	r3, r9
 8005c46:	1891      	adds	r1, r2, r2
 8005c48:	6239      	str	r1, [r7, #32]
 8005c4a:	415b      	adcs	r3, r3
 8005c4c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c52:	4641      	mov	r1, r8
 8005c54:	1854      	adds	r4, r2, r1
 8005c56:	4649      	mov	r1, r9
 8005c58:	eb43 0501 	adc.w	r5, r3, r1
 8005c5c:	f04f 0200 	mov.w	r2, #0
 8005c60:	f04f 0300 	mov.w	r3, #0
 8005c64:	00eb      	lsls	r3, r5, #3
 8005c66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005c6a:	00e2      	lsls	r2, r4, #3
 8005c6c:	4614      	mov	r4, r2
 8005c6e:	461d      	mov	r5, r3
 8005c70:	4643      	mov	r3, r8
 8005c72:	18e3      	adds	r3, r4, r3
 8005c74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005c78:	464b      	mov	r3, r9
 8005c7a:	eb45 0303 	adc.w	r3, r5, r3
 8005c7e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005c8e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c92:	f04f 0200 	mov.w	r2, #0
 8005c96:	f04f 0300 	mov.w	r3, #0
 8005c9a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005c9e:	4629      	mov	r1, r5
 8005ca0:	008b      	lsls	r3, r1, #2
 8005ca2:	4621      	mov	r1, r4
 8005ca4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ca8:	4621      	mov	r1, r4
 8005caa:	008a      	lsls	r2, r1, #2
 8005cac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005cb0:	f7fa fffa 	bl	8000ca8 <__aeabi_uldivmod>
 8005cb4:	4602      	mov	r2, r0
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	4b60      	ldr	r3, [pc, #384]	; (8005e3c <UART_SetConfig+0x4e4>)
 8005cba:	fba3 2302 	umull	r2, r3, r3, r2
 8005cbe:	095b      	lsrs	r3, r3, #5
 8005cc0:	011c      	lsls	r4, r3, #4
 8005cc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ccc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005cd0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005cd4:	4642      	mov	r2, r8
 8005cd6:	464b      	mov	r3, r9
 8005cd8:	1891      	adds	r1, r2, r2
 8005cda:	61b9      	str	r1, [r7, #24]
 8005cdc:	415b      	adcs	r3, r3
 8005cde:	61fb      	str	r3, [r7, #28]
 8005ce0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ce4:	4641      	mov	r1, r8
 8005ce6:	1851      	adds	r1, r2, r1
 8005ce8:	6139      	str	r1, [r7, #16]
 8005cea:	4649      	mov	r1, r9
 8005cec:	414b      	adcs	r3, r1
 8005cee:	617b      	str	r3, [r7, #20]
 8005cf0:	f04f 0200 	mov.w	r2, #0
 8005cf4:	f04f 0300 	mov.w	r3, #0
 8005cf8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005cfc:	4659      	mov	r1, fp
 8005cfe:	00cb      	lsls	r3, r1, #3
 8005d00:	4651      	mov	r1, sl
 8005d02:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005d06:	4651      	mov	r1, sl
 8005d08:	00ca      	lsls	r2, r1, #3
 8005d0a:	4610      	mov	r0, r2
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	4603      	mov	r3, r0
 8005d10:	4642      	mov	r2, r8
 8005d12:	189b      	adds	r3, r3, r2
 8005d14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005d18:	464b      	mov	r3, r9
 8005d1a:	460a      	mov	r2, r1
 8005d1c:	eb42 0303 	adc.w	r3, r2, r3
 8005d20:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005d24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005d2e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005d30:	f04f 0200 	mov.w	r2, #0
 8005d34:	f04f 0300 	mov.w	r3, #0
 8005d38:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005d3c:	4649      	mov	r1, r9
 8005d3e:	008b      	lsls	r3, r1, #2
 8005d40:	4641      	mov	r1, r8
 8005d42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005d46:	4641      	mov	r1, r8
 8005d48:	008a      	lsls	r2, r1, #2
 8005d4a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005d4e:	f7fa ffab 	bl	8000ca8 <__aeabi_uldivmod>
 8005d52:	4602      	mov	r2, r0
 8005d54:	460b      	mov	r3, r1
 8005d56:	4611      	mov	r1, r2
 8005d58:	4b38      	ldr	r3, [pc, #224]	; (8005e3c <UART_SetConfig+0x4e4>)
 8005d5a:	fba3 2301 	umull	r2, r3, r3, r1
 8005d5e:	095b      	lsrs	r3, r3, #5
 8005d60:	2264      	movs	r2, #100	; 0x64
 8005d62:	fb02 f303 	mul.w	r3, r2, r3
 8005d66:	1acb      	subs	r3, r1, r3
 8005d68:	011b      	lsls	r3, r3, #4
 8005d6a:	3332      	adds	r3, #50	; 0x32
 8005d6c:	4a33      	ldr	r2, [pc, #204]	; (8005e3c <UART_SetConfig+0x4e4>)
 8005d6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005d72:	095b      	lsrs	r3, r3, #5
 8005d74:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d78:	441c      	add	r4, r3
 8005d7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d7e:	2200      	movs	r2, #0
 8005d80:	673b      	str	r3, [r7, #112]	; 0x70
 8005d82:	677a      	str	r2, [r7, #116]	; 0x74
 8005d84:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005d88:	4642      	mov	r2, r8
 8005d8a:	464b      	mov	r3, r9
 8005d8c:	1891      	adds	r1, r2, r2
 8005d8e:	60b9      	str	r1, [r7, #8]
 8005d90:	415b      	adcs	r3, r3
 8005d92:	60fb      	str	r3, [r7, #12]
 8005d94:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d98:	4641      	mov	r1, r8
 8005d9a:	1851      	adds	r1, r2, r1
 8005d9c:	6039      	str	r1, [r7, #0]
 8005d9e:	4649      	mov	r1, r9
 8005da0:	414b      	adcs	r3, r1
 8005da2:	607b      	str	r3, [r7, #4]
 8005da4:	f04f 0200 	mov.w	r2, #0
 8005da8:	f04f 0300 	mov.w	r3, #0
 8005dac:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005db0:	4659      	mov	r1, fp
 8005db2:	00cb      	lsls	r3, r1, #3
 8005db4:	4651      	mov	r1, sl
 8005db6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005dba:	4651      	mov	r1, sl
 8005dbc:	00ca      	lsls	r2, r1, #3
 8005dbe:	4610      	mov	r0, r2
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	4642      	mov	r2, r8
 8005dc6:	189b      	adds	r3, r3, r2
 8005dc8:	66bb      	str	r3, [r7, #104]	; 0x68
 8005dca:	464b      	mov	r3, r9
 8005dcc:	460a      	mov	r2, r1
 8005dce:	eb42 0303 	adc.w	r3, r2, r3
 8005dd2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	663b      	str	r3, [r7, #96]	; 0x60
 8005dde:	667a      	str	r2, [r7, #100]	; 0x64
 8005de0:	f04f 0200 	mov.w	r2, #0
 8005de4:	f04f 0300 	mov.w	r3, #0
 8005de8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005dec:	4649      	mov	r1, r9
 8005dee:	008b      	lsls	r3, r1, #2
 8005df0:	4641      	mov	r1, r8
 8005df2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005df6:	4641      	mov	r1, r8
 8005df8:	008a      	lsls	r2, r1, #2
 8005dfa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005dfe:	f7fa ff53 	bl	8000ca8 <__aeabi_uldivmod>
 8005e02:	4602      	mov	r2, r0
 8005e04:	460b      	mov	r3, r1
 8005e06:	4b0d      	ldr	r3, [pc, #52]	; (8005e3c <UART_SetConfig+0x4e4>)
 8005e08:	fba3 1302 	umull	r1, r3, r3, r2
 8005e0c:	095b      	lsrs	r3, r3, #5
 8005e0e:	2164      	movs	r1, #100	; 0x64
 8005e10:	fb01 f303 	mul.w	r3, r1, r3
 8005e14:	1ad3      	subs	r3, r2, r3
 8005e16:	011b      	lsls	r3, r3, #4
 8005e18:	3332      	adds	r3, #50	; 0x32
 8005e1a:	4a08      	ldr	r2, [pc, #32]	; (8005e3c <UART_SetConfig+0x4e4>)
 8005e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8005e20:	095b      	lsrs	r3, r3, #5
 8005e22:	f003 020f 	and.w	r2, r3, #15
 8005e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4422      	add	r2, r4
 8005e2e:	609a      	str	r2, [r3, #8]
}
 8005e30:	bf00      	nop
 8005e32:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005e36:	46bd      	mov	sp, r7
 8005e38:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e3c:	51eb851f 	.word	0x51eb851f

08005e40 <atoi>:
 8005e40:	220a      	movs	r2, #10
 8005e42:	2100      	movs	r1, #0
 8005e44:	f000 b882 	b.w	8005f4c <strtol>

08005e48 <_strtol_l.constprop.0>:
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e4e:	d001      	beq.n	8005e54 <_strtol_l.constprop.0+0xc>
 8005e50:	2b24      	cmp	r3, #36	; 0x24
 8005e52:	d906      	bls.n	8005e62 <_strtol_l.constprop.0+0x1a>
 8005e54:	f000 ff32 	bl	8006cbc <__errno>
 8005e58:	2316      	movs	r3, #22
 8005e5a:	6003      	str	r3, [r0, #0]
 8005e5c:	2000      	movs	r0, #0
 8005e5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e62:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005f48 <_strtol_l.constprop.0+0x100>
 8005e66:	460d      	mov	r5, r1
 8005e68:	462e      	mov	r6, r5
 8005e6a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005e6e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8005e72:	f017 0708 	ands.w	r7, r7, #8
 8005e76:	d1f7      	bne.n	8005e68 <_strtol_l.constprop.0+0x20>
 8005e78:	2c2d      	cmp	r4, #45	; 0x2d
 8005e7a:	d132      	bne.n	8005ee2 <_strtol_l.constprop.0+0x9a>
 8005e7c:	782c      	ldrb	r4, [r5, #0]
 8005e7e:	2701      	movs	r7, #1
 8005e80:	1cb5      	adds	r5, r6, #2
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d05b      	beq.n	8005f3e <_strtol_l.constprop.0+0xf6>
 8005e86:	2b10      	cmp	r3, #16
 8005e88:	d109      	bne.n	8005e9e <_strtol_l.constprop.0+0x56>
 8005e8a:	2c30      	cmp	r4, #48	; 0x30
 8005e8c:	d107      	bne.n	8005e9e <_strtol_l.constprop.0+0x56>
 8005e8e:	782c      	ldrb	r4, [r5, #0]
 8005e90:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8005e94:	2c58      	cmp	r4, #88	; 0x58
 8005e96:	d14d      	bne.n	8005f34 <_strtol_l.constprop.0+0xec>
 8005e98:	786c      	ldrb	r4, [r5, #1]
 8005e9a:	2310      	movs	r3, #16
 8005e9c:	3502      	adds	r5, #2
 8005e9e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8005ea2:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ea6:	f04f 0e00 	mov.w	lr, #0
 8005eaa:	fbb8 f9f3 	udiv	r9, r8, r3
 8005eae:	4676      	mov	r6, lr
 8005eb0:	fb03 8a19 	mls	sl, r3, r9, r8
 8005eb4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8005eb8:	f1bc 0f09 	cmp.w	ip, #9
 8005ebc:	d816      	bhi.n	8005eec <_strtol_l.constprop.0+0xa4>
 8005ebe:	4664      	mov	r4, ip
 8005ec0:	42a3      	cmp	r3, r4
 8005ec2:	dd24      	ble.n	8005f0e <_strtol_l.constprop.0+0xc6>
 8005ec4:	f1be 3fff 	cmp.w	lr, #4294967295
 8005ec8:	d008      	beq.n	8005edc <_strtol_l.constprop.0+0x94>
 8005eca:	45b1      	cmp	r9, r6
 8005ecc:	d31c      	bcc.n	8005f08 <_strtol_l.constprop.0+0xc0>
 8005ece:	d101      	bne.n	8005ed4 <_strtol_l.constprop.0+0x8c>
 8005ed0:	45a2      	cmp	sl, r4
 8005ed2:	db19      	blt.n	8005f08 <_strtol_l.constprop.0+0xc0>
 8005ed4:	fb06 4603 	mla	r6, r6, r3, r4
 8005ed8:	f04f 0e01 	mov.w	lr, #1
 8005edc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005ee0:	e7e8      	b.n	8005eb4 <_strtol_l.constprop.0+0x6c>
 8005ee2:	2c2b      	cmp	r4, #43	; 0x2b
 8005ee4:	bf04      	itt	eq
 8005ee6:	782c      	ldrbeq	r4, [r5, #0]
 8005ee8:	1cb5      	addeq	r5, r6, #2
 8005eea:	e7ca      	b.n	8005e82 <_strtol_l.constprop.0+0x3a>
 8005eec:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005ef0:	f1bc 0f19 	cmp.w	ip, #25
 8005ef4:	d801      	bhi.n	8005efa <_strtol_l.constprop.0+0xb2>
 8005ef6:	3c37      	subs	r4, #55	; 0x37
 8005ef8:	e7e2      	b.n	8005ec0 <_strtol_l.constprop.0+0x78>
 8005efa:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005efe:	f1bc 0f19 	cmp.w	ip, #25
 8005f02:	d804      	bhi.n	8005f0e <_strtol_l.constprop.0+0xc6>
 8005f04:	3c57      	subs	r4, #87	; 0x57
 8005f06:	e7db      	b.n	8005ec0 <_strtol_l.constprop.0+0x78>
 8005f08:	f04f 3eff 	mov.w	lr, #4294967295
 8005f0c:	e7e6      	b.n	8005edc <_strtol_l.constprop.0+0x94>
 8005f0e:	f1be 3fff 	cmp.w	lr, #4294967295
 8005f12:	d105      	bne.n	8005f20 <_strtol_l.constprop.0+0xd8>
 8005f14:	2322      	movs	r3, #34	; 0x22
 8005f16:	6003      	str	r3, [r0, #0]
 8005f18:	4646      	mov	r6, r8
 8005f1a:	b942      	cbnz	r2, 8005f2e <_strtol_l.constprop.0+0xe6>
 8005f1c:	4630      	mov	r0, r6
 8005f1e:	e79e      	b.n	8005e5e <_strtol_l.constprop.0+0x16>
 8005f20:	b107      	cbz	r7, 8005f24 <_strtol_l.constprop.0+0xdc>
 8005f22:	4276      	negs	r6, r6
 8005f24:	2a00      	cmp	r2, #0
 8005f26:	d0f9      	beq.n	8005f1c <_strtol_l.constprop.0+0xd4>
 8005f28:	f1be 0f00 	cmp.w	lr, #0
 8005f2c:	d000      	beq.n	8005f30 <_strtol_l.constprop.0+0xe8>
 8005f2e:	1e69      	subs	r1, r5, #1
 8005f30:	6011      	str	r1, [r2, #0]
 8005f32:	e7f3      	b.n	8005f1c <_strtol_l.constprop.0+0xd4>
 8005f34:	2430      	movs	r4, #48	; 0x30
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d1b1      	bne.n	8005e9e <_strtol_l.constprop.0+0x56>
 8005f3a:	2308      	movs	r3, #8
 8005f3c:	e7af      	b.n	8005e9e <_strtol_l.constprop.0+0x56>
 8005f3e:	2c30      	cmp	r4, #48	; 0x30
 8005f40:	d0a5      	beq.n	8005e8e <_strtol_l.constprop.0+0x46>
 8005f42:	230a      	movs	r3, #10
 8005f44:	e7ab      	b.n	8005e9e <_strtol_l.constprop.0+0x56>
 8005f46:	bf00      	nop
 8005f48:	08008af5 	.word	0x08008af5

08005f4c <strtol>:
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	460a      	mov	r2, r1
 8005f50:	4601      	mov	r1, r0
 8005f52:	4802      	ldr	r0, [pc, #8]	; (8005f5c <strtol+0x10>)
 8005f54:	6800      	ldr	r0, [r0, #0]
 8005f56:	f7ff bf77 	b.w	8005e48 <_strtol_l.constprop.0>
 8005f5a:	bf00      	nop
 8005f5c:	20000074 	.word	0x20000074

08005f60 <__cvt>:
 8005f60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f64:	ec55 4b10 	vmov	r4, r5, d0
 8005f68:	2d00      	cmp	r5, #0
 8005f6a:	460e      	mov	r6, r1
 8005f6c:	4619      	mov	r1, r3
 8005f6e:	462b      	mov	r3, r5
 8005f70:	bfbb      	ittet	lt
 8005f72:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005f76:	461d      	movlt	r5, r3
 8005f78:	2300      	movge	r3, #0
 8005f7a:	232d      	movlt	r3, #45	; 0x2d
 8005f7c:	700b      	strb	r3, [r1, #0]
 8005f7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f80:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005f84:	4691      	mov	r9, r2
 8005f86:	f023 0820 	bic.w	r8, r3, #32
 8005f8a:	bfbc      	itt	lt
 8005f8c:	4622      	movlt	r2, r4
 8005f8e:	4614      	movlt	r4, r2
 8005f90:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005f94:	d005      	beq.n	8005fa2 <__cvt+0x42>
 8005f96:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005f9a:	d100      	bne.n	8005f9e <__cvt+0x3e>
 8005f9c:	3601      	adds	r6, #1
 8005f9e:	2102      	movs	r1, #2
 8005fa0:	e000      	b.n	8005fa4 <__cvt+0x44>
 8005fa2:	2103      	movs	r1, #3
 8005fa4:	ab03      	add	r3, sp, #12
 8005fa6:	9301      	str	r3, [sp, #4]
 8005fa8:	ab02      	add	r3, sp, #8
 8005faa:	9300      	str	r3, [sp, #0]
 8005fac:	ec45 4b10 	vmov	d0, r4, r5
 8005fb0:	4653      	mov	r3, sl
 8005fb2:	4632      	mov	r2, r6
 8005fb4:	f000 ff38 	bl	8006e28 <_dtoa_r>
 8005fb8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005fbc:	4607      	mov	r7, r0
 8005fbe:	d102      	bne.n	8005fc6 <__cvt+0x66>
 8005fc0:	f019 0f01 	tst.w	r9, #1
 8005fc4:	d022      	beq.n	800600c <__cvt+0xac>
 8005fc6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005fca:	eb07 0906 	add.w	r9, r7, r6
 8005fce:	d110      	bne.n	8005ff2 <__cvt+0x92>
 8005fd0:	783b      	ldrb	r3, [r7, #0]
 8005fd2:	2b30      	cmp	r3, #48	; 0x30
 8005fd4:	d10a      	bne.n	8005fec <__cvt+0x8c>
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	2300      	movs	r3, #0
 8005fda:	4620      	mov	r0, r4
 8005fdc:	4629      	mov	r1, r5
 8005fde:	f7fa fda3 	bl	8000b28 <__aeabi_dcmpeq>
 8005fe2:	b918      	cbnz	r0, 8005fec <__cvt+0x8c>
 8005fe4:	f1c6 0601 	rsb	r6, r6, #1
 8005fe8:	f8ca 6000 	str.w	r6, [sl]
 8005fec:	f8da 3000 	ldr.w	r3, [sl]
 8005ff0:	4499      	add	r9, r3
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	2300      	movs	r3, #0
 8005ff6:	4620      	mov	r0, r4
 8005ff8:	4629      	mov	r1, r5
 8005ffa:	f7fa fd95 	bl	8000b28 <__aeabi_dcmpeq>
 8005ffe:	b108      	cbz	r0, 8006004 <__cvt+0xa4>
 8006000:	f8cd 900c 	str.w	r9, [sp, #12]
 8006004:	2230      	movs	r2, #48	; 0x30
 8006006:	9b03      	ldr	r3, [sp, #12]
 8006008:	454b      	cmp	r3, r9
 800600a:	d307      	bcc.n	800601c <__cvt+0xbc>
 800600c:	9b03      	ldr	r3, [sp, #12]
 800600e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006010:	1bdb      	subs	r3, r3, r7
 8006012:	4638      	mov	r0, r7
 8006014:	6013      	str	r3, [r2, #0]
 8006016:	b004      	add	sp, #16
 8006018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800601c:	1c59      	adds	r1, r3, #1
 800601e:	9103      	str	r1, [sp, #12]
 8006020:	701a      	strb	r2, [r3, #0]
 8006022:	e7f0      	b.n	8006006 <__cvt+0xa6>

08006024 <__exponent>:
 8006024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006026:	4603      	mov	r3, r0
 8006028:	2900      	cmp	r1, #0
 800602a:	bfb8      	it	lt
 800602c:	4249      	neglt	r1, r1
 800602e:	f803 2b02 	strb.w	r2, [r3], #2
 8006032:	bfb4      	ite	lt
 8006034:	222d      	movlt	r2, #45	; 0x2d
 8006036:	222b      	movge	r2, #43	; 0x2b
 8006038:	2909      	cmp	r1, #9
 800603a:	7042      	strb	r2, [r0, #1]
 800603c:	dd2a      	ble.n	8006094 <__exponent+0x70>
 800603e:	f10d 0207 	add.w	r2, sp, #7
 8006042:	4617      	mov	r7, r2
 8006044:	260a      	movs	r6, #10
 8006046:	4694      	mov	ip, r2
 8006048:	fb91 f5f6 	sdiv	r5, r1, r6
 800604c:	fb06 1415 	mls	r4, r6, r5, r1
 8006050:	3430      	adds	r4, #48	; 0x30
 8006052:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006056:	460c      	mov	r4, r1
 8006058:	2c63      	cmp	r4, #99	; 0x63
 800605a:	f102 32ff 	add.w	r2, r2, #4294967295
 800605e:	4629      	mov	r1, r5
 8006060:	dcf1      	bgt.n	8006046 <__exponent+0x22>
 8006062:	3130      	adds	r1, #48	; 0x30
 8006064:	f1ac 0402 	sub.w	r4, ip, #2
 8006068:	f802 1c01 	strb.w	r1, [r2, #-1]
 800606c:	1c41      	adds	r1, r0, #1
 800606e:	4622      	mov	r2, r4
 8006070:	42ba      	cmp	r2, r7
 8006072:	d30a      	bcc.n	800608a <__exponent+0x66>
 8006074:	f10d 0209 	add.w	r2, sp, #9
 8006078:	eba2 020c 	sub.w	r2, r2, ip
 800607c:	42bc      	cmp	r4, r7
 800607e:	bf88      	it	hi
 8006080:	2200      	movhi	r2, #0
 8006082:	4413      	add	r3, r2
 8006084:	1a18      	subs	r0, r3, r0
 8006086:	b003      	add	sp, #12
 8006088:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800608a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800608e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006092:	e7ed      	b.n	8006070 <__exponent+0x4c>
 8006094:	2330      	movs	r3, #48	; 0x30
 8006096:	3130      	adds	r1, #48	; 0x30
 8006098:	7083      	strb	r3, [r0, #2]
 800609a:	70c1      	strb	r1, [r0, #3]
 800609c:	1d03      	adds	r3, r0, #4
 800609e:	e7f1      	b.n	8006084 <__exponent+0x60>

080060a0 <_printf_float>:
 80060a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a4:	ed2d 8b02 	vpush	{d8}
 80060a8:	b08d      	sub	sp, #52	; 0x34
 80060aa:	460c      	mov	r4, r1
 80060ac:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80060b0:	4616      	mov	r6, r2
 80060b2:	461f      	mov	r7, r3
 80060b4:	4605      	mov	r5, r0
 80060b6:	f000 fdb7 	bl	8006c28 <_localeconv_r>
 80060ba:	f8d0 a000 	ldr.w	sl, [r0]
 80060be:	4650      	mov	r0, sl
 80060c0:	f7fa f906 	bl	80002d0 <strlen>
 80060c4:	2300      	movs	r3, #0
 80060c6:	930a      	str	r3, [sp, #40]	; 0x28
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	9305      	str	r3, [sp, #20]
 80060cc:	f8d8 3000 	ldr.w	r3, [r8]
 80060d0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80060d4:	3307      	adds	r3, #7
 80060d6:	f023 0307 	bic.w	r3, r3, #7
 80060da:	f103 0208 	add.w	r2, r3, #8
 80060de:	f8c8 2000 	str.w	r2, [r8]
 80060e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80060e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80060ea:	9307      	str	r3, [sp, #28]
 80060ec:	f8cd 8018 	str.w	r8, [sp, #24]
 80060f0:	ee08 0a10 	vmov	s16, r0
 80060f4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80060f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060fc:	4b9e      	ldr	r3, [pc, #632]	; (8006378 <_printf_float+0x2d8>)
 80060fe:	f04f 32ff 	mov.w	r2, #4294967295
 8006102:	f7fa fd43 	bl	8000b8c <__aeabi_dcmpun>
 8006106:	bb88      	cbnz	r0, 800616c <_printf_float+0xcc>
 8006108:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800610c:	4b9a      	ldr	r3, [pc, #616]	; (8006378 <_printf_float+0x2d8>)
 800610e:	f04f 32ff 	mov.w	r2, #4294967295
 8006112:	f7fa fd1d 	bl	8000b50 <__aeabi_dcmple>
 8006116:	bb48      	cbnz	r0, 800616c <_printf_float+0xcc>
 8006118:	2200      	movs	r2, #0
 800611a:	2300      	movs	r3, #0
 800611c:	4640      	mov	r0, r8
 800611e:	4649      	mov	r1, r9
 8006120:	f7fa fd0c 	bl	8000b3c <__aeabi_dcmplt>
 8006124:	b110      	cbz	r0, 800612c <_printf_float+0x8c>
 8006126:	232d      	movs	r3, #45	; 0x2d
 8006128:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800612c:	4a93      	ldr	r2, [pc, #588]	; (800637c <_printf_float+0x2dc>)
 800612e:	4b94      	ldr	r3, [pc, #592]	; (8006380 <_printf_float+0x2e0>)
 8006130:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006134:	bf94      	ite	ls
 8006136:	4690      	movls	r8, r2
 8006138:	4698      	movhi	r8, r3
 800613a:	2303      	movs	r3, #3
 800613c:	6123      	str	r3, [r4, #16]
 800613e:	9b05      	ldr	r3, [sp, #20]
 8006140:	f023 0304 	bic.w	r3, r3, #4
 8006144:	6023      	str	r3, [r4, #0]
 8006146:	f04f 0900 	mov.w	r9, #0
 800614a:	9700      	str	r7, [sp, #0]
 800614c:	4633      	mov	r3, r6
 800614e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006150:	4621      	mov	r1, r4
 8006152:	4628      	mov	r0, r5
 8006154:	f000 f9da 	bl	800650c <_printf_common>
 8006158:	3001      	adds	r0, #1
 800615a:	f040 8090 	bne.w	800627e <_printf_float+0x1de>
 800615e:	f04f 30ff 	mov.w	r0, #4294967295
 8006162:	b00d      	add	sp, #52	; 0x34
 8006164:	ecbd 8b02 	vpop	{d8}
 8006168:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800616c:	4642      	mov	r2, r8
 800616e:	464b      	mov	r3, r9
 8006170:	4640      	mov	r0, r8
 8006172:	4649      	mov	r1, r9
 8006174:	f7fa fd0a 	bl	8000b8c <__aeabi_dcmpun>
 8006178:	b140      	cbz	r0, 800618c <_printf_float+0xec>
 800617a:	464b      	mov	r3, r9
 800617c:	2b00      	cmp	r3, #0
 800617e:	bfbc      	itt	lt
 8006180:	232d      	movlt	r3, #45	; 0x2d
 8006182:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006186:	4a7f      	ldr	r2, [pc, #508]	; (8006384 <_printf_float+0x2e4>)
 8006188:	4b7f      	ldr	r3, [pc, #508]	; (8006388 <_printf_float+0x2e8>)
 800618a:	e7d1      	b.n	8006130 <_printf_float+0x90>
 800618c:	6863      	ldr	r3, [r4, #4]
 800618e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006192:	9206      	str	r2, [sp, #24]
 8006194:	1c5a      	adds	r2, r3, #1
 8006196:	d13f      	bne.n	8006218 <_printf_float+0x178>
 8006198:	2306      	movs	r3, #6
 800619a:	6063      	str	r3, [r4, #4]
 800619c:	9b05      	ldr	r3, [sp, #20]
 800619e:	6861      	ldr	r1, [r4, #4]
 80061a0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80061a4:	2300      	movs	r3, #0
 80061a6:	9303      	str	r3, [sp, #12]
 80061a8:	ab0a      	add	r3, sp, #40	; 0x28
 80061aa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80061ae:	ab09      	add	r3, sp, #36	; 0x24
 80061b0:	ec49 8b10 	vmov	d0, r8, r9
 80061b4:	9300      	str	r3, [sp, #0]
 80061b6:	6022      	str	r2, [r4, #0]
 80061b8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80061bc:	4628      	mov	r0, r5
 80061be:	f7ff fecf 	bl	8005f60 <__cvt>
 80061c2:	9b06      	ldr	r3, [sp, #24]
 80061c4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80061c6:	2b47      	cmp	r3, #71	; 0x47
 80061c8:	4680      	mov	r8, r0
 80061ca:	d108      	bne.n	80061de <_printf_float+0x13e>
 80061cc:	1cc8      	adds	r0, r1, #3
 80061ce:	db02      	blt.n	80061d6 <_printf_float+0x136>
 80061d0:	6863      	ldr	r3, [r4, #4]
 80061d2:	4299      	cmp	r1, r3
 80061d4:	dd41      	ble.n	800625a <_printf_float+0x1ba>
 80061d6:	f1ab 0302 	sub.w	r3, fp, #2
 80061da:	fa5f fb83 	uxtb.w	fp, r3
 80061de:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80061e2:	d820      	bhi.n	8006226 <_printf_float+0x186>
 80061e4:	3901      	subs	r1, #1
 80061e6:	465a      	mov	r2, fp
 80061e8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80061ec:	9109      	str	r1, [sp, #36]	; 0x24
 80061ee:	f7ff ff19 	bl	8006024 <__exponent>
 80061f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061f4:	1813      	adds	r3, r2, r0
 80061f6:	2a01      	cmp	r2, #1
 80061f8:	4681      	mov	r9, r0
 80061fa:	6123      	str	r3, [r4, #16]
 80061fc:	dc02      	bgt.n	8006204 <_printf_float+0x164>
 80061fe:	6822      	ldr	r2, [r4, #0]
 8006200:	07d2      	lsls	r2, r2, #31
 8006202:	d501      	bpl.n	8006208 <_printf_float+0x168>
 8006204:	3301      	adds	r3, #1
 8006206:	6123      	str	r3, [r4, #16]
 8006208:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800620c:	2b00      	cmp	r3, #0
 800620e:	d09c      	beq.n	800614a <_printf_float+0xaa>
 8006210:	232d      	movs	r3, #45	; 0x2d
 8006212:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006216:	e798      	b.n	800614a <_printf_float+0xaa>
 8006218:	9a06      	ldr	r2, [sp, #24]
 800621a:	2a47      	cmp	r2, #71	; 0x47
 800621c:	d1be      	bne.n	800619c <_printf_float+0xfc>
 800621e:	2b00      	cmp	r3, #0
 8006220:	d1bc      	bne.n	800619c <_printf_float+0xfc>
 8006222:	2301      	movs	r3, #1
 8006224:	e7b9      	b.n	800619a <_printf_float+0xfa>
 8006226:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800622a:	d118      	bne.n	800625e <_printf_float+0x1be>
 800622c:	2900      	cmp	r1, #0
 800622e:	6863      	ldr	r3, [r4, #4]
 8006230:	dd0b      	ble.n	800624a <_printf_float+0x1aa>
 8006232:	6121      	str	r1, [r4, #16]
 8006234:	b913      	cbnz	r3, 800623c <_printf_float+0x19c>
 8006236:	6822      	ldr	r2, [r4, #0]
 8006238:	07d0      	lsls	r0, r2, #31
 800623a:	d502      	bpl.n	8006242 <_printf_float+0x1a2>
 800623c:	3301      	adds	r3, #1
 800623e:	440b      	add	r3, r1
 8006240:	6123      	str	r3, [r4, #16]
 8006242:	65a1      	str	r1, [r4, #88]	; 0x58
 8006244:	f04f 0900 	mov.w	r9, #0
 8006248:	e7de      	b.n	8006208 <_printf_float+0x168>
 800624a:	b913      	cbnz	r3, 8006252 <_printf_float+0x1b2>
 800624c:	6822      	ldr	r2, [r4, #0]
 800624e:	07d2      	lsls	r2, r2, #31
 8006250:	d501      	bpl.n	8006256 <_printf_float+0x1b6>
 8006252:	3302      	adds	r3, #2
 8006254:	e7f4      	b.n	8006240 <_printf_float+0x1a0>
 8006256:	2301      	movs	r3, #1
 8006258:	e7f2      	b.n	8006240 <_printf_float+0x1a0>
 800625a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800625e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006260:	4299      	cmp	r1, r3
 8006262:	db05      	blt.n	8006270 <_printf_float+0x1d0>
 8006264:	6823      	ldr	r3, [r4, #0]
 8006266:	6121      	str	r1, [r4, #16]
 8006268:	07d8      	lsls	r0, r3, #31
 800626a:	d5ea      	bpl.n	8006242 <_printf_float+0x1a2>
 800626c:	1c4b      	adds	r3, r1, #1
 800626e:	e7e7      	b.n	8006240 <_printf_float+0x1a0>
 8006270:	2900      	cmp	r1, #0
 8006272:	bfd4      	ite	le
 8006274:	f1c1 0202 	rsble	r2, r1, #2
 8006278:	2201      	movgt	r2, #1
 800627a:	4413      	add	r3, r2
 800627c:	e7e0      	b.n	8006240 <_printf_float+0x1a0>
 800627e:	6823      	ldr	r3, [r4, #0]
 8006280:	055a      	lsls	r2, r3, #21
 8006282:	d407      	bmi.n	8006294 <_printf_float+0x1f4>
 8006284:	6923      	ldr	r3, [r4, #16]
 8006286:	4642      	mov	r2, r8
 8006288:	4631      	mov	r1, r6
 800628a:	4628      	mov	r0, r5
 800628c:	47b8      	blx	r7
 800628e:	3001      	adds	r0, #1
 8006290:	d12c      	bne.n	80062ec <_printf_float+0x24c>
 8006292:	e764      	b.n	800615e <_printf_float+0xbe>
 8006294:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006298:	f240 80e0 	bls.w	800645c <_printf_float+0x3bc>
 800629c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80062a0:	2200      	movs	r2, #0
 80062a2:	2300      	movs	r3, #0
 80062a4:	f7fa fc40 	bl	8000b28 <__aeabi_dcmpeq>
 80062a8:	2800      	cmp	r0, #0
 80062aa:	d034      	beq.n	8006316 <_printf_float+0x276>
 80062ac:	4a37      	ldr	r2, [pc, #220]	; (800638c <_printf_float+0x2ec>)
 80062ae:	2301      	movs	r3, #1
 80062b0:	4631      	mov	r1, r6
 80062b2:	4628      	mov	r0, r5
 80062b4:	47b8      	blx	r7
 80062b6:	3001      	adds	r0, #1
 80062b8:	f43f af51 	beq.w	800615e <_printf_float+0xbe>
 80062bc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80062c0:	429a      	cmp	r2, r3
 80062c2:	db02      	blt.n	80062ca <_printf_float+0x22a>
 80062c4:	6823      	ldr	r3, [r4, #0]
 80062c6:	07d8      	lsls	r0, r3, #31
 80062c8:	d510      	bpl.n	80062ec <_printf_float+0x24c>
 80062ca:	ee18 3a10 	vmov	r3, s16
 80062ce:	4652      	mov	r2, sl
 80062d0:	4631      	mov	r1, r6
 80062d2:	4628      	mov	r0, r5
 80062d4:	47b8      	blx	r7
 80062d6:	3001      	adds	r0, #1
 80062d8:	f43f af41 	beq.w	800615e <_printf_float+0xbe>
 80062dc:	f04f 0800 	mov.w	r8, #0
 80062e0:	f104 091a 	add.w	r9, r4, #26
 80062e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80062e6:	3b01      	subs	r3, #1
 80062e8:	4543      	cmp	r3, r8
 80062ea:	dc09      	bgt.n	8006300 <_printf_float+0x260>
 80062ec:	6823      	ldr	r3, [r4, #0]
 80062ee:	079b      	lsls	r3, r3, #30
 80062f0:	f100 8107 	bmi.w	8006502 <_printf_float+0x462>
 80062f4:	68e0      	ldr	r0, [r4, #12]
 80062f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062f8:	4298      	cmp	r0, r3
 80062fa:	bfb8      	it	lt
 80062fc:	4618      	movlt	r0, r3
 80062fe:	e730      	b.n	8006162 <_printf_float+0xc2>
 8006300:	2301      	movs	r3, #1
 8006302:	464a      	mov	r2, r9
 8006304:	4631      	mov	r1, r6
 8006306:	4628      	mov	r0, r5
 8006308:	47b8      	blx	r7
 800630a:	3001      	adds	r0, #1
 800630c:	f43f af27 	beq.w	800615e <_printf_float+0xbe>
 8006310:	f108 0801 	add.w	r8, r8, #1
 8006314:	e7e6      	b.n	80062e4 <_printf_float+0x244>
 8006316:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006318:	2b00      	cmp	r3, #0
 800631a:	dc39      	bgt.n	8006390 <_printf_float+0x2f0>
 800631c:	4a1b      	ldr	r2, [pc, #108]	; (800638c <_printf_float+0x2ec>)
 800631e:	2301      	movs	r3, #1
 8006320:	4631      	mov	r1, r6
 8006322:	4628      	mov	r0, r5
 8006324:	47b8      	blx	r7
 8006326:	3001      	adds	r0, #1
 8006328:	f43f af19 	beq.w	800615e <_printf_float+0xbe>
 800632c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006330:	4313      	orrs	r3, r2
 8006332:	d102      	bne.n	800633a <_printf_float+0x29a>
 8006334:	6823      	ldr	r3, [r4, #0]
 8006336:	07d9      	lsls	r1, r3, #31
 8006338:	d5d8      	bpl.n	80062ec <_printf_float+0x24c>
 800633a:	ee18 3a10 	vmov	r3, s16
 800633e:	4652      	mov	r2, sl
 8006340:	4631      	mov	r1, r6
 8006342:	4628      	mov	r0, r5
 8006344:	47b8      	blx	r7
 8006346:	3001      	adds	r0, #1
 8006348:	f43f af09 	beq.w	800615e <_printf_float+0xbe>
 800634c:	f04f 0900 	mov.w	r9, #0
 8006350:	f104 0a1a 	add.w	sl, r4, #26
 8006354:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006356:	425b      	negs	r3, r3
 8006358:	454b      	cmp	r3, r9
 800635a:	dc01      	bgt.n	8006360 <_printf_float+0x2c0>
 800635c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800635e:	e792      	b.n	8006286 <_printf_float+0x1e6>
 8006360:	2301      	movs	r3, #1
 8006362:	4652      	mov	r2, sl
 8006364:	4631      	mov	r1, r6
 8006366:	4628      	mov	r0, r5
 8006368:	47b8      	blx	r7
 800636a:	3001      	adds	r0, #1
 800636c:	f43f aef7 	beq.w	800615e <_printf_float+0xbe>
 8006370:	f109 0901 	add.w	r9, r9, #1
 8006374:	e7ee      	b.n	8006354 <_printf_float+0x2b4>
 8006376:	bf00      	nop
 8006378:	7fefffff 	.word	0x7fefffff
 800637c:	08008bf5 	.word	0x08008bf5
 8006380:	08008bf9 	.word	0x08008bf9
 8006384:	08008bfd 	.word	0x08008bfd
 8006388:	08008c01 	.word	0x08008c01
 800638c:	08008c05 	.word	0x08008c05
 8006390:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006392:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006394:	429a      	cmp	r2, r3
 8006396:	bfa8      	it	ge
 8006398:	461a      	movge	r2, r3
 800639a:	2a00      	cmp	r2, #0
 800639c:	4691      	mov	r9, r2
 800639e:	dc37      	bgt.n	8006410 <_printf_float+0x370>
 80063a0:	f04f 0b00 	mov.w	fp, #0
 80063a4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063a8:	f104 021a 	add.w	r2, r4, #26
 80063ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80063ae:	9305      	str	r3, [sp, #20]
 80063b0:	eba3 0309 	sub.w	r3, r3, r9
 80063b4:	455b      	cmp	r3, fp
 80063b6:	dc33      	bgt.n	8006420 <_printf_float+0x380>
 80063b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063bc:	429a      	cmp	r2, r3
 80063be:	db3b      	blt.n	8006438 <_printf_float+0x398>
 80063c0:	6823      	ldr	r3, [r4, #0]
 80063c2:	07da      	lsls	r2, r3, #31
 80063c4:	d438      	bmi.n	8006438 <_printf_float+0x398>
 80063c6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80063ca:	eba2 0903 	sub.w	r9, r2, r3
 80063ce:	9b05      	ldr	r3, [sp, #20]
 80063d0:	1ad2      	subs	r2, r2, r3
 80063d2:	4591      	cmp	r9, r2
 80063d4:	bfa8      	it	ge
 80063d6:	4691      	movge	r9, r2
 80063d8:	f1b9 0f00 	cmp.w	r9, #0
 80063dc:	dc35      	bgt.n	800644a <_printf_float+0x3aa>
 80063de:	f04f 0800 	mov.w	r8, #0
 80063e2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80063e6:	f104 0a1a 	add.w	sl, r4, #26
 80063ea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80063ee:	1a9b      	subs	r3, r3, r2
 80063f0:	eba3 0309 	sub.w	r3, r3, r9
 80063f4:	4543      	cmp	r3, r8
 80063f6:	f77f af79 	ble.w	80062ec <_printf_float+0x24c>
 80063fa:	2301      	movs	r3, #1
 80063fc:	4652      	mov	r2, sl
 80063fe:	4631      	mov	r1, r6
 8006400:	4628      	mov	r0, r5
 8006402:	47b8      	blx	r7
 8006404:	3001      	adds	r0, #1
 8006406:	f43f aeaa 	beq.w	800615e <_printf_float+0xbe>
 800640a:	f108 0801 	add.w	r8, r8, #1
 800640e:	e7ec      	b.n	80063ea <_printf_float+0x34a>
 8006410:	4613      	mov	r3, r2
 8006412:	4631      	mov	r1, r6
 8006414:	4642      	mov	r2, r8
 8006416:	4628      	mov	r0, r5
 8006418:	47b8      	blx	r7
 800641a:	3001      	adds	r0, #1
 800641c:	d1c0      	bne.n	80063a0 <_printf_float+0x300>
 800641e:	e69e      	b.n	800615e <_printf_float+0xbe>
 8006420:	2301      	movs	r3, #1
 8006422:	4631      	mov	r1, r6
 8006424:	4628      	mov	r0, r5
 8006426:	9205      	str	r2, [sp, #20]
 8006428:	47b8      	blx	r7
 800642a:	3001      	adds	r0, #1
 800642c:	f43f ae97 	beq.w	800615e <_printf_float+0xbe>
 8006430:	9a05      	ldr	r2, [sp, #20]
 8006432:	f10b 0b01 	add.w	fp, fp, #1
 8006436:	e7b9      	b.n	80063ac <_printf_float+0x30c>
 8006438:	ee18 3a10 	vmov	r3, s16
 800643c:	4652      	mov	r2, sl
 800643e:	4631      	mov	r1, r6
 8006440:	4628      	mov	r0, r5
 8006442:	47b8      	blx	r7
 8006444:	3001      	adds	r0, #1
 8006446:	d1be      	bne.n	80063c6 <_printf_float+0x326>
 8006448:	e689      	b.n	800615e <_printf_float+0xbe>
 800644a:	9a05      	ldr	r2, [sp, #20]
 800644c:	464b      	mov	r3, r9
 800644e:	4442      	add	r2, r8
 8006450:	4631      	mov	r1, r6
 8006452:	4628      	mov	r0, r5
 8006454:	47b8      	blx	r7
 8006456:	3001      	adds	r0, #1
 8006458:	d1c1      	bne.n	80063de <_printf_float+0x33e>
 800645a:	e680      	b.n	800615e <_printf_float+0xbe>
 800645c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800645e:	2a01      	cmp	r2, #1
 8006460:	dc01      	bgt.n	8006466 <_printf_float+0x3c6>
 8006462:	07db      	lsls	r3, r3, #31
 8006464:	d53a      	bpl.n	80064dc <_printf_float+0x43c>
 8006466:	2301      	movs	r3, #1
 8006468:	4642      	mov	r2, r8
 800646a:	4631      	mov	r1, r6
 800646c:	4628      	mov	r0, r5
 800646e:	47b8      	blx	r7
 8006470:	3001      	adds	r0, #1
 8006472:	f43f ae74 	beq.w	800615e <_printf_float+0xbe>
 8006476:	ee18 3a10 	vmov	r3, s16
 800647a:	4652      	mov	r2, sl
 800647c:	4631      	mov	r1, r6
 800647e:	4628      	mov	r0, r5
 8006480:	47b8      	blx	r7
 8006482:	3001      	adds	r0, #1
 8006484:	f43f ae6b 	beq.w	800615e <_printf_float+0xbe>
 8006488:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800648c:	2200      	movs	r2, #0
 800648e:	2300      	movs	r3, #0
 8006490:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006494:	f7fa fb48 	bl	8000b28 <__aeabi_dcmpeq>
 8006498:	b9d8      	cbnz	r0, 80064d2 <_printf_float+0x432>
 800649a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800649e:	f108 0201 	add.w	r2, r8, #1
 80064a2:	4631      	mov	r1, r6
 80064a4:	4628      	mov	r0, r5
 80064a6:	47b8      	blx	r7
 80064a8:	3001      	adds	r0, #1
 80064aa:	d10e      	bne.n	80064ca <_printf_float+0x42a>
 80064ac:	e657      	b.n	800615e <_printf_float+0xbe>
 80064ae:	2301      	movs	r3, #1
 80064b0:	4652      	mov	r2, sl
 80064b2:	4631      	mov	r1, r6
 80064b4:	4628      	mov	r0, r5
 80064b6:	47b8      	blx	r7
 80064b8:	3001      	adds	r0, #1
 80064ba:	f43f ae50 	beq.w	800615e <_printf_float+0xbe>
 80064be:	f108 0801 	add.w	r8, r8, #1
 80064c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064c4:	3b01      	subs	r3, #1
 80064c6:	4543      	cmp	r3, r8
 80064c8:	dcf1      	bgt.n	80064ae <_printf_float+0x40e>
 80064ca:	464b      	mov	r3, r9
 80064cc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80064d0:	e6da      	b.n	8006288 <_printf_float+0x1e8>
 80064d2:	f04f 0800 	mov.w	r8, #0
 80064d6:	f104 0a1a 	add.w	sl, r4, #26
 80064da:	e7f2      	b.n	80064c2 <_printf_float+0x422>
 80064dc:	2301      	movs	r3, #1
 80064de:	4642      	mov	r2, r8
 80064e0:	e7df      	b.n	80064a2 <_printf_float+0x402>
 80064e2:	2301      	movs	r3, #1
 80064e4:	464a      	mov	r2, r9
 80064e6:	4631      	mov	r1, r6
 80064e8:	4628      	mov	r0, r5
 80064ea:	47b8      	blx	r7
 80064ec:	3001      	adds	r0, #1
 80064ee:	f43f ae36 	beq.w	800615e <_printf_float+0xbe>
 80064f2:	f108 0801 	add.w	r8, r8, #1
 80064f6:	68e3      	ldr	r3, [r4, #12]
 80064f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80064fa:	1a5b      	subs	r3, r3, r1
 80064fc:	4543      	cmp	r3, r8
 80064fe:	dcf0      	bgt.n	80064e2 <_printf_float+0x442>
 8006500:	e6f8      	b.n	80062f4 <_printf_float+0x254>
 8006502:	f04f 0800 	mov.w	r8, #0
 8006506:	f104 0919 	add.w	r9, r4, #25
 800650a:	e7f4      	b.n	80064f6 <_printf_float+0x456>

0800650c <_printf_common>:
 800650c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006510:	4616      	mov	r6, r2
 8006512:	4699      	mov	r9, r3
 8006514:	688a      	ldr	r2, [r1, #8]
 8006516:	690b      	ldr	r3, [r1, #16]
 8006518:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800651c:	4293      	cmp	r3, r2
 800651e:	bfb8      	it	lt
 8006520:	4613      	movlt	r3, r2
 8006522:	6033      	str	r3, [r6, #0]
 8006524:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006528:	4607      	mov	r7, r0
 800652a:	460c      	mov	r4, r1
 800652c:	b10a      	cbz	r2, 8006532 <_printf_common+0x26>
 800652e:	3301      	adds	r3, #1
 8006530:	6033      	str	r3, [r6, #0]
 8006532:	6823      	ldr	r3, [r4, #0]
 8006534:	0699      	lsls	r1, r3, #26
 8006536:	bf42      	ittt	mi
 8006538:	6833      	ldrmi	r3, [r6, #0]
 800653a:	3302      	addmi	r3, #2
 800653c:	6033      	strmi	r3, [r6, #0]
 800653e:	6825      	ldr	r5, [r4, #0]
 8006540:	f015 0506 	ands.w	r5, r5, #6
 8006544:	d106      	bne.n	8006554 <_printf_common+0x48>
 8006546:	f104 0a19 	add.w	sl, r4, #25
 800654a:	68e3      	ldr	r3, [r4, #12]
 800654c:	6832      	ldr	r2, [r6, #0]
 800654e:	1a9b      	subs	r3, r3, r2
 8006550:	42ab      	cmp	r3, r5
 8006552:	dc26      	bgt.n	80065a2 <_printf_common+0x96>
 8006554:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006558:	1e13      	subs	r3, r2, #0
 800655a:	6822      	ldr	r2, [r4, #0]
 800655c:	bf18      	it	ne
 800655e:	2301      	movne	r3, #1
 8006560:	0692      	lsls	r2, r2, #26
 8006562:	d42b      	bmi.n	80065bc <_printf_common+0xb0>
 8006564:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006568:	4649      	mov	r1, r9
 800656a:	4638      	mov	r0, r7
 800656c:	47c0      	blx	r8
 800656e:	3001      	adds	r0, #1
 8006570:	d01e      	beq.n	80065b0 <_printf_common+0xa4>
 8006572:	6823      	ldr	r3, [r4, #0]
 8006574:	6922      	ldr	r2, [r4, #16]
 8006576:	f003 0306 	and.w	r3, r3, #6
 800657a:	2b04      	cmp	r3, #4
 800657c:	bf02      	ittt	eq
 800657e:	68e5      	ldreq	r5, [r4, #12]
 8006580:	6833      	ldreq	r3, [r6, #0]
 8006582:	1aed      	subeq	r5, r5, r3
 8006584:	68a3      	ldr	r3, [r4, #8]
 8006586:	bf0c      	ite	eq
 8006588:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800658c:	2500      	movne	r5, #0
 800658e:	4293      	cmp	r3, r2
 8006590:	bfc4      	itt	gt
 8006592:	1a9b      	subgt	r3, r3, r2
 8006594:	18ed      	addgt	r5, r5, r3
 8006596:	2600      	movs	r6, #0
 8006598:	341a      	adds	r4, #26
 800659a:	42b5      	cmp	r5, r6
 800659c:	d11a      	bne.n	80065d4 <_printf_common+0xc8>
 800659e:	2000      	movs	r0, #0
 80065a0:	e008      	b.n	80065b4 <_printf_common+0xa8>
 80065a2:	2301      	movs	r3, #1
 80065a4:	4652      	mov	r2, sl
 80065a6:	4649      	mov	r1, r9
 80065a8:	4638      	mov	r0, r7
 80065aa:	47c0      	blx	r8
 80065ac:	3001      	adds	r0, #1
 80065ae:	d103      	bne.n	80065b8 <_printf_common+0xac>
 80065b0:	f04f 30ff 	mov.w	r0, #4294967295
 80065b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065b8:	3501      	adds	r5, #1
 80065ba:	e7c6      	b.n	800654a <_printf_common+0x3e>
 80065bc:	18e1      	adds	r1, r4, r3
 80065be:	1c5a      	adds	r2, r3, #1
 80065c0:	2030      	movs	r0, #48	; 0x30
 80065c2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80065c6:	4422      	add	r2, r4
 80065c8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80065cc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80065d0:	3302      	adds	r3, #2
 80065d2:	e7c7      	b.n	8006564 <_printf_common+0x58>
 80065d4:	2301      	movs	r3, #1
 80065d6:	4622      	mov	r2, r4
 80065d8:	4649      	mov	r1, r9
 80065da:	4638      	mov	r0, r7
 80065dc:	47c0      	blx	r8
 80065de:	3001      	adds	r0, #1
 80065e0:	d0e6      	beq.n	80065b0 <_printf_common+0xa4>
 80065e2:	3601      	adds	r6, #1
 80065e4:	e7d9      	b.n	800659a <_printf_common+0x8e>
	...

080065e8 <_printf_i>:
 80065e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80065ec:	7e0f      	ldrb	r7, [r1, #24]
 80065ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80065f0:	2f78      	cmp	r7, #120	; 0x78
 80065f2:	4691      	mov	r9, r2
 80065f4:	4680      	mov	r8, r0
 80065f6:	460c      	mov	r4, r1
 80065f8:	469a      	mov	sl, r3
 80065fa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80065fe:	d807      	bhi.n	8006610 <_printf_i+0x28>
 8006600:	2f62      	cmp	r7, #98	; 0x62
 8006602:	d80a      	bhi.n	800661a <_printf_i+0x32>
 8006604:	2f00      	cmp	r7, #0
 8006606:	f000 80d4 	beq.w	80067b2 <_printf_i+0x1ca>
 800660a:	2f58      	cmp	r7, #88	; 0x58
 800660c:	f000 80c0 	beq.w	8006790 <_printf_i+0x1a8>
 8006610:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006614:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006618:	e03a      	b.n	8006690 <_printf_i+0xa8>
 800661a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800661e:	2b15      	cmp	r3, #21
 8006620:	d8f6      	bhi.n	8006610 <_printf_i+0x28>
 8006622:	a101      	add	r1, pc, #4	; (adr r1, 8006628 <_printf_i+0x40>)
 8006624:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006628:	08006681 	.word	0x08006681
 800662c:	08006695 	.word	0x08006695
 8006630:	08006611 	.word	0x08006611
 8006634:	08006611 	.word	0x08006611
 8006638:	08006611 	.word	0x08006611
 800663c:	08006611 	.word	0x08006611
 8006640:	08006695 	.word	0x08006695
 8006644:	08006611 	.word	0x08006611
 8006648:	08006611 	.word	0x08006611
 800664c:	08006611 	.word	0x08006611
 8006650:	08006611 	.word	0x08006611
 8006654:	08006799 	.word	0x08006799
 8006658:	080066c1 	.word	0x080066c1
 800665c:	08006753 	.word	0x08006753
 8006660:	08006611 	.word	0x08006611
 8006664:	08006611 	.word	0x08006611
 8006668:	080067bb 	.word	0x080067bb
 800666c:	08006611 	.word	0x08006611
 8006670:	080066c1 	.word	0x080066c1
 8006674:	08006611 	.word	0x08006611
 8006678:	08006611 	.word	0x08006611
 800667c:	0800675b 	.word	0x0800675b
 8006680:	682b      	ldr	r3, [r5, #0]
 8006682:	1d1a      	adds	r2, r3, #4
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	602a      	str	r2, [r5, #0]
 8006688:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800668c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006690:	2301      	movs	r3, #1
 8006692:	e09f      	b.n	80067d4 <_printf_i+0x1ec>
 8006694:	6820      	ldr	r0, [r4, #0]
 8006696:	682b      	ldr	r3, [r5, #0]
 8006698:	0607      	lsls	r7, r0, #24
 800669a:	f103 0104 	add.w	r1, r3, #4
 800669e:	6029      	str	r1, [r5, #0]
 80066a0:	d501      	bpl.n	80066a6 <_printf_i+0xbe>
 80066a2:	681e      	ldr	r6, [r3, #0]
 80066a4:	e003      	b.n	80066ae <_printf_i+0xc6>
 80066a6:	0646      	lsls	r6, r0, #25
 80066a8:	d5fb      	bpl.n	80066a2 <_printf_i+0xba>
 80066aa:	f9b3 6000 	ldrsh.w	r6, [r3]
 80066ae:	2e00      	cmp	r6, #0
 80066b0:	da03      	bge.n	80066ba <_printf_i+0xd2>
 80066b2:	232d      	movs	r3, #45	; 0x2d
 80066b4:	4276      	negs	r6, r6
 80066b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066ba:	485a      	ldr	r0, [pc, #360]	; (8006824 <_printf_i+0x23c>)
 80066bc:	230a      	movs	r3, #10
 80066be:	e012      	b.n	80066e6 <_printf_i+0xfe>
 80066c0:	682b      	ldr	r3, [r5, #0]
 80066c2:	6820      	ldr	r0, [r4, #0]
 80066c4:	1d19      	adds	r1, r3, #4
 80066c6:	6029      	str	r1, [r5, #0]
 80066c8:	0605      	lsls	r5, r0, #24
 80066ca:	d501      	bpl.n	80066d0 <_printf_i+0xe8>
 80066cc:	681e      	ldr	r6, [r3, #0]
 80066ce:	e002      	b.n	80066d6 <_printf_i+0xee>
 80066d0:	0641      	lsls	r1, r0, #25
 80066d2:	d5fb      	bpl.n	80066cc <_printf_i+0xe4>
 80066d4:	881e      	ldrh	r6, [r3, #0]
 80066d6:	4853      	ldr	r0, [pc, #332]	; (8006824 <_printf_i+0x23c>)
 80066d8:	2f6f      	cmp	r7, #111	; 0x6f
 80066da:	bf0c      	ite	eq
 80066dc:	2308      	moveq	r3, #8
 80066de:	230a      	movne	r3, #10
 80066e0:	2100      	movs	r1, #0
 80066e2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80066e6:	6865      	ldr	r5, [r4, #4]
 80066e8:	60a5      	str	r5, [r4, #8]
 80066ea:	2d00      	cmp	r5, #0
 80066ec:	bfa2      	ittt	ge
 80066ee:	6821      	ldrge	r1, [r4, #0]
 80066f0:	f021 0104 	bicge.w	r1, r1, #4
 80066f4:	6021      	strge	r1, [r4, #0]
 80066f6:	b90e      	cbnz	r6, 80066fc <_printf_i+0x114>
 80066f8:	2d00      	cmp	r5, #0
 80066fa:	d04b      	beq.n	8006794 <_printf_i+0x1ac>
 80066fc:	4615      	mov	r5, r2
 80066fe:	fbb6 f1f3 	udiv	r1, r6, r3
 8006702:	fb03 6711 	mls	r7, r3, r1, r6
 8006706:	5dc7      	ldrb	r7, [r0, r7]
 8006708:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800670c:	4637      	mov	r7, r6
 800670e:	42bb      	cmp	r3, r7
 8006710:	460e      	mov	r6, r1
 8006712:	d9f4      	bls.n	80066fe <_printf_i+0x116>
 8006714:	2b08      	cmp	r3, #8
 8006716:	d10b      	bne.n	8006730 <_printf_i+0x148>
 8006718:	6823      	ldr	r3, [r4, #0]
 800671a:	07de      	lsls	r6, r3, #31
 800671c:	d508      	bpl.n	8006730 <_printf_i+0x148>
 800671e:	6923      	ldr	r3, [r4, #16]
 8006720:	6861      	ldr	r1, [r4, #4]
 8006722:	4299      	cmp	r1, r3
 8006724:	bfde      	ittt	le
 8006726:	2330      	movle	r3, #48	; 0x30
 8006728:	f805 3c01 	strble.w	r3, [r5, #-1]
 800672c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006730:	1b52      	subs	r2, r2, r5
 8006732:	6122      	str	r2, [r4, #16]
 8006734:	f8cd a000 	str.w	sl, [sp]
 8006738:	464b      	mov	r3, r9
 800673a:	aa03      	add	r2, sp, #12
 800673c:	4621      	mov	r1, r4
 800673e:	4640      	mov	r0, r8
 8006740:	f7ff fee4 	bl	800650c <_printf_common>
 8006744:	3001      	adds	r0, #1
 8006746:	d14a      	bne.n	80067de <_printf_i+0x1f6>
 8006748:	f04f 30ff 	mov.w	r0, #4294967295
 800674c:	b004      	add	sp, #16
 800674e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	f043 0320 	orr.w	r3, r3, #32
 8006758:	6023      	str	r3, [r4, #0]
 800675a:	4833      	ldr	r0, [pc, #204]	; (8006828 <_printf_i+0x240>)
 800675c:	2778      	movs	r7, #120	; 0x78
 800675e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006762:	6823      	ldr	r3, [r4, #0]
 8006764:	6829      	ldr	r1, [r5, #0]
 8006766:	061f      	lsls	r7, r3, #24
 8006768:	f851 6b04 	ldr.w	r6, [r1], #4
 800676c:	d402      	bmi.n	8006774 <_printf_i+0x18c>
 800676e:	065f      	lsls	r7, r3, #25
 8006770:	bf48      	it	mi
 8006772:	b2b6      	uxthmi	r6, r6
 8006774:	07df      	lsls	r7, r3, #31
 8006776:	bf48      	it	mi
 8006778:	f043 0320 	orrmi.w	r3, r3, #32
 800677c:	6029      	str	r1, [r5, #0]
 800677e:	bf48      	it	mi
 8006780:	6023      	strmi	r3, [r4, #0]
 8006782:	b91e      	cbnz	r6, 800678c <_printf_i+0x1a4>
 8006784:	6823      	ldr	r3, [r4, #0]
 8006786:	f023 0320 	bic.w	r3, r3, #32
 800678a:	6023      	str	r3, [r4, #0]
 800678c:	2310      	movs	r3, #16
 800678e:	e7a7      	b.n	80066e0 <_printf_i+0xf8>
 8006790:	4824      	ldr	r0, [pc, #144]	; (8006824 <_printf_i+0x23c>)
 8006792:	e7e4      	b.n	800675e <_printf_i+0x176>
 8006794:	4615      	mov	r5, r2
 8006796:	e7bd      	b.n	8006714 <_printf_i+0x12c>
 8006798:	682b      	ldr	r3, [r5, #0]
 800679a:	6826      	ldr	r6, [r4, #0]
 800679c:	6961      	ldr	r1, [r4, #20]
 800679e:	1d18      	adds	r0, r3, #4
 80067a0:	6028      	str	r0, [r5, #0]
 80067a2:	0635      	lsls	r5, r6, #24
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	d501      	bpl.n	80067ac <_printf_i+0x1c4>
 80067a8:	6019      	str	r1, [r3, #0]
 80067aa:	e002      	b.n	80067b2 <_printf_i+0x1ca>
 80067ac:	0670      	lsls	r0, r6, #25
 80067ae:	d5fb      	bpl.n	80067a8 <_printf_i+0x1c0>
 80067b0:	8019      	strh	r1, [r3, #0]
 80067b2:	2300      	movs	r3, #0
 80067b4:	6123      	str	r3, [r4, #16]
 80067b6:	4615      	mov	r5, r2
 80067b8:	e7bc      	b.n	8006734 <_printf_i+0x14c>
 80067ba:	682b      	ldr	r3, [r5, #0]
 80067bc:	1d1a      	adds	r2, r3, #4
 80067be:	602a      	str	r2, [r5, #0]
 80067c0:	681d      	ldr	r5, [r3, #0]
 80067c2:	6862      	ldr	r2, [r4, #4]
 80067c4:	2100      	movs	r1, #0
 80067c6:	4628      	mov	r0, r5
 80067c8:	f7f9 fd32 	bl	8000230 <memchr>
 80067cc:	b108      	cbz	r0, 80067d2 <_printf_i+0x1ea>
 80067ce:	1b40      	subs	r0, r0, r5
 80067d0:	6060      	str	r0, [r4, #4]
 80067d2:	6863      	ldr	r3, [r4, #4]
 80067d4:	6123      	str	r3, [r4, #16]
 80067d6:	2300      	movs	r3, #0
 80067d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067dc:	e7aa      	b.n	8006734 <_printf_i+0x14c>
 80067de:	6923      	ldr	r3, [r4, #16]
 80067e0:	462a      	mov	r2, r5
 80067e2:	4649      	mov	r1, r9
 80067e4:	4640      	mov	r0, r8
 80067e6:	47d0      	blx	sl
 80067e8:	3001      	adds	r0, #1
 80067ea:	d0ad      	beq.n	8006748 <_printf_i+0x160>
 80067ec:	6823      	ldr	r3, [r4, #0]
 80067ee:	079b      	lsls	r3, r3, #30
 80067f0:	d413      	bmi.n	800681a <_printf_i+0x232>
 80067f2:	68e0      	ldr	r0, [r4, #12]
 80067f4:	9b03      	ldr	r3, [sp, #12]
 80067f6:	4298      	cmp	r0, r3
 80067f8:	bfb8      	it	lt
 80067fa:	4618      	movlt	r0, r3
 80067fc:	e7a6      	b.n	800674c <_printf_i+0x164>
 80067fe:	2301      	movs	r3, #1
 8006800:	4632      	mov	r2, r6
 8006802:	4649      	mov	r1, r9
 8006804:	4640      	mov	r0, r8
 8006806:	47d0      	blx	sl
 8006808:	3001      	adds	r0, #1
 800680a:	d09d      	beq.n	8006748 <_printf_i+0x160>
 800680c:	3501      	adds	r5, #1
 800680e:	68e3      	ldr	r3, [r4, #12]
 8006810:	9903      	ldr	r1, [sp, #12]
 8006812:	1a5b      	subs	r3, r3, r1
 8006814:	42ab      	cmp	r3, r5
 8006816:	dcf2      	bgt.n	80067fe <_printf_i+0x216>
 8006818:	e7eb      	b.n	80067f2 <_printf_i+0x20a>
 800681a:	2500      	movs	r5, #0
 800681c:	f104 0619 	add.w	r6, r4, #25
 8006820:	e7f5      	b.n	800680e <_printf_i+0x226>
 8006822:	bf00      	nop
 8006824:	08008c07 	.word	0x08008c07
 8006828:	08008c18 	.word	0x08008c18

0800682c <std>:
 800682c:	2300      	movs	r3, #0
 800682e:	b510      	push	{r4, lr}
 8006830:	4604      	mov	r4, r0
 8006832:	e9c0 3300 	strd	r3, r3, [r0]
 8006836:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800683a:	6083      	str	r3, [r0, #8]
 800683c:	8181      	strh	r1, [r0, #12]
 800683e:	6643      	str	r3, [r0, #100]	; 0x64
 8006840:	81c2      	strh	r2, [r0, #14]
 8006842:	6183      	str	r3, [r0, #24]
 8006844:	4619      	mov	r1, r3
 8006846:	2208      	movs	r2, #8
 8006848:	305c      	adds	r0, #92	; 0x5c
 800684a:	f000 f9e5 	bl	8006c18 <memset>
 800684e:	4b05      	ldr	r3, [pc, #20]	; (8006864 <std+0x38>)
 8006850:	6263      	str	r3, [r4, #36]	; 0x24
 8006852:	4b05      	ldr	r3, [pc, #20]	; (8006868 <std+0x3c>)
 8006854:	62a3      	str	r3, [r4, #40]	; 0x28
 8006856:	4b05      	ldr	r3, [pc, #20]	; (800686c <std+0x40>)
 8006858:	62e3      	str	r3, [r4, #44]	; 0x2c
 800685a:	4b05      	ldr	r3, [pc, #20]	; (8006870 <std+0x44>)
 800685c:	6224      	str	r4, [r4, #32]
 800685e:	6323      	str	r3, [r4, #48]	; 0x30
 8006860:	bd10      	pop	{r4, pc}
 8006862:	bf00      	nop
 8006864:	08006a69 	.word	0x08006a69
 8006868:	08006a8b 	.word	0x08006a8b
 800686c:	08006ac3 	.word	0x08006ac3
 8006870:	08006ae7 	.word	0x08006ae7

08006874 <stdio_exit_handler>:
 8006874:	4a02      	ldr	r2, [pc, #8]	; (8006880 <stdio_exit_handler+0xc>)
 8006876:	4903      	ldr	r1, [pc, #12]	; (8006884 <stdio_exit_handler+0x10>)
 8006878:	4803      	ldr	r0, [pc, #12]	; (8006888 <stdio_exit_handler+0x14>)
 800687a:	f000 b869 	b.w	8006950 <_fwalk_sglue>
 800687e:	bf00      	nop
 8006880:	2000001c 	.word	0x2000001c
 8006884:	08008699 	.word	0x08008699
 8006888:	20000028 	.word	0x20000028

0800688c <cleanup_stdio>:
 800688c:	6841      	ldr	r1, [r0, #4]
 800688e:	4b0c      	ldr	r3, [pc, #48]	; (80068c0 <cleanup_stdio+0x34>)
 8006890:	4299      	cmp	r1, r3
 8006892:	b510      	push	{r4, lr}
 8006894:	4604      	mov	r4, r0
 8006896:	d001      	beq.n	800689c <cleanup_stdio+0x10>
 8006898:	f001 fefe 	bl	8008698 <_fflush_r>
 800689c:	68a1      	ldr	r1, [r4, #8]
 800689e:	4b09      	ldr	r3, [pc, #36]	; (80068c4 <cleanup_stdio+0x38>)
 80068a0:	4299      	cmp	r1, r3
 80068a2:	d002      	beq.n	80068aa <cleanup_stdio+0x1e>
 80068a4:	4620      	mov	r0, r4
 80068a6:	f001 fef7 	bl	8008698 <_fflush_r>
 80068aa:	68e1      	ldr	r1, [r4, #12]
 80068ac:	4b06      	ldr	r3, [pc, #24]	; (80068c8 <cleanup_stdio+0x3c>)
 80068ae:	4299      	cmp	r1, r3
 80068b0:	d004      	beq.n	80068bc <cleanup_stdio+0x30>
 80068b2:	4620      	mov	r0, r4
 80068b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068b8:	f001 beee 	b.w	8008698 <_fflush_r>
 80068bc:	bd10      	pop	{r4, pc}
 80068be:	bf00      	nop
 80068c0:	20000368 	.word	0x20000368
 80068c4:	200003d0 	.word	0x200003d0
 80068c8:	20000438 	.word	0x20000438

080068cc <global_stdio_init.part.0>:
 80068cc:	b510      	push	{r4, lr}
 80068ce:	4b0b      	ldr	r3, [pc, #44]	; (80068fc <global_stdio_init.part.0+0x30>)
 80068d0:	4c0b      	ldr	r4, [pc, #44]	; (8006900 <global_stdio_init.part.0+0x34>)
 80068d2:	4a0c      	ldr	r2, [pc, #48]	; (8006904 <global_stdio_init.part.0+0x38>)
 80068d4:	601a      	str	r2, [r3, #0]
 80068d6:	4620      	mov	r0, r4
 80068d8:	2200      	movs	r2, #0
 80068da:	2104      	movs	r1, #4
 80068dc:	f7ff ffa6 	bl	800682c <std>
 80068e0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80068e4:	2201      	movs	r2, #1
 80068e6:	2109      	movs	r1, #9
 80068e8:	f7ff ffa0 	bl	800682c <std>
 80068ec:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80068f0:	2202      	movs	r2, #2
 80068f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068f6:	2112      	movs	r1, #18
 80068f8:	f7ff bf98 	b.w	800682c <std>
 80068fc:	200004a0 	.word	0x200004a0
 8006900:	20000368 	.word	0x20000368
 8006904:	08006875 	.word	0x08006875

08006908 <__sfp_lock_acquire>:
 8006908:	4801      	ldr	r0, [pc, #4]	; (8006910 <__sfp_lock_acquire+0x8>)
 800690a:	f000 ba01 	b.w	8006d10 <__retarget_lock_acquire_recursive>
 800690e:	bf00      	nop
 8006910:	200004a9 	.word	0x200004a9

08006914 <__sfp_lock_release>:
 8006914:	4801      	ldr	r0, [pc, #4]	; (800691c <__sfp_lock_release+0x8>)
 8006916:	f000 b9fc 	b.w	8006d12 <__retarget_lock_release_recursive>
 800691a:	bf00      	nop
 800691c:	200004a9 	.word	0x200004a9

08006920 <__sinit>:
 8006920:	b510      	push	{r4, lr}
 8006922:	4604      	mov	r4, r0
 8006924:	f7ff fff0 	bl	8006908 <__sfp_lock_acquire>
 8006928:	6a23      	ldr	r3, [r4, #32]
 800692a:	b11b      	cbz	r3, 8006934 <__sinit+0x14>
 800692c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006930:	f7ff bff0 	b.w	8006914 <__sfp_lock_release>
 8006934:	4b04      	ldr	r3, [pc, #16]	; (8006948 <__sinit+0x28>)
 8006936:	6223      	str	r3, [r4, #32]
 8006938:	4b04      	ldr	r3, [pc, #16]	; (800694c <__sinit+0x2c>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	2b00      	cmp	r3, #0
 800693e:	d1f5      	bne.n	800692c <__sinit+0xc>
 8006940:	f7ff ffc4 	bl	80068cc <global_stdio_init.part.0>
 8006944:	e7f2      	b.n	800692c <__sinit+0xc>
 8006946:	bf00      	nop
 8006948:	0800688d 	.word	0x0800688d
 800694c:	200004a0 	.word	0x200004a0

08006950 <_fwalk_sglue>:
 8006950:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006954:	4607      	mov	r7, r0
 8006956:	4688      	mov	r8, r1
 8006958:	4614      	mov	r4, r2
 800695a:	2600      	movs	r6, #0
 800695c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006960:	f1b9 0901 	subs.w	r9, r9, #1
 8006964:	d505      	bpl.n	8006972 <_fwalk_sglue+0x22>
 8006966:	6824      	ldr	r4, [r4, #0]
 8006968:	2c00      	cmp	r4, #0
 800696a:	d1f7      	bne.n	800695c <_fwalk_sglue+0xc>
 800696c:	4630      	mov	r0, r6
 800696e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006972:	89ab      	ldrh	r3, [r5, #12]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d907      	bls.n	8006988 <_fwalk_sglue+0x38>
 8006978:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800697c:	3301      	adds	r3, #1
 800697e:	d003      	beq.n	8006988 <_fwalk_sglue+0x38>
 8006980:	4629      	mov	r1, r5
 8006982:	4638      	mov	r0, r7
 8006984:	47c0      	blx	r8
 8006986:	4306      	orrs	r6, r0
 8006988:	3568      	adds	r5, #104	; 0x68
 800698a:	e7e9      	b.n	8006960 <_fwalk_sglue+0x10>

0800698c <iprintf>:
 800698c:	b40f      	push	{r0, r1, r2, r3}
 800698e:	b507      	push	{r0, r1, r2, lr}
 8006990:	4906      	ldr	r1, [pc, #24]	; (80069ac <iprintf+0x20>)
 8006992:	ab04      	add	r3, sp, #16
 8006994:	6808      	ldr	r0, [r1, #0]
 8006996:	f853 2b04 	ldr.w	r2, [r3], #4
 800699a:	6881      	ldr	r1, [r0, #8]
 800699c:	9301      	str	r3, [sp, #4]
 800699e:	f001 fcdb 	bl	8008358 <_vfiprintf_r>
 80069a2:	b003      	add	sp, #12
 80069a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80069a8:	b004      	add	sp, #16
 80069aa:	4770      	bx	lr
 80069ac:	20000074 	.word	0x20000074

080069b0 <_puts_r>:
 80069b0:	6a03      	ldr	r3, [r0, #32]
 80069b2:	b570      	push	{r4, r5, r6, lr}
 80069b4:	6884      	ldr	r4, [r0, #8]
 80069b6:	4605      	mov	r5, r0
 80069b8:	460e      	mov	r6, r1
 80069ba:	b90b      	cbnz	r3, 80069c0 <_puts_r+0x10>
 80069bc:	f7ff ffb0 	bl	8006920 <__sinit>
 80069c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80069c2:	07db      	lsls	r3, r3, #31
 80069c4:	d405      	bmi.n	80069d2 <_puts_r+0x22>
 80069c6:	89a3      	ldrh	r3, [r4, #12]
 80069c8:	0598      	lsls	r0, r3, #22
 80069ca:	d402      	bmi.n	80069d2 <_puts_r+0x22>
 80069cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80069ce:	f000 f99f 	bl	8006d10 <__retarget_lock_acquire_recursive>
 80069d2:	89a3      	ldrh	r3, [r4, #12]
 80069d4:	0719      	lsls	r1, r3, #28
 80069d6:	d513      	bpl.n	8006a00 <_puts_r+0x50>
 80069d8:	6923      	ldr	r3, [r4, #16]
 80069da:	b18b      	cbz	r3, 8006a00 <_puts_r+0x50>
 80069dc:	3e01      	subs	r6, #1
 80069de:	68a3      	ldr	r3, [r4, #8]
 80069e0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80069e4:	3b01      	subs	r3, #1
 80069e6:	60a3      	str	r3, [r4, #8]
 80069e8:	b9e9      	cbnz	r1, 8006a26 <_puts_r+0x76>
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	da2e      	bge.n	8006a4c <_puts_r+0x9c>
 80069ee:	4622      	mov	r2, r4
 80069f0:	210a      	movs	r1, #10
 80069f2:	4628      	mov	r0, r5
 80069f4:	f000 f87b 	bl	8006aee <__swbuf_r>
 80069f8:	3001      	adds	r0, #1
 80069fa:	d007      	beq.n	8006a0c <_puts_r+0x5c>
 80069fc:	250a      	movs	r5, #10
 80069fe:	e007      	b.n	8006a10 <_puts_r+0x60>
 8006a00:	4621      	mov	r1, r4
 8006a02:	4628      	mov	r0, r5
 8006a04:	f000 f8b0 	bl	8006b68 <__swsetup_r>
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	d0e7      	beq.n	80069dc <_puts_r+0x2c>
 8006a0c:	f04f 35ff 	mov.w	r5, #4294967295
 8006a10:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a12:	07da      	lsls	r2, r3, #31
 8006a14:	d405      	bmi.n	8006a22 <_puts_r+0x72>
 8006a16:	89a3      	ldrh	r3, [r4, #12]
 8006a18:	059b      	lsls	r3, r3, #22
 8006a1a:	d402      	bmi.n	8006a22 <_puts_r+0x72>
 8006a1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a1e:	f000 f978 	bl	8006d12 <__retarget_lock_release_recursive>
 8006a22:	4628      	mov	r0, r5
 8006a24:	bd70      	pop	{r4, r5, r6, pc}
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	da04      	bge.n	8006a34 <_puts_r+0x84>
 8006a2a:	69a2      	ldr	r2, [r4, #24]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	dc06      	bgt.n	8006a3e <_puts_r+0x8e>
 8006a30:	290a      	cmp	r1, #10
 8006a32:	d004      	beq.n	8006a3e <_puts_r+0x8e>
 8006a34:	6823      	ldr	r3, [r4, #0]
 8006a36:	1c5a      	adds	r2, r3, #1
 8006a38:	6022      	str	r2, [r4, #0]
 8006a3a:	7019      	strb	r1, [r3, #0]
 8006a3c:	e7cf      	b.n	80069de <_puts_r+0x2e>
 8006a3e:	4622      	mov	r2, r4
 8006a40:	4628      	mov	r0, r5
 8006a42:	f000 f854 	bl	8006aee <__swbuf_r>
 8006a46:	3001      	adds	r0, #1
 8006a48:	d1c9      	bne.n	80069de <_puts_r+0x2e>
 8006a4a:	e7df      	b.n	8006a0c <_puts_r+0x5c>
 8006a4c:	6823      	ldr	r3, [r4, #0]
 8006a4e:	250a      	movs	r5, #10
 8006a50:	1c5a      	adds	r2, r3, #1
 8006a52:	6022      	str	r2, [r4, #0]
 8006a54:	701d      	strb	r5, [r3, #0]
 8006a56:	e7db      	b.n	8006a10 <_puts_r+0x60>

08006a58 <puts>:
 8006a58:	4b02      	ldr	r3, [pc, #8]	; (8006a64 <puts+0xc>)
 8006a5a:	4601      	mov	r1, r0
 8006a5c:	6818      	ldr	r0, [r3, #0]
 8006a5e:	f7ff bfa7 	b.w	80069b0 <_puts_r>
 8006a62:	bf00      	nop
 8006a64:	20000074 	.word	0x20000074

08006a68 <__sread>:
 8006a68:	b510      	push	{r4, lr}
 8006a6a:	460c      	mov	r4, r1
 8006a6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a70:	f000 f900 	bl	8006c74 <_read_r>
 8006a74:	2800      	cmp	r0, #0
 8006a76:	bfab      	itete	ge
 8006a78:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006a7a:	89a3      	ldrhlt	r3, [r4, #12]
 8006a7c:	181b      	addge	r3, r3, r0
 8006a7e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006a82:	bfac      	ite	ge
 8006a84:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a86:	81a3      	strhlt	r3, [r4, #12]
 8006a88:	bd10      	pop	{r4, pc}

08006a8a <__swrite>:
 8006a8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a8e:	461f      	mov	r7, r3
 8006a90:	898b      	ldrh	r3, [r1, #12]
 8006a92:	05db      	lsls	r3, r3, #23
 8006a94:	4605      	mov	r5, r0
 8006a96:	460c      	mov	r4, r1
 8006a98:	4616      	mov	r6, r2
 8006a9a:	d505      	bpl.n	8006aa8 <__swrite+0x1e>
 8006a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aa0:	2302      	movs	r3, #2
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	f000 f8d4 	bl	8006c50 <_lseek_r>
 8006aa8:	89a3      	ldrh	r3, [r4, #12]
 8006aaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006aae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ab2:	81a3      	strh	r3, [r4, #12]
 8006ab4:	4632      	mov	r2, r6
 8006ab6:	463b      	mov	r3, r7
 8006ab8:	4628      	mov	r0, r5
 8006aba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006abe:	f000 b8eb 	b.w	8006c98 <_write_r>

08006ac2 <__sseek>:
 8006ac2:	b510      	push	{r4, lr}
 8006ac4:	460c      	mov	r4, r1
 8006ac6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aca:	f000 f8c1 	bl	8006c50 <_lseek_r>
 8006ace:	1c43      	adds	r3, r0, #1
 8006ad0:	89a3      	ldrh	r3, [r4, #12]
 8006ad2:	bf15      	itete	ne
 8006ad4:	6560      	strne	r0, [r4, #84]	; 0x54
 8006ad6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006ada:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006ade:	81a3      	strheq	r3, [r4, #12]
 8006ae0:	bf18      	it	ne
 8006ae2:	81a3      	strhne	r3, [r4, #12]
 8006ae4:	bd10      	pop	{r4, pc}

08006ae6 <__sclose>:
 8006ae6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006aea:	f000 b8a1 	b.w	8006c30 <_close_r>

08006aee <__swbuf_r>:
 8006aee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006af0:	460e      	mov	r6, r1
 8006af2:	4614      	mov	r4, r2
 8006af4:	4605      	mov	r5, r0
 8006af6:	b118      	cbz	r0, 8006b00 <__swbuf_r+0x12>
 8006af8:	6a03      	ldr	r3, [r0, #32]
 8006afa:	b90b      	cbnz	r3, 8006b00 <__swbuf_r+0x12>
 8006afc:	f7ff ff10 	bl	8006920 <__sinit>
 8006b00:	69a3      	ldr	r3, [r4, #24]
 8006b02:	60a3      	str	r3, [r4, #8]
 8006b04:	89a3      	ldrh	r3, [r4, #12]
 8006b06:	071a      	lsls	r2, r3, #28
 8006b08:	d525      	bpl.n	8006b56 <__swbuf_r+0x68>
 8006b0a:	6923      	ldr	r3, [r4, #16]
 8006b0c:	b31b      	cbz	r3, 8006b56 <__swbuf_r+0x68>
 8006b0e:	6823      	ldr	r3, [r4, #0]
 8006b10:	6922      	ldr	r2, [r4, #16]
 8006b12:	1a98      	subs	r0, r3, r2
 8006b14:	6963      	ldr	r3, [r4, #20]
 8006b16:	b2f6      	uxtb	r6, r6
 8006b18:	4283      	cmp	r3, r0
 8006b1a:	4637      	mov	r7, r6
 8006b1c:	dc04      	bgt.n	8006b28 <__swbuf_r+0x3a>
 8006b1e:	4621      	mov	r1, r4
 8006b20:	4628      	mov	r0, r5
 8006b22:	f001 fdb9 	bl	8008698 <_fflush_r>
 8006b26:	b9e0      	cbnz	r0, 8006b62 <__swbuf_r+0x74>
 8006b28:	68a3      	ldr	r3, [r4, #8]
 8006b2a:	3b01      	subs	r3, #1
 8006b2c:	60a3      	str	r3, [r4, #8]
 8006b2e:	6823      	ldr	r3, [r4, #0]
 8006b30:	1c5a      	adds	r2, r3, #1
 8006b32:	6022      	str	r2, [r4, #0]
 8006b34:	701e      	strb	r6, [r3, #0]
 8006b36:	6962      	ldr	r2, [r4, #20]
 8006b38:	1c43      	adds	r3, r0, #1
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d004      	beq.n	8006b48 <__swbuf_r+0x5a>
 8006b3e:	89a3      	ldrh	r3, [r4, #12]
 8006b40:	07db      	lsls	r3, r3, #31
 8006b42:	d506      	bpl.n	8006b52 <__swbuf_r+0x64>
 8006b44:	2e0a      	cmp	r6, #10
 8006b46:	d104      	bne.n	8006b52 <__swbuf_r+0x64>
 8006b48:	4621      	mov	r1, r4
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f001 fda4 	bl	8008698 <_fflush_r>
 8006b50:	b938      	cbnz	r0, 8006b62 <__swbuf_r+0x74>
 8006b52:	4638      	mov	r0, r7
 8006b54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b56:	4621      	mov	r1, r4
 8006b58:	4628      	mov	r0, r5
 8006b5a:	f000 f805 	bl	8006b68 <__swsetup_r>
 8006b5e:	2800      	cmp	r0, #0
 8006b60:	d0d5      	beq.n	8006b0e <__swbuf_r+0x20>
 8006b62:	f04f 37ff 	mov.w	r7, #4294967295
 8006b66:	e7f4      	b.n	8006b52 <__swbuf_r+0x64>

08006b68 <__swsetup_r>:
 8006b68:	b538      	push	{r3, r4, r5, lr}
 8006b6a:	4b2a      	ldr	r3, [pc, #168]	; (8006c14 <__swsetup_r+0xac>)
 8006b6c:	4605      	mov	r5, r0
 8006b6e:	6818      	ldr	r0, [r3, #0]
 8006b70:	460c      	mov	r4, r1
 8006b72:	b118      	cbz	r0, 8006b7c <__swsetup_r+0x14>
 8006b74:	6a03      	ldr	r3, [r0, #32]
 8006b76:	b90b      	cbnz	r3, 8006b7c <__swsetup_r+0x14>
 8006b78:	f7ff fed2 	bl	8006920 <__sinit>
 8006b7c:	89a3      	ldrh	r3, [r4, #12]
 8006b7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b82:	0718      	lsls	r0, r3, #28
 8006b84:	d422      	bmi.n	8006bcc <__swsetup_r+0x64>
 8006b86:	06d9      	lsls	r1, r3, #27
 8006b88:	d407      	bmi.n	8006b9a <__swsetup_r+0x32>
 8006b8a:	2309      	movs	r3, #9
 8006b8c:	602b      	str	r3, [r5, #0]
 8006b8e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b92:	81a3      	strh	r3, [r4, #12]
 8006b94:	f04f 30ff 	mov.w	r0, #4294967295
 8006b98:	e034      	b.n	8006c04 <__swsetup_r+0x9c>
 8006b9a:	0758      	lsls	r0, r3, #29
 8006b9c:	d512      	bpl.n	8006bc4 <__swsetup_r+0x5c>
 8006b9e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006ba0:	b141      	cbz	r1, 8006bb4 <__swsetup_r+0x4c>
 8006ba2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006ba6:	4299      	cmp	r1, r3
 8006ba8:	d002      	beq.n	8006bb0 <__swsetup_r+0x48>
 8006baa:	4628      	mov	r0, r5
 8006bac:	f000 ff2e 	bl	8007a0c <_free_r>
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	6363      	str	r3, [r4, #52]	; 0x34
 8006bb4:	89a3      	ldrh	r3, [r4, #12]
 8006bb6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006bba:	81a3      	strh	r3, [r4, #12]
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	6063      	str	r3, [r4, #4]
 8006bc0:	6923      	ldr	r3, [r4, #16]
 8006bc2:	6023      	str	r3, [r4, #0]
 8006bc4:	89a3      	ldrh	r3, [r4, #12]
 8006bc6:	f043 0308 	orr.w	r3, r3, #8
 8006bca:	81a3      	strh	r3, [r4, #12]
 8006bcc:	6923      	ldr	r3, [r4, #16]
 8006bce:	b94b      	cbnz	r3, 8006be4 <__swsetup_r+0x7c>
 8006bd0:	89a3      	ldrh	r3, [r4, #12]
 8006bd2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006bd6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bda:	d003      	beq.n	8006be4 <__swsetup_r+0x7c>
 8006bdc:	4621      	mov	r1, r4
 8006bde:	4628      	mov	r0, r5
 8006be0:	f001 fda8 	bl	8008734 <__smakebuf_r>
 8006be4:	89a0      	ldrh	r0, [r4, #12]
 8006be6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bea:	f010 0301 	ands.w	r3, r0, #1
 8006bee:	d00a      	beq.n	8006c06 <__swsetup_r+0x9e>
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	60a3      	str	r3, [r4, #8]
 8006bf4:	6963      	ldr	r3, [r4, #20]
 8006bf6:	425b      	negs	r3, r3
 8006bf8:	61a3      	str	r3, [r4, #24]
 8006bfa:	6923      	ldr	r3, [r4, #16]
 8006bfc:	b943      	cbnz	r3, 8006c10 <__swsetup_r+0xa8>
 8006bfe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006c02:	d1c4      	bne.n	8006b8e <__swsetup_r+0x26>
 8006c04:	bd38      	pop	{r3, r4, r5, pc}
 8006c06:	0781      	lsls	r1, r0, #30
 8006c08:	bf58      	it	pl
 8006c0a:	6963      	ldrpl	r3, [r4, #20]
 8006c0c:	60a3      	str	r3, [r4, #8]
 8006c0e:	e7f4      	b.n	8006bfa <__swsetup_r+0x92>
 8006c10:	2000      	movs	r0, #0
 8006c12:	e7f7      	b.n	8006c04 <__swsetup_r+0x9c>
 8006c14:	20000074 	.word	0x20000074

08006c18 <memset>:
 8006c18:	4402      	add	r2, r0
 8006c1a:	4603      	mov	r3, r0
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d100      	bne.n	8006c22 <memset+0xa>
 8006c20:	4770      	bx	lr
 8006c22:	f803 1b01 	strb.w	r1, [r3], #1
 8006c26:	e7f9      	b.n	8006c1c <memset+0x4>

08006c28 <_localeconv_r>:
 8006c28:	4800      	ldr	r0, [pc, #0]	; (8006c2c <_localeconv_r+0x4>)
 8006c2a:	4770      	bx	lr
 8006c2c:	20000168 	.word	0x20000168

08006c30 <_close_r>:
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	4d06      	ldr	r5, [pc, #24]	; (8006c4c <_close_r+0x1c>)
 8006c34:	2300      	movs	r3, #0
 8006c36:	4604      	mov	r4, r0
 8006c38:	4608      	mov	r0, r1
 8006c3a:	602b      	str	r3, [r5, #0]
 8006c3c:	f7fb fb39 	bl	80022b2 <_close>
 8006c40:	1c43      	adds	r3, r0, #1
 8006c42:	d102      	bne.n	8006c4a <_close_r+0x1a>
 8006c44:	682b      	ldr	r3, [r5, #0]
 8006c46:	b103      	cbz	r3, 8006c4a <_close_r+0x1a>
 8006c48:	6023      	str	r3, [r4, #0]
 8006c4a:	bd38      	pop	{r3, r4, r5, pc}
 8006c4c:	200004a4 	.word	0x200004a4

08006c50 <_lseek_r>:
 8006c50:	b538      	push	{r3, r4, r5, lr}
 8006c52:	4d07      	ldr	r5, [pc, #28]	; (8006c70 <_lseek_r+0x20>)
 8006c54:	4604      	mov	r4, r0
 8006c56:	4608      	mov	r0, r1
 8006c58:	4611      	mov	r1, r2
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	602a      	str	r2, [r5, #0]
 8006c5e:	461a      	mov	r2, r3
 8006c60:	f7fb fb4e 	bl	8002300 <_lseek>
 8006c64:	1c43      	adds	r3, r0, #1
 8006c66:	d102      	bne.n	8006c6e <_lseek_r+0x1e>
 8006c68:	682b      	ldr	r3, [r5, #0]
 8006c6a:	b103      	cbz	r3, 8006c6e <_lseek_r+0x1e>
 8006c6c:	6023      	str	r3, [r4, #0]
 8006c6e:	bd38      	pop	{r3, r4, r5, pc}
 8006c70:	200004a4 	.word	0x200004a4

08006c74 <_read_r>:
 8006c74:	b538      	push	{r3, r4, r5, lr}
 8006c76:	4d07      	ldr	r5, [pc, #28]	; (8006c94 <_read_r+0x20>)
 8006c78:	4604      	mov	r4, r0
 8006c7a:	4608      	mov	r0, r1
 8006c7c:	4611      	mov	r1, r2
 8006c7e:	2200      	movs	r2, #0
 8006c80:	602a      	str	r2, [r5, #0]
 8006c82:	461a      	mov	r2, r3
 8006c84:	f7fb fadc 	bl	8002240 <_read>
 8006c88:	1c43      	adds	r3, r0, #1
 8006c8a:	d102      	bne.n	8006c92 <_read_r+0x1e>
 8006c8c:	682b      	ldr	r3, [r5, #0]
 8006c8e:	b103      	cbz	r3, 8006c92 <_read_r+0x1e>
 8006c90:	6023      	str	r3, [r4, #0]
 8006c92:	bd38      	pop	{r3, r4, r5, pc}
 8006c94:	200004a4 	.word	0x200004a4

08006c98 <_write_r>:
 8006c98:	b538      	push	{r3, r4, r5, lr}
 8006c9a:	4d07      	ldr	r5, [pc, #28]	; (8006cb8 <_write_r+0x20>)
 8006c9c:	4604      	mov	r4, r0
 8006c9e:	4608      	mov	r0, r1
 8006ca0:	4611      	mov	r1, r2
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	602a      	str	r2, [r5, #0]
 8006ca6:	461a      	mov	r2, r3
 8006ca8:	f7fb fae7 	bl	800227a <_write>
 8006cac:	1c43      	adds	r3, r0, #1
 8006cae:	d102      	bne.n	8006cb6 <_write_r+0x1e>
 8006cb0:	682b      	ldr	r3, [r5, #0]
 8006cb2:	b103      	cbz	r3, 8006cb6 <_write_r+0x1e>
 8006cb4:	6023      	str	r3, [r4, #0]
 8006cb6:	bd38      	pop	{r3, r4, r5, pc}
 8006cb8:	200004a4 	.word	0x200004a4

08006cbc <__errno>:
 8006cbc:	4b01      	ldr	r3, [pc, #4]	; (8006cc4 <__errno+0x8>)
 8006cbe:	6818      	ldr	r0, [r3, #0]
 8006cc0:	4770      	bx	lr
 8006cc2:	bf00      	nop
 8006cc4:	20000074 	.word	0x20000074

08006cc8 <__libc_init_array>:
 8006cc8:	b570      	push	{r4, r5, r6, lr}
 8006cca:	4d0d      	ldr	r5, [pc, #52]	; (8006d00 <__libc_init_array+0x38>)
 8006ccc:	4c0d      	ldr	r4, [pc, #52]	; (8006d04 <__libc_init_array+0x3c>)
 8006cce:	1b64      	subs	r4, r4, r5
 8006cd0:	10a4      	asrs	r4, r4, #2
 8006cd2:	2600      	movs	r6, #0
 8006cd4:	42a6      	cmp	r6, r4
 8006cd6:	d109      	bne.n	8006cec <__libc_init_array+0x24>
 8006cd8:	4d0b      	ldr	r5, [pc, #44]	; (8006d08 <__libc_init_array+0x40>)
 8006cda:	4c0c      	ldr	r4, [pc, #48]	; (8006d0c <__libc_init_array+0x44>)
 8006cdc:	f001 fe58 	bl	8008990 <_init>
 8006ce0:	1b64      	subs	r4, r4, r5
 8006ce2:	10a4      	asrs	r4, r4, #2
 8006ce4:	2600      	movs	r6, #0
 8006ce6:	42a6      	cmp	r6, r4
 8006ce8:	d105      	bne.n	8006cf6 <__libc_init_array+0x2e>
 8006cea:	bd70      	pop	{r4, r5, r6, pc}
 8006cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cf0:	4798      	blx	r3
 8006cf2:	3601      	adds	r6, #1
 8006cf4:	e7ee      	b.n	8006cd4 <__libc_init_array+0xc>
 8006cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8006cfa:	4798      	blx	r3
 8006cfc:	3601      	adds	r6, #1
 8006cfe:	e7f2      	b.n	8006ce6 <__libc_init_array+0x1e>
 8006d00:	08008e6c 	.word	0x08008e6c
 8006d04:	08008e6c 	.word	0x08008e6c
 8006d08:	08008e6c 	.word	0x08008e6c
 8006d0c:	08008e70 	.word	0x08008e70

08006d10 <__retarget_lock_acquire_recursive>:
 8006d10:	4770      	bx	lr

08006d12 <__retarget_lock_release_recursive>:
 8006d12:	4770      	bx	lr

08006d14 <quorem>:
 8006d14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d18:	6903      	ldr	r3, [r0, #16]
 8006d1a:	690c      	ldr	r4, [r1, #16]
 8006d1c:	42a3      	cmp	r3, r4
 8006d1e:	4607      	mov	r7, r0
 8006d20:	db7e      	blt.n	8006e20 <quorem+0x10c>
 8006d22:	3c01      	subs	r4, #1
 8006d24:	f101 0814 	add.w	r8, r1, #20
 8006d28:	f100 0514 	add.w	r5, r0, #20
 8006d2c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d30:	9301      	str	r3, [sp, #4]
 8006d32:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d36:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d3a:	3301      	adds	r3, #1
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006d42:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d46:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d4a:	d331      	bcc.n	8006db0 <quorem+0x9c>
 8006d4c:	f04f 0e00 	mov.w	lr, #0
 8006d50:	4640      	mov	r0, r8
 8006d52:	46ac      	mov	ip, r5
 8006d54:	46f2      	mov	sl, lr
 8006d56:	f850 2b04 	ldr.w	r2, [r0], #4
 8006d5a:	b293      	uxth	r3, r2
 8006d5c:	fb06 e303 	mla	r3, r6, r3, lr
 8006d60:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d64:	0c1a      	lsrs	r2, r3, #16
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	ebaa 0303 	sub.w	r3, sl, r3
 8006d6c:	f8dc a000 	ldr.w	sl, [ip]
 8006d70:	fa13 f38a 	uxtah	r3, r3, sl
 8006d74:	fb06 220e 	mla	r2, r6, lr, r2
 8006d78:	9300      	str	r3, [sp, #0]
 8006d7a:	9b00      	ldr	r3, [sp, #0]
 8006d7c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d80:	b292      	uxth	r2, r2
 8006d82:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006d86:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d8a:	f8bd 3000 	ldrh.w	r3, [sp]
 8006d8e:	4581      	cmp	r9, r0
 8006d90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d94:	f84c 3b04 	str.w	r3, [ip], #4
 8006d98:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d9c:	d2db      	bcs.n	8006d56 <quorem+0x42>
 8006d9e:	f855 300b 	ldr.w	r3, [r5, fp]
 8006da2:	b92b      	cbnz	r3, 8006db0 <quorem+0x9c>
 8006da4:	9b01      	ldr	r3, [sp, #4]
 8006da6:	3b04      	subs	r3, #4
 8006da8:	429d      	cmp	r5, r3
 8006daa:	461a      	mov	r2, r3
 8006dac:	d32c      	bcc.n	8006e08 <quorem+0xf4>
 8006dae:	613c      	str	r4, [r7, #16]
 8006db0:	4638      	mov	r0, r7
 8006db2:	f001 f9a7 	bl	8008104 <__mcmp>
 8006db6:	2800      	cmp	r0, #0
 8006db8:	db22      	blt.n	8006e00 <quorem+0xec>
 8006dba:	3601      	adds	r6, #1
 8006dbc:	4629      	mov	r1, r5
 8006dbe:	2000      	movs	r0, #0
 8006dc0:	f858 2b04 	ldr.w	r2, [r8], #4
 8006dc4:	f8d1 c000 	ldr.w	ip, [r1]
 8006dc8:	b293      	uxth	r3, r2
 8006dca:	1ac3      	subs	r3, r0, r3
 8006dcc:	0c12      	lsrs	r2, r2, #16
 8006dce:	fa13 f38c 	uxtah	r3, r3, ip
 8006dd2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006dd6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006de0:	45c1      	cmp	r9, r8
 8006de2:	f841 3b04 	str.w	r3, [r1], #4
 8006de6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006dea:	d2e9      	bcs.n	8006dc0 <quorem+0xac>
 8006dec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006df0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006df4:	b922      	cbnz	r2, 8006e00 <quorem+0xec>
 8006df6:	3b04      	subs	r3, #4
 8006df8:	429d      	cmp	r5, r3
 8006dfa:	461a      	mov	r2, r3
 8006dfc:	d30a      	bcc.n	8006e14 <quorem+0x100>
 8006dfe:	613c      	str	r4, [r7, #16]
 8006e00:	4630      	mov	r0, r6
 8006e02:	b003      	add	sp, #12
 8006e04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e08:	6812      	ldr	r2, [r2, #0]
 8006e0a:	3b04      	subs	r3, #4
 8006e0c:	2a00      	cmp	r2, #0
 8006e0e:	d1ce      	bne.n	8006dae <quorem+0x9a>
 8006e10:	3c01      	subs	r4, #1
 8006e12:	e7c9      	b.n	8006da8 <quorem+0x94>
 8006e14:	6812      	ldr	r2, [r2, #0]
 8006e16:	3b04      	subs	r3, #4
 8006e18:	2a00      	cmp	r2, #0
 8006e1a:	d1f0      	bne.n	8006dfe <quorem+0xea>
 8006e1c:	3c01      	subs	r4, #1
 8006e1e:	e7eb      	b.n	8006df8 <quorem+0xe4>
 8006e20:	2000      	movs	r0, #0
 8006e22:	e7ee      	b.n	8006e02 <quorem+0xee>
 8006e24:	0000      	movs	r0, r0
	...

08006e28 <_dtoa_r>:
 8006e28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e2c:	ed2d 8b04 	vpush	{d8-d9}
 8006e30:	69c5      	ldr	r5, [r0, #28]
 8006e32:	b093      	sub	sp, #76	; 0x4c
 8006e34:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006e38:	ec57 6b10 	vmov	r6, r7, d0
 8006e3c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006e40:	9107      	str	r1, [sp, #28]
 8006e42:	4604      	mov	r4, r0
 8006e44:	920a      	str	r2, [sp, #40]	; 0x28
 8006e46:	930d      	str	r3, [sp, #52]	; 0x34
 8006e48:	b975      	cbnz	r5, 8006e68 <_dtoa_r+0x40>
 8006e4a:	2010      	movs	r0, #16
 8006e4c:	f000 fe2a 	bl	8007aa4 <malloc>
 8006e50:	4602      	mov	r2, r0
 8006e52:	61e0      	str	r0, [r4, #28]
 8006e54:	b920      	cbnz	r0, 8006e60 <_dtoa_r+0x38>
 8006e56:	4bae      	ldr	r3, [pc, #696]	; (8007110 <_dtoa_r+0x2e8>)
 8006e58:	21ef      	movs	r1, #239	; 0xef
 8006e5a:	48ae      	ldr	r0, [pc, #696]	; (8007114 <_dtoa_r+0x2ec>)
 8006e5c:	f001 fce6 	bl	800882c <__assert_func>
 8006e60:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e64:	6005      	str	r5, [r0, #0]
 8006e66:	60c5      	str	r5, [r0, #12]
 8006e68:	69e3      	ldr	r3, [r4, #28]
 8006e6a:	6819      	ldr	r1, [r3, #0]
 8006e6c:	b151      	cbz	r1, 8006e84 <_dtoa_r+0x5c>
 8006e6e:	685a      	ldr	r2, [r3, #4]
 8006e70:	604a      	str	r2, [r1, #4]
 8006e72:	2301      	movs	r3, #1
 8006e74:	4093      	lsls	r3, r2
 8006e76:	608b      	str	r3, [r1, #8]
 8006e78:	4620      	mov	r0, r4
 8006e7a:	f000 ff07 	bl	8007c8c <_Bfree>
 8006e7e:	69e3      	ldr	r3, [r4, #28]
 8006e80:	2200      	movs	r2, #0
 8006e82:	601a      	str	r2, [r3, #0]
 8006e84:	1e3b      	subs	r3, r7, #0
 8006e86:	bfbb      	ittet	lt
 8006e88:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e8c:	9303      	strlt	r3, [sp, #12]
 8006e8e:	2300      	movge	r3, #0
 8006e90:	2201      	movlt	r2, #1
 8006e92:	bfac      	ite	ge
 8006e94:	f8c8 3000 	strge.w	r3, [r8]
 8006e98:	f8c8 2000 	strlt.w	r2, [r8]
 8006e9c:	4b9e      	ldr	r3, [pc, #632]	; (8007118 <_dtoa_r+0x2f0>)
 8006e9e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006ea2:	ea33 0308 	bics.w	r3, r3, r8
 8006ea6:	d11b      	bne.n	8006ee0 <_dtoa_r+0xb8>
 8006ea8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006eaa:	f242 730f 	movw	r3, #9999	; 0x270f
 8006eae:	6013      	str	r3, [r2, #0]
 8006eb0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006eb4:	4333      	orrs	r3, r6
 8006eb6:	f000 8593 	beq.w	80079e0 <_dtoa_r+0xbb8>
 8006eba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ebc:	b963      	cbnz	r3, 8006ed8 <_dtoa_r+0xb0>
 8006ebe:	4b97      	ldr	r3, [pc, #604]	; (800711c <_dtoa_r+0x2f4>)
 8006ec0:	e027      	b.n	8006f12 <_dtoa_r+0xea>
 8006ec2:	4b97      	ldr	r3, [pc, #604]	; (8007120 <_dtoa_r+0x2f8>)
 8006ec4:	9300      	str	r3, [sp, #0]
 8006ec6:	3308      	adds	r3, #8
 8006ec8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006eca:	6013      	str	r3, [r2, #0]
 8006ecc:	9800      	ldr	r0, [sp, #0]
 8006ece:	b013      	add	sp, #76	; 0x4c
 8006ed0:	ecbd 8b04 	vpop	{d8-d9}
 8006ed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ed8:	4b90      	ldr	r3, [pc, #576]	; (800711c <_dtoa_r+0x2f4>)
 8006eda:	9300      	str	r3, [sp, #0]
 8006edc:	3303      	adds	r3, #3
 8006ede:	e7f3      	b.n	8006ec8 <_dtoa_r+0xa0>
 8006ee0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	ec51 0b17 	vmov	r0, r1, d7
 8006eea:	eeb0 8a47 	vmov.f32	s16, s14
 8006eee:	eef0 8a67 	vmov.f32	s17, s15
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	f7f9 fe18 	bl	8000b28 <__aeabi_dcmpeq>
 8006ef8:	4681      	mov	r9, r0
 8006efa:	b160      	cbz	r0, 8006f16 <_dtoa_r+0xee>
 8006efc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006efe:	2301      	movs	r3, #1
 8006f00:	6013      	str	r3, [r2, #0]
 8006f02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	f000 8568 	beq.w	80079da <_dtoa_r+0xbb2>
 8006f0a:	4b86      	ldr	r3, [pc, #536]	; (8007124 <_dtoa_r+0x2fc>)
 8006f0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006f0e:	6013      	str	r3, [r2, #0]
 8006f10:	3b01      	subs	r3, #1
 8006f12:	9300      	str	r3, [sp, #0]
 8006f14:	e7da      	b.n	8006ecc <_dtoa_r+0xa4>
 8006f16:	aa10      	add	r2, sp, #64	; 0x40
 8006f18:	a911      	add	r1, sp, #68	; 0x44
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	eeb0 0a48 	vmov.f32	s0, s16
 8006f20:	eef0 0a68 	vmov.f32	s1, s17
 8006f24:	f001 f994 	bl	8008250 <__d2b>
 8006f28:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006f2c:	4682      	mov	sl, r0
 8006f2e:	2d00      	cmp	r5, #0
 8006f30:	d07f      	beq.n	8007032 <_dtoa_r+0x20a>
 8006f32:	ee18 3a90 	vmov	r3, s17
 8006f36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f3a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006f3e:	ec51 0b18 	vmov	r0, r1, d8
 8006f42:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8006f46:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006f4a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006f4e:	4619      	mov	r1, r3
 8006f50:	2200      	movs	r2, #0
 8006f52:	4b75      	ldr	r3, [pc, #468]	; (8007128 <_dtoa_r+0x300>)
 8006f54:	f7f9 f9c8 	bl	80002e8 <__aeabi_dsub>
 8006f58:	a367      	add	r3, pc, #412	; (adr r3, 80070f8 <_dtoa_r+0x2d0>)
 8006f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f5e:	f7f9 fb7b 	bl	8000658 <__aeabi_dmul>
 8006f62:	a367      	add	r3, pc, #412	; (adr r3, 8007100 <_dtoa_r+0x2d8>)
 8006f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f68:	f7f9 f9c0 	bl	80002ec <__adddf3>
 8006f6c:	4606      	mov	r6, r0
 8006f6e:	4628      	mov	r0, r5
 8006f70:	460f      	mov	r7, r1
 8006f72:	f7f9 fb07 	bl	8000584 <__aeabi_i2d>
 8006f76:	a364      	add	r3, pc, #400	; (adr r3, 8007108 <_dtoa_r+0x2e0>)
 8006f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f7c:	f7f9 fb6c 	bl	8000658 <__aeabi_dmul>
 8006f80:	4602      	mov	r2, r0
 8006f82:	460b      	mov	r3, r1
 8006f84:	4630      	mov	r0, r6
 8006f86:	4639      	mov	r1, r7
 8006f88:	f7f9 f9b0 	bl	80002ec <__adddf3>
 8006f8c:	4606      	mov	r6, r0
 8006f8e:	460f      	mov	r7, r1
 8006f90:	f7f9 fe12 	bl	8000bb8 <__aeabi_d2iz>
 8006f94:	2200      	movs	r2, #0
 8006f96:	4683      	mov	fp, r0
 8006f98:	2300      	movs	r3, #0
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	4639      	mov	r1, r7
 8006f9e:	f7f9 fdcd 	bl	8000b3c <__aeabi_dcmplt>
 8006fa2:	b148      	cbz	r0, 8006fb8 <_dtoa_r+0x190>
 8006fa4:	4658      	mov	r0, fp
 8006fa6:	f7f9 faed 	bl	8000584 <__aeabi_i2d>
 8006faa:	4632      	mov	r2, r6
 8006fac:	463b      	mov	r3, r7
 8006fae:	f7f9 fdbb 	bl	8000b28 <__aeabi_dcmpeq>
 8006fb2:	b908      	cbnz	r0, 8006fb8 <_dtoa_r+0x190>
 8006fb4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006fb8:	f1bb 0f16 	cmp.w	fp, #22
 8006fbc:	d857      	bhi.n	800706e <_dtoa_r+0x246>
 8006fbe:	4b5b      	ldr	r3, [pc, #364]	; (800712c <_dtoa_r+0x304>)
 8006fc0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc8:	ec51 0b18 	vmov	r0, r1, d8
 8006fcc:	f7f9 fdb6 	bl	8000b3c <__aeabi_dcmplt>
 8006fd0:	2800      	cmp	r0, #0
 8006fd2:	d04e      	beq.n	8007072 <_dtoa_r+0x24a>
 8006fd4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006fd8:	2300      	movs	r3, #0
 8006fda:	930c      	str	r3, [sp, #48]	; 0x30
 8006fdc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006fde:	1b5b      	subs	r3, r3, r5
 8006fe0:	1e5a      	subs	r2, r3, #1
 8006fe2:	bf45      	ittet	mi
 8006fe4:	f1c3 0301 	rsbmi	r3, r3, #1
 8006fe8:	9305      	strmi	r3, [sp, #20]
 8006fea:	2300      	movpl	r3, #0
 8006fec:	2300      	movmi	r3, #0
 8006fee:	9206      	str	r2, [sp, #24]
 8006ff0:	bf54      	ite	pl
 8006ff2:	9305      	strpl	r3, [sp, #20]
 8006ff4:	9306      	strmi	r3, [sp, #24]
 8006ff6:	f1bb 0f00 	cmp.w	fp, #0
 8006ffa:	db3c      	blt.n	8007076 <_dtoa_r+0x24e>
 8006ffc:	9b06      	ldr	r3, [sp, #24]
 8006ffe:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8007002:	445b      	add	r3, fp
 8007004:	9306      	str	r3, [sp, #24]
 8007006:	2300      	movs	r3, #0
 8007008:	9308      	str	r3, [sp, #32]
 800700a:	9b07      	ldr	r3, [sp, #28]
 800700c:	2b09      	cmp	r3, #9
 800700e:	d868      	bhi.n	80070e2 <_dtoa_r+0x2ba>
 8007010:	2b05      	cmp	r3, #5
 8007012:	bfc4      	itt	gt
 8007014:	3b04      	subgt	r3, #4
 8007016:	9307      	strgt	r3, [sp, #28]
 8007018:	9b07      	ldr	r3, [sp, #28]
 800701a:	f1a3 0302 	sub.w	r3, r3, #2
 800701e:	bfcc      	ite	gt
 8007020:	2500      	movgt	r5, #0
 8007022:	2501      	movle	r5, #1
 8007024:	2b03      	cmp	r3, #3
 8007026:	f200 8085 	bhi.w	8007134 <_dtoa_r+0x30c>
 800702a:	e8df f003 	tbb	[pc, r3]
 800702e:	3b2e      	.short	0x3b2e
 8007030:	5839      	.short	0x5839
 8007032:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007036:	441d      	add	r5, r3
 8007038:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800703c:	2b20      	cmp	r3, #32
 800703e:	bfc1      	itttt	gt
 8007040:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007044:	fa08 f803 	lslgt.w	r8, r8, r3
 8007048:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800704c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007050:	bfd6      	itet	le
 8007052:	f1c3 0320 	rsble	r3, r3, #32
 8007056:	ea48 0003 	orrgt.w	r0, r8, r3
 800705a:	fa06 f003 	lslle.w	r0, r6, r3
 800705e:	f7f9 fa81 	bl	8000564 <__aeabi_ui2d>
 8007062:	2201      	movs	r2, #1
 8007064:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007068:	3d01      	subs	r5, #1
 800706a:	920e      	str	r2, [sp, #56]	; 0x38
 800706c:	e76f      	b.n	8006f4e <_dtoa_r+0x126>
 800706e:	2301      	movs	r3, #1
 8007070:	e7b3      	b.n	8006fda <_dtoa_r+0x1b2>
 8007072:	900c      	str	r0, [sp, #48]	; 0x30
 8007074:	e7b2      	b.n	8006fdc <_dtoa_r+0x1b4>
 8007076:	9b05      	ldr	r3, [sp, #20]
 8007078:	eba3 030b 	sub.w	r3, r3, fp
 800707c:	9305      	str	r3, [sp, #20]
 800707e:	f1cb 0300 	rsb	r3, fp, #0
 8007082:	9308      	str	r3, [sp, #32]
 8007084:	2300      	movs	r3, #0
 8007086:	930b      	str	r3, [sp, #44]	; 0x2c
 8007088:	e7bf      	b.n	800700a <_dtoa_r+0x1e2>
 800708a:	2300      	movs	r3, #0
 800708c:	9309      	str	r3, [sp, #36]	; 0x24
 800708e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007090:	2b00      	cmp	r3, #0
 8007092:	dc52      	bgt.n	800713a <_dtoa_r+0x312>
 8007094:	2301      	movs	r3, #1
 8007096:	9301      	str	r3, [sp, #4]
 8007098:	9304      	str	r3, [sp, #16]
 800709a:	461a      	mov	r2, r3
 800709c:	920a      	str	r2, [sp, #40]	; 0x28
 800709e:	e00b      	b.n	80070b8 <_dtoa_r+0x290>
 80070a0:	2301      	movs	r3, #1
 80070a2:	e7f3      	b.n	800708c <_dtoa_r+0x264>
 80070a4:	2300      	movs	r3, #0
 80070a6:	9309      	str	r3, [sp, #36]	; 0x24
 80070a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070aa:	445b      	add	r3, fp
 80070ac:	9301      	str	r3, [sp, #4]
 80070ae:	3301      	adds	r3, #1
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	9304      	str	r3, [sp, #16]
 80070b4:	bfb8      	it	lt
 80070b6:	2301      	movlt	r3, #1
 80070b8:	69e0      	ldr	r0, [r4, #28]
 80070ba:	2100      	movs	r1, #0
 80070bc:	2204      	movs	r2, #4
 80070be:	f102 0614 	add.w	r6, r2, #20
 80070c2:	429e      	cmp	r6, r3
 80070c4:	d93d      	bls.n	8007142 <_dtoa_r+0x31a>
 80070c6:	6041      	str	r1, [r0, #4]
 80070c8:	4620      	mov	r0, r4
 80070ca:	f000 fd9f 	bl	8007c0c <_Balloc>
 80070ce:	9000      	str	r0, [sp, #0]
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d139      	bne.n	8007148 <_dtoa_r+0x320>
 80070d4:	4b16      	ldr	r3, [pc, #88]	; (8007130 <_dtoa_r+0x308>)
 80070d6:	4602      	mov	r2, r0
 80070d8:	f240 11af 	movw	r1, #431	; 0x1af
 80070dc:	e6bd      	b.n	8006e5a <_dtoa_r+0x32>
 80070de:	2301      	movs	r3, #1
 80070e0:	e7e1      	b.n	80070a6 <_dtoa_r+0x27e>
 80070e2:	2501      	movs	r5, #1
 80070e4:	2300      	movs	r3, #0
 80070e6:	9307      	str	r3, [sp, #28]
 80070e8:	9509      	str	r5, [sp, #36]	; 0x24
 80070ea:	f04f 33ff 	mov.w	r3, #4294967295
 80070ee:	9301      	str	r3, [sp, #4]
 80070f0:	9304      	str	r3, [sp, #16]
 80070f2:	2200      	movs	r2, #0
 80070f4:	2312      	movs	r3, #18
 80070f6:	e7d1      	b.n	800709c <_dtoa_r+0x274>
 80070f8:	636f4361 	.word	0x636f4361
 80070fc:	3fd287a7 	.word	0x3fd287a7
 8007100:	8b60c8b3 	.word	0x8b60c8b3
 8007104:	3fc68a28 	.word	0x3fc68a28
 8007108:	509f79fb 	.word	0x509f79fb
 800710c:	3fd34413 	.word	0x3fd34413
 8007110:	08008c36 	.word	0x08008c36
 8007114:	08008c4d 	.word	0x08008c4d
 8007118:	7ff00000 	.word	0x7ff00000
 800711c:	08008c32 	.word	0x08008c32
 8007120:	08008c29 	.word	0x08008c29
 8007124:	08008c06 	.word	0x08008c06
 8007128:	3ff80000 	.word	0x3ff80000
 800712c:	08008d38 	.word	0x08008d38
 8007130:	08008ca5 	.word	0x08008ca5
 8007134:	2301      	movs	r3, #1
 8007136:	9309      	str	r3, [sp, #36]	; 0x24
 8007138:	e7d7      	b.n	80070ea <_dtoa_r+0x2c2>
 800713a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800713c:	9301      	str	r3, [sp, #4]
 800713e:	9304      	str	r3, [sp, #16]
 8007140:	e7ba      	b.n	80070b8 <_dtoa_r+0x290>
 8007142:	3101      	adds	r1, #1
 8007144:	0052      	lsls	r2, r2, #1
 8007146:	e7ba      	b.n	80070be <_dtoa_r+0x296>
 8007148:	69e3      	ldr	r3, [r4, #28]
 800714a:	9a00      	ldr	r2, [sp, #0]
 800714c:	601a      	str	r2, [r3, #0]
 800714e:	9b04      	ldr	r3, [sp, #16]
 8007150:	2b0e      	cmp	r3, #14
 8007152:	f200 80a8 	bhi.w	80072a6 <_dtoa_r+0x47e>
 8007156:	2d00      	cmp	r5, #0
 8007158:	f000 80a5 	beq.w	80072a6 <_dtoa_r+0x47e>
 800715c:	f1bb 0f00 	cmp.w	fp, #0
 8007160:	dd38      	ble.n	80071d4 <_dtoa_r+0x3ac>
 8007162:	4bc0      	ldr	r3, [pc, #768]	; (8007464 <_dtoa_r+0x63c>)
 8007164:	f00b 020f 	and.w	r2, fp, #15
 8007168:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800716c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007170:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007174:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007178:	d019      	beq.n	80071ae <_dtoa_r+0x386>
 800717a:	4bbb      	ldr	r3, [pc, #748]	; (8007468 <_dtoa_r+0x640>)
 800717c:	ec51 0b18 	vmov	r0, r1, d8
 8007180:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007184:	f7f9 fb92 	bl	80008ac <__aeabi_ddiv>
 8007188:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800718c:	f008 080f 	and.w	r8, r8, #15
 8007190:	2503      	movs	r5, #3
 8007192:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007468 <_dtoa_r+0x640>
 8007196:	f1b8 0f00 	cmp.w	r8, #0
 800719a:	d10a      	bne.n	80071b2 <_dtoa_r+0x38a>
 800719c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071a0:	4632      	mov	r2, r6
 80071a2:	463b      	mov	r3, r7
 80071a4:	f7f9 fb82 	bl	80008ac <__aeabi_ddiv>
 80071a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071ac:	e02b      	b.n	8007206 <_dtoa_r+0x3de>
 80071ae:	2502      	movs	r5, #2
 80071b0:	e7ef      	b.n	8007192 <_dtoa_r+0x36a>
 80071b2:	f018 0f01 	tst.w	r8, #1
 80071b6:	d008      	beq.n	80071ca <_dtoa_r+0x3a2>
 80071b8:	4630      	mov	r0, r6
 80071ba:	4639      	mov	r1, r7
 80071bc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80071c0:	f7f9 fa4a 	bl	8000658 <__aeabi_dmul>
 80071c4:	3501      	adds	r5, #1
 80071c6:	4606      	mov	r6, r0
 80071c8:	460f      	mov	r7, r1
 80071ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80071ce:	f109 0908 	add.w	r9, r9, #8
 80071d2:	e7e0      	b.n	8007196 <_dtoa_r+0x36e>
 80071d4:	f000 809f 	beq.w	8007316 <_dtoa_r+0x4ee>
 80071d8:	f1cb 0600 	rsb	r6, fp, #0
 80071dc:	4ba1      	ldr	r3, [pc, #644]	; (8007464 <_dtoa_r+0x63c>)
 80071de:	4fa2      	ldr	r7, [pc, #648]	; (8007468 <_dtoa_r+0x640>)
 80071e0:	f006 020f 	and.w	r2, r6, #15
 80071e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ec:	ec51 0b18 	vmov	r0, r1, d8
 80071f0:	f7f9 fa32 	bl	8000658 <__aeabi_dmul>
 80071f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071f8:	1136      	asrs	r6, r6, #4
 80071fa:	2300      	movs	r3, #0
 80071fc:	2502      	movs	r5, #2
 80071fe:	2e00      	cmp	r6, #0
 8007200:	d17e      	bne.n	8007300 <_dtoa_r+0x4d8>
 8007202:	2b00      	cmp	r3, #0
 8007204:	d1d0      	bne.n	80071a8 <_dtoa_r+0x380>
 8007206:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007208:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800720c:	2b00      	cmp	r3, #0
 800720e:	f000 8084 	beq.w	800731a <_dtoa_r+0x4f2>
 8007212:	4b96      	ldr	r3, [pc, #600]	; (800746c <_dtoa_r+0x644>)
 8007214:	2200      	movs	r2, #0
 8007216:	4640      	mov	r0, r8
 8007218:	4649      	mov	r1, r9
 800721a:	f7f9 fc8f 	bl	8000b3c <__aeabi_dcmplt>
 800721e:	2800      	cmp	r0, #0
 8007220:	d07b      	beq.n	800731a <_dtoa_r+0x4f2>
 8007222:	9b04      	ldr	r3, [sp, #16]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d078      	beq.n	800731a <_dtoa_r+0x4f2>
 8007228:	9b01      	ldr	r3, [sp, #4]
 800722a:	2b00      	cmp	r3, #0
 800722c:	dd39      	ble.n	80072a2 <_dtoa_r+0x47a>
 800722e:	4b90      	ldr	r3, [pc, #576]	; (8007470 <_dtoa_r+0x648>)
 8007230:	2200      	movs	r2, #0
 8007232:	4640      	mov	r0, r8
 8007234:	4649      	mov	r1, r9
 8007236:	f7f9 fa0f 	bl	8000658 <__aeabi_dmul>
 800723a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800723e:	9e01      	ldr	r6, [sp, #4]
 8007240:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007244:	3501      	adds	r5, #1
 8007246:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800724a:	4628      	mov	r0, r5
 800724c:	f7f9 f99a 	bl	8000584 <__aeabi_i2d>
 8007250:	4642      	mov	r2, r8
 8007252:	464b      	mov	r3, r9
 8007254:	f7f9 fa00 	bl	8000658 <__aeabi_dmul>
 8007258:	4b86      	ldr	r3, [pc, #536]	; (8007474 <_dtoa_r+0x64c>)
 800725a:	2200      	movs	r2, #0
 800725c:	f7f9 f846 	bl	80002ec <__adddf3>
 8007260:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007264:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007268:	9303      	str	r3, [sp, #12]
 800726a:	2e00      	cmp	r6, #0
 800726c:	d158      	bne.n	8007320 <_dtoa_r+0x4f8>
 800726e:	4b82      	ldr	r3, [pc, #520]	; (8007478 <_dtoa_r+0x650>)
 8007270:	2200      	movs	r2, #0
 8007272:	4640      	mov	r0, r8
 8007274:	4649      	mov	r1, r9
 8007276:	f7f9 f837 	bl	80002e8 <__aeabi_dsub>
 800727a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800727e:	4680      	mov	r8, r0
 8007280:	4689      	mov	r9, r1
 8007282:	f7f9 fc79 	bl	8000b78 <__aeabi_dcmpgt>
 8007286:	2800      	cmp	r0, #0
 8007288:	f040 8296 	bne.w	80077b8 <_dtoa_r+0x990>
 800728c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007290:	4640      	mov	r0, r8
 8007292:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007296:	4649      	mov	r1, r9
 8007298:	f7f9 fc50 	bl	8000b3c <__aeabi_dcmplt>
 800729c:	2800      	cmp	r0, #0
 800729e:	f040 8289 	bne.w	80077b4 <_dtoa_r+0x98c>
 80072a2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80072a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f2c0 814e 	blt.w	800754a <_dtoa_r+0x722>
 80072ae:	f1bb 0f0e 	cmp.w	fp, #14
 80072b2:	f300 814a 	bgt.w	800754a <_dtoa_r+0x722>
 80072b6:	4b6b      	ldr	r3, [pc, #428]	; (8007464 <_dtoa_r+0x63c>)
 80072b8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80072bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	f280 80dc 	bge.w	8007480 <_dtoa_r+0x658>
 80072c8:	9b04      	ldr	r3, [sp, #16]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	f300 80d8 	bgt.w	8007480 <_dtoa_r+0x658>
 80072d0:	f040 826f 	bne.w	80077b2 <_dtoa_r+0x98a>
 80072d4:	4b68      	ldr	r3, [pc, #416]	; (8007478 <_dtoa_r+0x650>)
 80072d6:	2200      	movs	r2, #0
 80072d8:	4640      	mov	r0, r8
 80072da:	4649      	mov	r1, r9
 80072dc:	f7f9 f9bc 	bl	8000658 <__aeabi_dmul>
 80072e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072e4:	f7f9 fc3e 	bl	8000b64 <__aeabi_dcmpge>
 80072e8:	9e04      	ldr	r6, [sp, #16]
 80072ea:	4637      	mov	r7, r6
 80072ec:	2800      	cmp	r0, #0
 80072ee:	f040 8245 	bne.w	800777c <_dtoa_r+0x954>
 80072f2:	9d00      	ldr	r5, [sp, #0]
 80072f4:	2331      	movs	r3, #49	; 0x31
 80072f6:	f805 3b01 	strb.w	r3, [r5], #1
 80072fa:	f10b 0b01 	add.w	fp, fp, #1
 80072fe:	e241      	b.n	8007784 <_dtoa_r+0x95c>
 8007300:	07f2      	lsls	r2, r6, #31
 8007302:	d505      	bpl.n	8007310 <_dtoa_r+0x4e8>
 8007304:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007308:	f7f9 f9a6 	bl	8000658 <__aeabi_dmul>
 800730c:	3501      	adds	r5, #1
 800730e:	2301      	movs	r3, #1
 8007310:	1076      	asrs	r6, r6, #1
 8007312:	3708      	adds	r7, #8
 8007314:	e773      	b.n	80071fe <_dtoa_r+0x3d6>
 8007316:	2502      	movs	r5, #2
 8007318:	e775      	b.n	8007206 <_dtoa_r+0x3de>
 800731a:	9e04      	ldr	r6, [sp, #16]
 800731c:	465f      	mov	r7, fp
 800731e:	e792      	b.n	8007246 <_dtoa_r+0x41e>
 8007320:	9900      	ldr	r1, [sp, #0]
 8007322:	4b50      	ldr	r3, [pc, #320]	; (8007464 <_dtoa_r+0x63c>)
 8007324:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007328:	4431      	add	r1, r6
 800732a:	9102      	str	r1, [sp, #8]
 800732c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800732e:	eeb0 9a47 	vmov.f32	s18, s14
 8007332:	eef0 9a67 	vmov.f32	s19, s15
 8007336:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800733a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800733e:	2900      	cmp	r1, #0
 8007340:	d044      	beq.n	80073cc <_dtoa_r+0x5a4>
 8007342:	494e      	ldr	r1, [pc, #312]	; (800747c <_dtoa_r+0x654>)
 8007344:	2000      	movs	r0, #0
 8007346:	f7f9 fab1 	bl	80008ac <__aeabi_ddiv>
 800734a:	ec53 2b19 	vmov	r2, r3, d9
 800734e:	f7f8 ffcb 	bl	80002e8 <__aeabi_dsub>
 8007352:	9d00      	ldr	r5, [sp, #0]
 8007354:	ec41 0b19 	vmov	d9, r0, r1
 8007358:	4649      	mov	r1, r9
 800735a:	4640      	mov	r0, r8
 800735c:	f7f9 fc2c 	bl	8000bb8 <__aeabi_d2iz>
 8007360:	4606      	mov	r6, r0
 8007362:	f7f9 f90f 	bl	8000584 <__aeabi_i2d>
 8007366:	4602      	mov	r2, r0
 8007368:	460b      	mov	r3, r1
 800736a:	4640      	mov	r0, r8
 800736c:	4649      	mov	r1, r9
 800736e:	f7f8 ffbb 	bl	80002e8 <__aeabi_dsub>
 8007372:	3630      	adds	r6, #48	; 0x30
 8007374:	f805 6b01 	strb.w	r6, [r5], #1
 8007378:	ec53 2b19 	vmov	r2, r3, d9
 800737c:	4680      	mov	r8, r0
 800737e:	4689      	mov	r9, r1
 8007380:	f7f9 fbdc 	bl	8000b3c <__aeabi_dcmplt>
 8007384:	2800      	cmp	r0, #0
 8007386:	d164      	bne.n	8007452 <_dtoa_r+0x62a>
 8007388:	4642      	mov	r2, r8
 800738a:	464b      	mov	r3, r9
 800738c:	4937      	ldr	r1, [pc, #220]	; (800746c <_dtoa_r+0x644>)
 800738e:	2000      	movs	r0, #0
 8007390:	f7f8 ffaa 	bl	80002e8 <__aeabi_dsub>
 8007394:	ec53 2b19 	vmov	r2, r3, d9
 8007398:	f7f9 fbd0 	bl	8000b3c <__aeabi_dcmplt>
 800739c:	2800      	cmp	r0, #0
 800739e:	f040 80b6 	bne.w	800750e <_dtoa_r+0x6e6>
 80073a2:	9b02      	ldr	r3, [sp, #8]
 80073a4:	429d      	cmp	r5, r3
 80073a6:	f43f af7c 	beq.w	80072a2 <_dtoa_r+0x47a>
 80073aa:	4b31      	ldr	r3, [pc, #196]	; (8007470 <_dtoa_r+0x648>)
 80073ac:	ec51 0b19 	vmov	r0, r1, d9
 80073b0:	2200      	movs	r2, #0
 80073b2:	f7f9 f951 	bl	8000658 <__aeabi_dmul>
 80073b6:	4b2e      	ldr	r3, [pc, #184]	; (8007470 <_dtoa_r+0x648>)
 80073b8:	ec41 0b19 	vmov	d9, r0, r1
 80073bc:	2200      	movs	r2, #0
 80073be:	4640      	mov	r0, r8
 80073c0:	4649      	mov	r1, r9
 80073c2:	f7f9 f949 	bl	8000658 <__aeabi_dmul>
 80073c6:	4680      	mov	r8, r0
 80073c8:	4689      	mov	r9, r1
 80073ca:	e7c5      	b.n	8007358 <_dtoa_r+0x530>
 80073cc:	ec51 0b17 	vmov	r0, r1, d7
 80073d0:	f7f9 f942 	bl	8000658 <__aeabi_dmul>
 80073d4:	9b02      	ldr	r3, [sp, #8]
 80073d6:	9d00      	ldr	r5, [sp, #0]
 80073d8:	930f      	str	r3, [sp, #60]	; 0x3c
 80073da:	ec41 0b19 	vmov	d9, r0, r1
 80073de:	4649      	mov	r1, r9
 80073e0:	4640      	mov	r0, r8
 80073e2:	f7f9 fbe9 	bl	8000bb8 <__aeabi_d2iz>
 80073e6:	4606      	mov	r6, r0
 80073e8:	f7f9 f8cc 	bl	8000584 <__aeabi_i2d>
 80073ec:	3630      	adds	r6, #48	; 0x30
 80073ee:	4602      	mov	r2, r0
 80073f0:	460b      	mov	r3, r1
 80073f2:	4640      	mov	r0, r8
 80073f4:	4649      	mov	r1, r9
 80073f6:	f7f8 ff77 	bl	80002e8 <__aeabi_dsub>
 80073fa:	f805 6b01 	strb.w	r6, [r5], #1
 80073fe:	9b02      	ldr	r3, [sp, #8]
 8007400:	429d      	cmp	r5, r3
 8007402:	4680      	mov	r8, r0
 8007404:	4689      	mov	r9, r1
 8007406:	f04f 0200 	mov.w	r2, #0
 800740a:	d124      	bne.n	8007456 <_dtoa_r+0x62e>
 800740c:	4b1b      	ldr	r3, [pc, #108]	; (800747c <_dtoa_r+0x654>)
 800740e:	ec51 0b19 	vmov	r0, r1, d9
 8007412:	f7f8 ff6b 	bl	80002ec <__adddf3>
 8007416:	4602      	mov	r2, r0
 8007418:	460b      	mov	r3, r1
 800741a:	4640      	mov	r0, r8
 800741c:	4649      	mov	r1, r9
 800741e:	f7f9 fbab 	bl	8000b78 <__aeabi_dcmpgt>
 8007422:	2800      	cmp	r0, #0
 8007424:	d173      	bne.n	800750e <_dtoa_r+0x6e6>
 8007426:	ec53 2b19 	vmov	r2, r3, d9
 800742a:	4914      	ldr	r1, [pc, #80]	; (800747c <_dtoa_r+0x654>)
 800742c:	2000      	movs	r0, #0
 800742e:	f7f8 ff5b 	bl	80002e8 <__aeabi_dsub>
 8007432:	4602      	mov	r2, r0
 8007434:	460b      	mov	r3, r1
 8007436:	4640      	mov	r0, r8
 8007438:	4649      	mov	r1, r9
 800743a:	f7f9 fb7f 	bl	8000b3c <__aeabi_dcmplt>
 800743e:	2800      	cmp	r0, #0
 8007440:	f43f af2f 	beq.w	80072a2 <_dtoa_r+0x47a>
 8007444:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007446:	1e6b      	subs	r3, r5, #1
 8007448:	930f      	str	r3, [sp, #60]	; 0x3c
 800744a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800744e:	2b30      	cmp	r3, #48	; 0x30
 8007450:	d0f8      	beq.n	8007444 <_dtoa_r+0x61c>
 8007452:	46bb      	mov	fp, r7
 8007454:	e04a      	b.n	80074ec <_dtoa_r+0x6c4>
 8007456:	4b06      	ldr	r3, [pc, #24]	; (8007470 <_dtoa_r+0x648>)
 8007458:	f7f9 f8fe 	bl	8000658 <__aeabi_dmul>
 800745c:	4680      	mov	r8, r0
 800745e:	4689      	mov	r9, r1
 8007460:	e7bd      	b.n	80073de <_dtoa_r+0x5b6>
 8007462:	bf00      	nop
 8007464:	08008d38 	.word	0x08008d38
 8007468:	08008d10 	.word	0x08008d10
 800746c:	3ff00000 	.word	0x3ff00000
 8007470:	40240000 	.word	0x40240000
 8007474:	401c0000 	.word	0x401c0000
 8007478:	40140000 	.word	0x40140000
 800747c:	3fe00000 	.word	0x3fe00000
 8007480:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007484:	9d00      	ldr	r5, [sp, #0]
 8007486:	4642      	mov	r2, r8
 8007488:	464b      	mov	r3, r9
 800748a:	4630      	mov	r0, r6
 800748c:	4639      	mov	r1, r7
 800748e:	f7f9 fa0d 	bl	80008ac <__aeabi_ddiv>
 8007492:	f7f9 fb91 	bl	8000bb8 <__aeabi_d2iz>
 8007496:	9001      	str	r0, [sp, #4]
 8007498:	f7f9 f874 	bl	8000584 <__aeabi_i2d>
 800749c:	4642      	mov	r2, r8
 800749e:	464b      	mov	r3, r9
 80074a0:	f7f9 f8da 	bl	8000658 <__aeabi_dmul>
 80074a4:	4602      	mov	r2, r0
 80074a6:	460b      	mov	r3, r1
 80074a8:	4630      	mov	r0, r6
 80074aa:	4639      	mov	r1, r7
 80074ac:	f7f8 ff1c 	bl	80002e8 <__aeabi_dsub>
 80074b0:	9e01      	ldr	r6, [sp, #4]
 80074b2:	9f04      	ldr	r7, [sp, #16]
 80074b4:	3630      	adds	r6, #48	; 0x30
 80074b6:	f805 6b01 	strb.w	r6, [r5], #1
 80074ba:	9e00      	ldr	r6, [sp, #0]
 80074bc:	1bae      	subs	r6, r5, r6
 80074be:	42b7      	cmp	r7, r6
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	d134      	bne.n	8007530 <_dtoa_r+0x708>
 80074c6:	f7f8 ff11 	bl	80002ec <__adddf3>
 80074ca:	4642      	mov	r2, r8
 80074cc:	464b      	mov	r3, r9
 80074ce:	4606      	mov	r6, r0
 80074d0:	460f      	mov	r7, r1
 80074d2:	f7f9 fb51 	bl	8000b78 <__aeabi_dcmpgt>
 80074d6:	b9c8      	cbnz	r0, 800750c <_dtoa_r+0x6e4>
 80074d8:	4642      	mov	r2, r8
 80074da:	464b      	mov	r3, r9
 80074dc:	4630      	mov	r0, r6
 80074de:	4639      	mov	r1, r7
 80074e0:	f7f9 fb22 	bl	8000b28 <__aeabi_dcmpeq>
 80074e4:	b110      	cbz	r0, 80074ec <_dtoa_r+0x6c4>
 80074e6:	9b01      	ldr	r3, [sp, #4]
 80074e8:	07db      	lsls	r3, r3, #31
 80074ea:	d40f      	bmi.n	800750c <_dtoa_r+0x6e4>
 80074ec:	4651      	mov	r1, sl
 80074ee:	4620      	mov	r0, r4
 80074f0:	f000 fbcc 	bl	8007c8c <_Bfree>
 80074f4:	2300      	movs	r3, #0
 80074f6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80074f8:	702b      	strb	r3, [r5, #0]
 80074fa:	f10b 0301 	add.w	r3, fp, #1
 80074fe:	6013      	str	r3, [r2, #0]
 8007500:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007502:	2b00      	cmp	r3, #0
 8007504:	f43f ace2 	beq.w	8006ecc <_dtoa_r+0xa4>
 8007508:	601d      	str	r5, [r3, #0]
 800750a:	e4df      	b.n	8006ecc <_dtoa_r+0xa4>
 800750c:	465f      	mov	r7, fp
 800750e:	462b      	mov	r3, r5
 8007510:	461d      	mov	r5, r3
 8007512:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007516:	2a39      	cmp	r2, #57	; 0x39
 8007518:	d106      	bne.n	8007528 <_dtoa_r+0x700>
 800751a:	9a00      	ldr	r2, [sp, #0]
 800751c:	429a      	cmp	r2, r3
 800751e:	d1f7      	bne.n	8007510 <_dtoa_r+0x6e8>
 8007520:	9900      	ldr	r1, [sp, #0]
 8007522:	2230      	movs	r2, #48	; 0x30
 8007524:	3701      	adds	r7, #1
 8007526:	700a      	strb	r2, [r1, #0]
 8007528:	781a      	ldrb	r2, [r3, #0]
 800752a:	3201      	adds	r2, #1
 800752c:	701a      	strb	r2, [r3, #0]
 800752e:	e790      	b.n	8007452 <_dtoa_r+0x62a>
 8007530:	4ba3      	ldr	r3, [pc, #652]	; (80077c0 <_dtoa_r+0x998>)
 8007532:	2200      	movs	r2, #0
 8007534:	f7f9 f890 	bl	8000658 <__aeabi_dmul>
 8007538:	2200      	movs	r2, #0
 800753a:	2300      	movs	r3, #0
 800753c:	4606      	mov	r6, r0
 800753e:	460f      	mov	r7, r1
 8007540:	f7f9 faf2 	bl	8000b28 <__aeabi_dcmpeq>
 8007544:	2800      	cmp	r0, #0
 8007546:	d09e      	beq.n	8007486 <_dtoa_r+0x65e>
 8007548:	e7d0      	b.n	80074ec <_dtoa_r+0x6c4>
 800754a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800754c:	2a00      	cmp	r2, #0
 800754e:	f000 80ca 	beq.w	80076e6 <_dtoa_r+0x8be>
 8007552:	9a07      	ldr	r2, [sp, #28]
 8007554:	2a01      	cmp	r2, #1
 8007556:	f300 80ad 	bgt.w	80076b4 <_dtoa_r+0x88c>
 800755a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800755c:	2a00      	cmp	r2, #0
 800755e:	f000 80a5 	beq.w	80076ac <_dtoa_r+0x884>
 8007562:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007566:	9e08      	ldr	r6, [sp, #32]
 8007568:	9d05      	ldr	r5, [sp, #20]
 800756a:	9a05      	ldr	r2, [sp, #20]
 800756c:	441a      	add	r2, r3
 800756e:	9205      	str	r2, [sp, #20]
 8007570:	9a06      	ldr	r2, [sp, #24]
 8007572:	2101      	movs	r1, #1
 8007574:	441a      	add	r2, r3
 8007576:	4620      	mov	r0, r4
 8007578:	9206      	str	r2, [sp, #24]
 800757a:	f000 fc3d 	bl	8007df8 <__i2b>
 800757e:	4607      	mov	r7, r0
 8007580:	b165      	cbz	r5, 800759c <_dtoa_r+0x774>
 8007582:	9b06      	ldr	r3, [sp, #24]
 8007584:	2b00      	cmp	r3, #0
 8007586:	dd09      	ble.n	800759c <_dtoa_r+0x774>
 8007588:	42ab      	cmp	r3, r5
 800758a:	9a05      	ldr	r2, [sp, #20]
 800758c:	bfa8      	it	ge
 800758e:	462b      	movge	r3, r5
 8007590:	1ad2      	subs	r2, r2, r3
 8007592:	9205      	str	r2, [sp, #20]
 8007594:	9a06      	ldr	r2, [sp, #24]
 8007596:	1aed      	subs	r5, r5, r3
 8007598:	1ad3      	subs	r3, r2, r3
 800759a:	9306      	str	r3, [sp, #24]
 800759c:	9b08      	ldr	r3, [sp, #32]
 800759e:	b1f3      	cbz	r3, 80075de <_dtoa_r+0x7b6>
 80075a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	f000 80a3 	beq.w	80076ee <_dtoa_r+0x8c6>
 80075a8:	2e00      	cmp	r6, #0
 80075aa:	dd10      	ble.n	80075ce <_dtoa_r+0x7a6>
 80075ac:	4639      	mov	r1, r7
 80075ae:	4632      	mov	r2, r6
 80075b0:	4620      	mov	r0, r4
 80075b2:	f000 fce1 	bl	8007f78 <__pow5mult>
 80075b6:	4652      	mov	r2, sl
 80075b8:	4601      	mov	r1, r0
 80075ba:	4607      	mov	r7, r0
 80075bc:	4620      	mov	r0, r4
 80075be:	f000 fc31 	bl	8007e24 <__multiply>
 80075c2:	4651      	mov	r1, sl
 80075c4:	4680      	mov	r8, r0
 80075c6:	4620      	mov	r0, r4
 80075c8:	f000 fb60 	bl	8007c8c <_Bfree>
 80075cc:	46c2      	mov	sl, r8
 80075ce:	9b08      	ldr	r3, [sp, #32]
 80075d0:	1b9a      	subs	r2, r3, r6
 80075d2:	d004      	beq.n	80075de <_dtoa_r+0x7b6>
 80075d4:	4651      	mov	r1, sl
 80075d6:	4620      	mov	r0, r4
 80075d8:	f000 fcce 	bl	8007f78 <__pow5mult>
 80075dc:	4682      	mov	sl, r0
 80075de:	2101      	movs	r1, #1
 80075e0:	4620      	mov	r0, r4
 80075e2:	f000 fc09 	bl	8007df8 <__i2b>
 80075e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	4606      	mov	r6, r0
 80075ec:	f340 8081 	ble.w	80076f2 <_dtoa_r+0x8ca>
 80075f0:	461a      	mov	r2, r3
 80075f2:	4601      	mov	r1, r0
 80075f4:	4620      	mov	r0, r4
 80075f6:	f000 fcbf 	bl	8007f78 <__pow5mult>
 80075fa:	9b07      	ldr	r3, [sp, #28]
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	4606      	mov	r6, r0
 8007600:	dd7a      	ble.n	80076f8 <_dtoa_r+0x8d0>
 8007602:	f04f 0800 	mov.w	r8, #0
 8007606:	6933      	ldr	r3, [r6, #16]
 8007608:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800760c:	6918      	ldr	r0, [r3, #16]
 800760e:	f000 fba5 	bl	8007d5c <__hi0bits>
 8007612:	f1c0 0020 	rsb	r0, r0, #32
 8007616:	9b06      	ldr	r3, [sp, #24]
 8007618:	4418      	add	r0, r3
 800761a:	f010 001f 	ands.w	r0, r0, #31
 800761e:	f000 8094 	beq.w	800774a <_dtoa_r+0x922>
 8007622:	f1c0 0320 	rsb	r3, r0, #32
 8007626:	2b04      	cmp	r3, #4
 8007628:	f340 8085 	ble.w	8007736 <_dtoa_r+0x90e>
 800762c:	9b05      	ldr	r3, [sp, #20]
 800762e:	f1c0 001c 	rsb	r0, r0, #28
 8007632:	4403      	add	r3, r0
 8007634:	9305      	str	r3, [sp, #20]
 8007636:	9b06      	ldr	r3, [sp, #24]
 8007638:	4403      	add	r3, r0
 800763a:	4405      	add	r5, r0
 800763c:	9306      	str	r3, [sp, #24]
 800763e:	9b05      	ldr	r3, [sp, #20]
 8007640:	2b00      	cmp	r3, #0
 8007642:	dd05      	ble.n	8007650 <_dtoa_r+0x828>
 8007644:	4651      	mov	r1, sl
 8007646:	461a      	mov	r2, r3
 8007648:	4620      	mov	r0, r4
 800764a:	f000 fcef 	bl	800802c <__lshift>
 800764e:	4682      	mov	sl, r0
 8007650:	9b06      	ldr	r3, [sp, #24]
 8007652:	2b00      	cmp	r3, #0
 8007654:	dd05      	ble.n	8007662 <_dtoa_r+0x83a>
 8007656:	4631      	mov	r1, r6
 8007658:	461a      	mov	r2, r3
 800765a:	4620      	mov	r0, r4
 800765c:	f000 fce6 	bl	800802c <__lshift>
 8007660:	4606      	mov	r6, r0
 8007662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007664:	2b00      	cmp	r3, #0
 8007666:	d072      	beq.n	800774e <_dtoa_r+0x926>
 8007668:	4631      	mov	r1, r6
 800766a:	4650      	mov	r0, sl
 800766c:	f000 fd4a 	bl	8008104 <__mcmp>
 8007670:	2800      	cmp	r0, #0
 8007672:	da6c      	bge.n	800774e <_dtoa_r+0x926>
 8007674:	2300      	movs	r3, #0
 8007676:	4651      	mov	r1, sl
 8007678:	220a      	movs	r2, #10
 800767a:	4620      	mov	r0, r4
 800767c:	f000 fb28 	bl	8007cd0 <__multadd>
 8007680:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007682:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007686:	4682      	mov	sl, r0
 8007688:	2b00      	cmp	r3, #0
 800768a:	f000 81b0 	beq.w	80079ee <_dtoa_r+0xbc6>
 800768e:	2300      	movs	r3, #0
 8007690:	4639      	mov	r1, r7
 8007692:	220a      	movs	r2, #10
 8007694:	4620      	mov	r0, r4
 8007696:	f000 fb1b 	bl	8007cd0 <__multadd>
 800769a:	9b01      	ldr	r3, [sp, #4]
 800769c:	2b00      	cmp	r3, #0
 800769e:	4607      	mov	r7, r0
 80076a0:	f300 8096 	bgt.w	80077d0 <_dtoa_r+0x9a8>
 80076a4:	9b07      	ldr	r3, [sp, #28]
 80076a6:	2b02      	cmp	r3, #2
 80076a8:	dc59      	bgt.n	800775e <_dtoa_r+0x936>
 80076aa:	e091      	b.n	80077d0 <_dtoa_r+0x9a8>
 80076ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80076ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80076b2:	e758      	b.n	8007566 <_dtoa_r+0x73e>
 80076b4:	9b04      	ldr	r3, [sp, #16]
 80076b6:	1e5e      	subs	r6, r3, #1
 80076b8:	9b08      	ldr	r3, [sp, #32]
 80076ba:	42b3      	cmp	r3, r6
 80076bc:	bfbf      	itttt	lt
 80076be:	9b08      	ldrlt	r3, [sp, #32]
 80076c0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80076c2:	9608      	strlt	r6, [sp, #32]
 80076c4:	1af3      	sublt	r3, r6, r3
 80076c6:	bfb4      	ite	lt
 80076c8:	18d2      	addlt	r2, r2, r3
 80076ca:	1b9e      	subge	r6, r3, r6
 80076cc:	9b04      	ldr	r3, [sp, #16]
 80076ce:	bfbc      	itt	lt
 80076d0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80076d2:	2600      	movlt	r6, #0
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	bfb7      	itett	lt
 80076d8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80076dc:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80076e0:	1a9d      	sublt	r5, r3, r2
 80076e2:	2300      	movlt	r3, #0
 80076e4:	e741      	b.n	800756a <_dtoa_r+0x742>
 80076e6:	9e08      	ldr	r6, [sp, #32]
 80076e8:	9d05      	ldr	r5, [sp, #20]
 80076ea:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80076ec:	e748      	b.n	8007580 <_dtoa_r+0x758>
 80076ee:	9a08      	ldr	r2, [sp, #32]
 80076f0:	e770      	b.n	80075d4 <_dtoa_r+0x7ac>
 80076f2:	9b07      	ldr	r3, [sp, #28]
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	dc19      	bgt.n	800772c <_dtoa_r+0x904>
 80076f8:	9b02      	ldr	r3, [sp, #8]
 80076fa:	b9bb      	cbnz	r3, 800772c <_dtoa_r+0x904>
 80076fc:	9b03      	ldr	r3, [sp, #12]
 80076fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007702:	b99b      	cbnz	r3, 800772c <_dtoa_r+0x904>
 8007704:	9b03      	ldr	r3, [sp, #12]
 8007706:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800770a:	0d1b      	lsrs	r3, r3, #20
 800770c:	051b      	lsls	r3, r3, #20
 800770e:	b183      	cbz	r3, 8007732 <_dtoa_r+0x90a>
 8007710:	9b05      	ldr	r3, [sp, #20]
 8007712:	3301      	adds	r3, #1
 8007714:	9305      	str	r3, [sp, #20]
 8007716:	9b06      	ldr	r3, [sp, #24]
 8007718:	3301      	adds	r3, #1
 800771a:	9306      	str	r3, [sp, #24]
 800771c:	f04f 0801 	mov.w	r8, #1
 8007720:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007722:	2b00      	cmp	r3, #0
 8007724:	f47f af6f 	bne.w	8007606 <_dtoa_r+0x7de>
 8007728:	2001      	movs	r0, #1
 800772a:	e774      	b.n	8007616 <_dtoa_r+0x7ee>
 800772c:	f04f 0800 	mov.w	r8, #0
 8007730:	e7f6      	b.n	8007720 <_dtoa_r+0x8f8>
 8007732:	4698      	mov	r8, r3
 8007734:	e7f4      	b.n	8007720 <_dtoa_r+0x8f8>
 8007736:	d082      	beq.n	800763e <_dtoa_r+0x816>
 8007738:	9a05      	ldr	r2, [sp, #20]
 800773a:	331c      	adds	r3, #28
 800773c:	441a      	add	r2, r3
 800773e:	9205      	str	r2, [sp, #20]
 8007740:	9a06      	ldr	r2, [sp, #24]
 8007742:	441a      	add	r2, r3
 8007744:	441d      	add	r5, r3
 8007746:	9206      	str	r2, [sp, #24]
 8007748:	e779      	b.n	800763e <_dtoa_r+0x816>
 800774a:	4603      	mov	r3, r0
 800774c:	e7f4      	b.n	8007738 <_dtoa_r+0x910>
 800774e:	9b04      	ldr	r3, [sp, #16]
 8007750:	2b00      	cmp	r3, #0
 8007752:	dc37      	bgt.n	80077c4 <_dtoa_r+0x99c>
 8007754:	9b07      	ldr	r3, [sp, #28]
 8007756:	2b02      	cmp	r3, #2
 8007758:	dd34      	ble.n	80077c4 <_dtoa_r+0x99c>
 800775a:	9b04      	ldr	r3, [sp, #16]
 800775c:	9301      	str	r3, [sp, #4]
 800775e:	9b01      	ldr	r3, [sp, #4]
 8007760:	b963      	cbnz	r3, 800777c <_dtoa_r+0x954>
 8007762:	4631      	mov	r1, r6
 8007764:	2205      	movs	r2, #5
 8007766:	4620      	mov	r0, r4
 8007768:	f000 fab2 	bl	8007cd0 <__multadd>
 800776c:	4601      	mov	r1, r0
 800776e:	4606      	mov	r6, r0
 8007770:	4650      	mov	r0, sl
 8007772:	f000 fcc7 	bl	8008104 <__mcmp>
 8007776:	2800      	cmp	r0, #0
 8007778:	f73f adbb 	bgt.w	80072f2 <_dtoa_r+0x4ca>
 800777c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800777e:	9d00      	ldr	r5, [sp, #0]
 8007780:	ea6f 0b03 	mvn.w	fp, r3
 8007784:	f04f 0800 	mov.w	r8, #0
 8007788:	4631      	mov	r1, r6
 800778a:	4620      	mov	r0, r4
 800778c:	f000 fa7e 	bl	8007c8c <_Bfree>
 8007790:	2f00      	cmp	r7, #0
 8007792:	f43f aeab 	beq.w	80074ec <_dtoa_r+0x6c4>
 8007796:	f1b8 0f00 	cmp.w	r8, #0
 800779a:	d005      	beq.n	80077a8 <_dtoa_r+0x980>
 800779c:	45b8      	cmp	r8, r7
 800779e:	d003      	beq.n	80077a8 <_dtoa_r+0x980>
 80077a0:	4641      	mov	r1, r8
 80077a2:	4620      	mov	r0, r4
 80077a4:	f000 fa72 	bl	8007c8c <_Bfree>
 80077a8:	4639      	mov	r1, r7
 80077aa:	4620      	mov	r0, r4
 80077ac:	f000 fa6e 	bl	8007c8c <_Bfree>
 80077b0:	e69c      	b.n	80074ec <_dtoa_r+0x6c4>
 80077b2:	2600      	movs	r6, #0
 80077b4:	4637      	mov	r7, r6
 80077b6:	e7e1      	b.n	800777c <_dtoa_r+0x954>
 80077b8:	46bb      	mov	fp, r7
 80077ba:	4637      	mov	r7, r6
 80077bc:	e599      	b.n	80072f2 <_dtoa_r+0x4ca>
 80077be:	bf00      	nop
 80077c0:	40240000 	.word	0x40240000
 80077c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f000 80c8 	beq.w	800795c <_dtoa_r+0xb34>
 80077cc:	9b04      	ldr	r3, [sp, #16]
 80077ce:	9301      	str	r3, [sp, #4]
 80077d0:	2d00      	cmp	r5, #0
 80077d2:	dd05      	ble.n	80077e0 <_dtoa_r+0x9b8>
 80077d4:	4639      	mov	r1, r7
 80077d6:	462a      	mov	r2, r5
 80077d8:	4620      	mov	r0, r4
 80077da:	f000 fc27 	bl	800802c <__lshift>
 80077de:	4607      	mov	r7, r0
 80077e0:	f1b8 0f00 	cmp.w	r8, #0
 80077e4:	d05b      	beq.n	800789e <_dtoa_r+0xa76>
 80077e6:	6879      	ldr	r1, [r7, #4]
 80077e8:	4620      	mov	r0, r4
 80077ea:	f000 fa0f 	bl	8007c0c <_Balloc>
 80077ee:	4605      	mov	r5, r0
 80077f0:	b928      	cbnz	r0, 80077fe <_dtoa_r+0x9d6>
 80077f2:	4b83      	ldr	r3, [pc, #524]	; (8007a00 <_dtoa_r+0xbd8>)
 80077f4:	4602      	mov	r2, r0
 80077f6:	f240 21ef 	movw	r1, #751	; 0x2ef
 80077fa:	f7ff bb2e 	b.w	8006e5a <_dtoa_r+0x32>
 80077fe:	693a      	ldr	r2, [r7, #16]
 8007800:	3202      	adds	r2, #2
 8007802:	0092      	lsls	r2, r2, #2
 8007804:	f107 010c 	add.w	r1, r7, #12
 8007808:	300c      	adds	r0, #12
 800780a:	f001 f801 	bl	8008810 <memcpy>
 800780e:	2201      	movs	r2, #1
 8007810:	4629      	mov	r1, r5
 8007812:	4620      	mov	r0, r4
 8007814:	f000 fc0a 	bl	800802c <__lshift>
 8007818:	9b00      	ldr	r3, [sp, #0]
 800781a:	3301      	adds	r3, #1
 800781c:	9304      	str	r3, [sp, #16]
 800781e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007822:	4413      	add	r3, r2
 8007824:	9308      	str	r3, [sp, #32]
 8007826:	9b02      	ldr	r3, [sp, #8]
 8007828:	f003 0301 	and.w	r3, r3, #1
 800782c:	46b8      	mov	r8, r7
 800782e:	9306      	str	r3, [sp, #24]
 8007830:	4607      	mov	r7, r0
 8007832:	9b04      	ldr	r3, [sp, #16]
 8007834:	4631      	mov	r1, r6
 8007836:	3b01      	subs	r3, #1
 8007838:	4650      	mov	r0, sl
 800783a:	9301      	str	r3, [sp, #4]
 800783c:	f7ff fa6a 	bl	8006d14 <quorem>
 8007840:	4641      	mov	r1, r8
 8007842:	9002      	str	r0, [sp, #8]
 8007844:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007848:	4650      	mov	r0, sl
 800784a:	f000 fc5b 	bl	8008104 <__mcmp>
 800784e:	463a      	mov	r2, r7
 8007850:	9005      	str	r0, [sp, #20]
 8007852:	4631      	mov	r1, r6
 8007854:	4620      	mov	r0, r4
 8007856:	f000 fc71 	bl	800813c <__mdiff>
 800785a:	68c2      	ldr	r2, [r0, #12]
 800785c:	4605      	mov	r5, r0
 800785e:	bb02      	cbnz	r2, 80078a2 <_dtoa_r+0xa7a>
 8007860:	4601      	mov	r1, r0
 8007862:	4650      	mov	r0, sl
 8007864:	f000 fc4e 	bl	8008104 <__mcmp>
 8007868:	4602      	mov	r2, r0
 800786a:	4629      	mov	r1, r5
 800786c:	4620      	mov	r0, r4
 800786e:	9209      	str	r2, [sp, #36]	; 0x24
 8007870:	f000 fa0c 	bl	8007c8c <_Bfree>
 8007874:	9b07      	ldr	r3, [sp, #28]
 8007876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007878:	9d04      	ldr	r5, [sp, #16]
 800787a:	ea43 0102 	orr.w	r1, r3, r2
 800787e:	9b06      	ldr	r3, [sp, #24]
 8007880:	4319      	orrs	r1, r3
 8007882:	d110      	bne.n	80078a6 <_dtoa_r+0xa7e>
 8007884:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007888:	d029      	beq.n	80078de <_dtoa_r+0xab6>
 800788a:	9b05      	ldr	r3, [sp, #20]
 800788c:	2b00      	cmp	r3, #0
 800788e:	dd02      	ble.n	8007896 <_dtoa_r+0xa6e>
 8007890:	9b02      	ldr	r3, [sp, #8]
 8007892:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007896:	9b01      	ldr	r3, [sp, #4]
 8007898:	f883 9000 	strb.w	r9, [r3]
 800789c:	e774      	b.n	8007788 <_dtoa_r+0x960>
 800789e:	4638      	mov	r0, r7
 80078a0:	e7ba      	b.n	8007818 <_dtoa_r+0x9f0>
 80078a2:	2201      	movs	r2, #1
 80078a4:	e7e1      	b.n	800786a <_dtoa_r+0xa42>
 80078a6:	9b05      	ldr	r3, [sp, #20]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	db04      	blt.n	80078b6 <_dtoa_r+0xa8e>
 80078ac:	9907      	ldr	r1, [sp, #28]
 80078ae:	430b      	orrs	r3, r1
 80078b0:	9906      	ldr	r1, [sp, #24]
 80078b2:	430b      	orrs	r3, r1
 80078b4:	d120      	bne.n	80078f8 <_dtoa_r+0xad0>
 80078b6:	2a00      	cmp	r2, #0
 80078b8:	dded      	ble.n	8007896 <_dtoa_r+0xa6e>
 80078ba:	4651      	mov	r1, sl
 80078bc:	2201      	movs	r2, #1
 80078be:	4620      	mov	r0, r4
 80078c0:	f000 fbb4 	bl	800802c <__lshift>
 80078c4:	4631      	mov	r1, r6
 80078c6:	4682      	mov	sl, r0
 80078c8:	f000 fc1c 	bl	8008104 <__mcmp>
 80078cc:	2800      	cmp	r0, #0
 80078ce:	dc03      	bgt.n	80078d8 <_dtoa_r+0xab0>
 80078d0:	d1e1      	bne.n	8007896 <_dtoa_r+0xa6e>
 80078d2:	f019 0f01 	tst.w	r9, #1
 80078d6:	d0de      	beq.n	8007896 <_dtoa_r+0xa6e>
 80078d8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80078dc:	d1d8      	bne.n	8007890 <_dtoa_r+0xa68>
 80078de:	9a01      	ldr	r2, [sp, #4]
 80078e0:	2339      	movs	r3, #57	; 0x39
 80078e2:	7013      	strb	r3, [r2, #0]
 80078e4:	462b      	mov	r3, r5
 80078e6:	461d      	mov	r5, r3
 80078e8:	3b01      	subs	r3, #1
 80078ea:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80078ee:	2a39      	cmp	r2, #57	; 0x39
 80078f0:	d06c      	beq.n	80079cc <_dtoa_r+0xba4>
 80078f2:	3201      	adds	r2, #1
 80078f4:	701a      	strb	r2, [r3, #0]
 80078f6:	e747      	b.n	8007788 <_dtoa_r+0x960>
 80078f8:	2a00      	cmp	r2, #0
 80078fa:	dd07      	ble.n	800790c <_dtoa_r+0xae4>
 80078fc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007900:	d0ed      	beq.n	80078de <_dtoa_r+0xab6>
 8007902:	9a01      	ldr	r2, [sp, #4]
 8007904:	f109 0301 	add.w	r3, r9, #1
 8007908:	7013      	strb	r3, [r2, #0]
 800790a:	e73d      	b.n	8007788 <_dtoa_r+0x960>
 800790c:	9b04      	ldr	r3, [sp, #16]
 800790e:	9a08      	ldr	r2, [sp, #32]
 8007910:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007914:	4293      	cmp	r3, r2
 8007916:	d043      	beq.n	80079a0 <_dtoa_r+0xb78>
 8007918:	4651      	mov	r1, sl
 800791a:	2300      	movs	r3, #0
 800791c:	220a      	movs	r2, #10
 800791e:	4620      	mov	r0, r4
 8007920:	f000 f9d6 	bl	8007cd0 <__multadd>
 8007924:	45b8      	cmp	r8, r7
 8007926:	4682      	mov	sl, r0
 8007928:	f04f 0300 	mov.w	r3, #0
 800792c:	f04f 020a 	mov.w	r2, #10
 8007930:	4641      	mov	r1, r8
 8007932:	4620      	mov	r0, r4
 8007934:	d107      	bne.n	8007946 <_dtoa_r+0xb1e>
 8007936:	f000 f9cb 	bl	8007cd0 <__multadd>
 800793a:	4680      	mov	r8, r0
 800793c:	4607      	mov	r7, r0
 800793e:	9b04      	ldr	r3, [sp, #16]
 8007940:	3301      	adds	r3, #1
 8007942:	9304      	str	r3, [sp, #16]
 8007944:	e775      	b.n	8007832 <_dtoa_r+0xa0a>
 8007946:	f000 f9c3 	bl	8007cd0 <__multadd>
 800794a:	4639      	mov	r1, r7
 800794c:	4680      	mov	r8, r0
 800794e:	2300      	movs	r3, #0
 8007950:	220a      	movs	r2, #10
 8007952:	4620      	mov	r0, r4
 8007954:	f000 f9bc 	bl	8007cd0 <__multadd>
 8007958:	4607      	mov	r7, r0
 800795a:	e7f0      	b.n	800793e <_dtoa_r+0xb16>
 800795c:	9b04      	ldr	r3, [sp, #16]
 800795e:	9301      	str	r3, [sp, #4]
 8007960:	9d00      	ldr	r5, [sp, #0]
 8007962:	4631      	mov	r1, r6
 8007964:	4650      	mov	r0, sl
 8007966:	f7ff f9d5 	bl	8006d14 <quorem>
 800796a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800796e:	9b00      	ldr	r3, [sp, #0]
 8007970:	f805 9b01 	strb.w	r9, [r5], #1
 8007974:	1aea      	subs	r2, r5, r3
 8007976:	9b01      	ldr	r3, [sp, #4]
 8007978:	4293      	cmp	r3, r2
 800797a:	dd07      	ble.n	800798c <_dtoa_r+0xb64>
 800797c:	4651      	mov	r1, sl
 800797e:	2300      	movs	r3, #0
 8007980:	220a      	movs	r2, #10
 8007982:	4620      	mov	r0, r4
 8007984:	f000 f9a4 	bl	8007cd0 <__multadd>
 8007988:	4682      	mov	sl, r0
 800798a:	e7ea      	b.n	8007962 <_dtoa_r+0xb3a>
 800798c:	9b01      	ldr	r3, [sp, #4]
 800798e:	2b00      	cmp	r3, #0
 8007990:	bfc8      	it	gt
 8007992:	461d      	movgt	r5, r3
 8007994:	9b00      	ldr	r3, [sp, #0]
 8007996:	bfd8      	it	le
 8007998:	2501      	movle	r5, #1
 800799a:	441d      	add	r5, r3
 800799c:	f04f 0800 	mov.w	r8, #0
 80079a0:	4651      	mov	r1, sl
 80079a2:	2201      	movs	r2, #1
 80079a4:	4620      	mov	r0, r4
 80079a6:	f000 fb41 	bl	800802c <__lshift>
 80079aa:	4631      	mov	r1, r6
 80079ac:	4682      	mov	sl, r0
 80079ae:	f000 fba9 	bl	8008104 <__mcmp>
 80079b2:	2800      	cmp	r0, #0
 80079b4:	dc96      	bgt.n	80078e4 <_dtoa_r+0xabc>
 80079b6:	d102      	bne.n	80079be <_dtoa_r+0xb96>
 80079b8:	f019 0f01 	tst.w	r9, #1
 80079bc:	d192      	bne.n	80078e4 <_dtoa_r+0xabc>
 80079be:	462b      	mov	r3, r5
 80079c0:	461d      	mov	r5, r3
 80079c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80079c6:	2a30      	cmp	r2, #48	; 0x30
 80079c8:	d0fa      	beq.n	80079c0 <_dtoa_r+0xb98>
 80079ca:	e6dd      	b.n	8007788 <_dtoa_r+0x960>
 80079cc:	9a00      	ldr	r2, [sp, #0]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d189      	bne.n	80078e6 <_dtoa_r+0xabe>
 80079d2:	f10b 0b01 	add.w	fp, fp, #1
 80079d6:	2331      	movs	r3, #49	; 0x31
 80079d8:	e796      	b.n	8007908 <_dtoa_r+0xae0>
 80079da:	4b0a      	ldr	r3, [pc, #40]	; (8007a04 <_dtoa_r+0xbdc>)
 80079dc:	f7ff ba99 	b.w	8006f12 <_dtoa_r+0xea>
 80079e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f47f aa6d 	bne.w	8006ec2 <_dtoa_r+0x9a>
 80079e8:	4b07      	ldr	r3, [pc, #28]	; (8007a08 <_dtoa_r+0xbe0>)
 80079ea:	f7ff ba92 	b.w	8006f12 <_dtoa_r+0xea>
 80079ee:	9b01      	ldr	r3, [sp, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	dcb5      	bgt.n	8007960 <_dtoa_r+0xb38>
 80079f4:	9b07      	ldr	r3, [sp, #28]
 80079f6:	2b02      	cmp	r3, #2
 80079f8:	f73f aeb1 	bgt.w	800775e <_dtoa_r+0x936>
 80079fc:	e7b0      	b.n	8007960 <_dtoa_r+0xb38>
 80079fe:	bf00      	nop
 8007a00:	08008ca5 	.word	0x08008ca5
 8007a04:	08008c05 	.word	0x08008c05
 8007a08:	08008c29 	.word	0x08008c29

08007a0c <_free_r>:
 8007a0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007a0e:	2900      	cmp	r1, #0
 8007a10:	d044      	beq.n	8007a9c <_free_r+0x90>
 8007a12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007a16:	9001      	str	r0, [sp, #4]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	f1a1 0404 	sub.w	r4, r1, #4
 8007a1e:	bfb8      	it	lt
 8007a20:	18e4      	addlt	r4, r4, r3
 8007a22:	f000 f8e7 	bl	8007bf4 <__malloc_lock>
 8007a26:	4a1e      	ldr	r2, [pc, #120]	; (8007aa0 <_free_r+0x94>)
 8007a28:	9801      	ldr	r0, [sp, #4]
 8007a2a:	6813      	ldr	r3, [r2, #0]
 8007a2c:	b933      	cbnz	r3, 8007a3c <_free_r+0x30>
 8007a2e:	6063      	str	r3, [r4, #4]
 8007a30:	6014      	str	r4, [r2, #0]
 8007a32:	b003      	add	sp, #12
 8007a34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007a38:	f000 b8e2 	b.w	8007c00 <__malloc_unlock>
 8007a3c:	42a3      	cmp	r3, r4
 8007a3e:	d908      	bls.n	8007a52 <_free_r+0x46>
 8007a40:	6825      	ldr	r5, [r4, #0]
 8007a42:	1961      	adds	r1, r4, r5
 8007a44:	428b      	cmp	r3, r1
 8007a46:	bf01      	itttt	eq
 8007a48:	6819      	ldreq	r1, [r3, #0]
 8007a4a:	685b      	ldreq	r3, [r3, #4]
 8007a4c:	1949      	addeq	r1, r1, r5
 8007a4e:	6021      	streq	r1, [r4, #0]
 8007a50:	e7ed      	b.n	8007a2e <_free_r+0x22>
 8007a52:	461a      	mov	r2, r3
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	b10b      	cbz	r3, 8007a5c <_free_r+0x50>
 8007a58:	42a3      	cmp	r3, r4
 8007a5a:	d9fa      	bls.n	8007a52 <_free_r+0x46>
 8007a5c:	6811      	ldr	r1, [r2, #0]
 8007a5e:	1855      	adds	r5, r2, r1
 8007a60:	42a5      	cmp	r5, r4
 8007a62:	d10b      	bne.n	8007a7c <_free_r+0x70>
 8007a64:	6824      	ldr	r4, [r4, #0]
 8007a66:	4421      	add	r1, r4
 8007a68:	1854      	adds	r4, r2, r1
 8007a6a:	42a3      	cmp	r3, r4
 8007a6c:	6011      	str	r1, [r2, #0]
 8007a6e:	d1e0      	bne.n	8007a32 <_free_r+0x26>
 8007a70:	681c      	ldr	r4, [r3, #0]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	6053      	str	r3, [r2, #4]
 8007a76:	440c      	add	r4, r1
 8007a78:	6014      	str	r4, [r2, #0]
 8007a7a:	e7da      	b.n	8007a32 <_free_r+0x26>
 8007a7c:	d902      	bls.n	8007a84 <_free_r+0x78>
 8007a7e:	230c      	movs	r3, #12
 8007a80:	6003      	str	r3, [r0, #0]
 8007a82:	e7d6      	b.n	8007a32 <_free_r+0x26>
 8007a84:	6825      	ldr	r5, [r4, #0]
 8007a86:	1961      	adds	r1, r4, r5
 8007a88:	428b      	cmp	r3, r1
 8007a8a:	bf04      	itt	eq
 8007a8c:	6819      	ldreq	r1, [r3, #0]
 8007a8e:	685b      	ldreq	r3, [r3, #4]
 8007a90:	6063      	str	r3, [r4, #4]
 8007a92:	bf04      	itt	eq
 8007a94:	1949      	addeq	r1, r1, r5
 8007a96:	6021      	streq	r1, [r4, #0]
 8007a98:	6054      	str	r4, [r2, #4]
 8007a9a:	e7ca      	b.n	8007a32 <_free_r+0x26>
 8007a9c:	b003      	add	sp, #12
 8007a9e:	bd30      	pop	{r4, r5, pc}
 8007aa0:	200004ac 	.word	0x200004ac

08007aa4 <malloc>:
 8007aa4:	4b02      	ldr	r3, [pc, #8]	; (8007ab0 <malloc+0xc>)
 8007aa6:	4601      	mov	r1, r0
 8007aa8:	6818      	ldr	r0, [r3, #0]
 8007aaa:	f000 b823 	b.w	8007af4 <_malloc_r>
 8007aae:	bf00      	nop
 8007ab0:	20000074 	.word	0x20000074

08007ab4 <sbrk_aligned>:
 8007ab4:	b570      	push	{r4, r5, r6, lr}
 8007ab6:	4e0e      	ldr	r6, [pc, #56]	; (8007af0 <sbrk_aligned+0x3c>)
 8007ab8:	460c      	mov	r4, r1
 8007aba:	6831      	ldr	r1, [r6, #0]
 8007abc:	4605      	mov	r5, r0
 8007abe:	b911      	cbnz	r1, 8007ac6 <sbrk_aligned+0x12>
 8007ac0:	f000 fe96 	bl	80087f0 <_sbrk_r>
 8007ac4:	6030      	str	r0, [r6, #0]
 8007ac6:	4621      	mov	r1, r4
 8007ac8:	4628      	mov	r0, r5
 8007aca:	f000 fe91 	bl	80087f0 <_sbrk_r>
 8007ace:	1c43      	adds	r3, r0, #1
 8007ad0:	d00a      	beq.n	8007ae8 <sbrk_aligned+0x34>
 8007ad2:	1cc4      	adds	r4, r0, #3
 8007ad4:	f024 0403 	bic.w	r4, r4, #3
 8007ad8:	42a0      	cmp	r0, r4
 8007ada:	d007      	beq.n	8007aec <sbrk_aligned+0x38>
 8007adc:	1a21      	subs	r1, r4, r0
 8007ade:	4628      	mov	r0, r5
 8007ae0:	f000 fe86 	bl	80087f0 <_sbrk_r>
 8007ae4:	3001      	adds	r0, #1
 8007ae6:	d101      	bne.n	8007aec <sbrk_aligned+0x38>
 8007ae8:	f04f 34ff 	mov.w	r4, #4294967295
 8007aec:	4620      	mov	r0, r4
 8007aee:	bd70      	pop	{r4, r5, r6, pc}
 8007af0:	200004b0 	.word	0x200004b0

08007af4 <_malloc_r>:
 8007af4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007af8:	1ccd      	adds	r5, r1, #3
 8007afa:	f025 0503 	bic.w	r5, r5, #3
 8007afe:	3508      	adds	r5, #8
 8007b00:	2d0c      	cmp	r5, #12
 8007b02:	bf38      	it	cc
 8007b04:	250c      	movcc	r5, #12
 8007b06:	2d00      	cmp	r5, #0
 8007b08:	4607      	mov	r7, r0
 8007b0a:	db01      	blt.n	8007b10 <_malloc_r+0x1c>
 8007b0c:	42a9      	cmp	r1, r5
 8007b0e:	d905      	bls.n	8007b1c <_malloc_r+0x28>
 8007b10:	230c      	movs	r3, #12
 8007b12:	603b      	str	r3, [r7, #0]
 8007b14:	2600      	movs	r6, #0
 8007b16:	4630      	mov	r0, r6
 8007b18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b1c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007bf0 <_malloc_r+0xfc>
 8007b20:	f000 f868 	bl	8007bf4 <__malloc_lock>
 8007b24:	f8d8 3000 	ldr.w	r3, [r8]
 8007b28:	461c      	mov	r4, r3
 8007b2a:	bb5c      	cbnz	r4, 8007b84 <_malloc_r+0x90>
 8007b2c:	4629      	mov	r1, r5
 8007b2e:	4638      	mov	r0, r7
 8007b30:	f7ff ffc0 	bl	8007ab4 <sbrk_aligned>
 8007b34:	1c43      	adds	r3, r0, #1
 8007b36:	4604      	mov	r4, r0
 8007b38:	d155      	bne.n	8007be6 <_malloc_r+0xf2>
 8007b3a:	f8d8 4000 	ldr.w	r4, [r8]
 8007b3e:	4626      	mov	r6, r4
 8007b40:	2e00      	cmp	r6, #0
 8007b42:	d145      	bne.n	8007bd0 <_malloc_r+0xdc>
 8007b44:	2c00      	cmp	r4, #0
 8007b46:	d048      	beq.n	8007bda <_malloc_r+0xe6>
 8007b48:	6823      	ldr	r3, [r4, #0]
 8007b4a:	4631      	mov	r1, r6
 8007b4c:	4638      	mov	r0, r7
 8007b4e:	eb04 0903 	add.w	r9, r4, r3
 8007b52:	f000 fe4d 	bl	80087f0 <_sbrk_r>
 8007b56:	4581      	cmp	r9, r0
 8007b58:	d13f      	bne.n	8007bda <_malloc_r+0xe6>
 8007b5a:	6821      	ldr	r1, [r4, #0]
 8007b5c:	1a6d      	subs	r5, r5, r1
 8007b5e:	4629      	mov	r1, r5
 8007b60:	4638      	mov	r0, r7
 8007b62:	f7ff ffa7 	bl	8007ab4 <sbrk_aligned>
 8007b66:	3001      	adds	r0, #1
 8007b68:	d037      	beq.n	8007bda <_malloc_r+0xe6>
 8007b6a:	6823      	ldr	r3, [r4, #0]
 8007b6c:	442b      	add	r3, r5
 8007b6e:	6023      	str	r3, [r4, #0]
 8007b70:	f8d8 3000 	ldr.w	r3, [r8]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d038      	beq.n	8007bea <_malloc_r+0xf6>
 8007b78:	685a      	ldr	r2, [r3, #4]
 8007b7a:	42a2      	cmp	r2, r4
 8007b7c:	d12b      	bne.n	8007bd6 <_malloc_r+0xe2>
 8007b7e:	2200      	movs	r2, #0
 8007b80:	605a      	str	r2, [r3, #4]
 8007b82:	e00f      	b.n	8007ba4 <_malloc_r+0xb0>
 8007b84:	6822      	ldr	r2, [r4, #0]
 8007b86:	1b52      	subs	r2, r2, r5
 8007b88:	d41f      	bmi.n	8007bca <_malloc_r+0xd6>
 8007b8a:	2a0b      	cmp	r2, #11
 8007b8c:	d917      	bls.n	8007bbe <_malloc_r+0xca>
 8007b8e:	1961      	adds	r1, r4, r5
 8007b90:	42a3      	cmp	r3, r4
 8007b92:	6025      	str	r5, [r4, #0]
 8007b94:	bf18      	it	ne
 8007b96:	6059      	strne	r1, [r3, #4]
 8007b98:	6863      	ldr	r3, [r4, #4]
 8007b9a:	bf08      	it	eq
 8007b9c:	f8c8 1000 	streq.w	r1, [r8]
 8007ba0:	5162      	str	r2, [r4, r5]
 8007ba2:	604b      	str	r3, [r1, #4]
 8007ba4:	4638      	mov	r0, r7
 8007ba6:	f104 060b 	add.w	r6, r4, #11
 8007baa:	f000 f829 	bl	8007c00 <__malloc_unlock>
 8007bae:	f026 0607 	bic.w	r6, r6, #7
 8007bb2:	1d23      	adds	r3, r4, #4
 8007bb4:	1af2      	subs	r2, r6, r3
 8007bb6:	d0ae      	beq.n	8007b16 <_malloc_r+0x22>
 8007bb8:	1b9b      	subs	r3, r3, r6
 8007bba:	50a3      	str	r3, [r4, r2]
 8007bbc:	e7ab      	b.n	8007b16 <_malloc_r+0x22>
 8007bbe:	42a3      	cmp	r3, r4
 8007bc0:	6862      	ldr	r2, [r4, #4]
 8007bc2:	d1dd      	bne.n	8007b80 <_malloc_r+0x8c>
 8007bc4:	f8c8 2000 	str.w	r2, [r8]
 8007bc8:	e7ec      	b.n	8007ba4 <_malloc_r+0xb0>
 8007bca:	4623      	mov	r3, r4
 8007bcc:	6864      	ldr	r4, [r4, #4]
 8007bce:	e7ac      	b.n	8007b2a <_malloc_r+0x36>
 8007bd0:	4634      	mov	r4, r6
 8007bd2:	6876      	ldr	r6, [r6, #4]
 8007bd4:	e7b4      	b.n	8007b40 <_malloc_r+0x4c>
 8007bd6:	4613      	mov	r3, r2
 8007bd8:	e7cc      	b.n	8007b74 <_malloc_r+0x80>
 8007bda:	230c      	movs	r3, #12
 8007bdc:	603b      	str	r3, [r7, #0]
 8007bde:	4638      	mov	r0, r7
 8007be0:	f000 f80e 	bl	8007c00 <__malloc_unlock>
 8007be4:	e797      	b.n	8007b16 <_malloc_r+0x22>
 8007be6:	6025      	str	r5, [r4, #0]
 8007be8:	e7dc      	b.n	8007ba4 <_malloc_r+0xb0>
 8007bea:	605b      	str	r3, [r3, #4]
 8007bec:	deff      	udf	#255	; 0xff
 8007bee:	bf00      	nop
 8007bf0:	200004ac 	.word	0x200004ac

08007bf4 <__malloc_lock>:
 8007bf4:	4801      	ldr	r0, [pc, #4]	; (8007bfc <__malloc_lock+0x8>)
 8007bf6:	f7ff b88b 	b.w	8006d10 <__retarget_lock_acquire_recursive>
 8007bfa:	bf00      	nop
 8007bfc:	200004a8 	.word	0x200004a8

08007c00 <__malloc_unlock>:
 8007c00:	4801      	ldr	r0, [pc, #4]	; (8007c08 <__malloc_unlock+0x8>)
 8007c02:	f7ff b886 	b.w	8006d12 <__retarget_lock_release_recursive>
 8007c06:	bf00      	nop
 8007c08:	200004a8 	.word	0x200004a8

08007c0c <_Balloc>:
 8007c0c:	b570      	push	{r4, r5, r6, lr}
 8007c0e:	69c6      	ldr	r6, [r0, #28]
 8007c10:	4604      	mov	r4, r0
 8007c12:	460d      	mov	r5, r1
 8007c14:	b976      	cbnz	r6, 8007c34 <_Balloc+0x28>
 8007c16:	2010      	movs	r0, #16
 8007c18:	f7ff ff44 	bl	8007aa4 <malloc>
 8007c1c:	4602      	mov	r2, r0
 8007c1e:	61e0      	str	r0, [r4, #28]
 8007c20:	b920      	cbnz	r0, 8007c2c <_Balloc+0x20>
 8007c22:	4b18      	ldr	r3, [pc, #96]	; (8007c84 <_Balloc+0x78>)
 8007c24:	4818      	ldr	r0, [pc, #96]	; (8007c88 <_Balloc+0x7c>)
 8007c26:	216b      	movs	r1, #107	; 0x6b
 8007c28:	f000 fe00 	bl	800882c <__assert_func>
 8007c2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007c30:	6006      	str	r6, [r0, #0]
 8007c32:	60c6      	str	r6, [r0, #12]
 8007c34:	69e6      	ldr	r6, [r4, #28]
 8007c36:	68f3      	ldr	r3, [r6, #12]
 8007c38:	b183      	cbz	r3, 8007c5c <_Balloc+0x50>
 8007c3a:	69e3      	ldr	r3, [r4, #28]
 8007c3c:	68db      	ldr	r3, [r3, #12]
 8007c3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007c42:	b9b8      	cbnz	r0, 8007c74 <_Balloc+0x68>
 8007c44:	2101      	movs	r1, #1
 8007c46:	fa01 f605 	lsl.w	r6, r1, r5
 8007c4a:	1d72      	adds	r2, r6, #5
 8007c4c:	0092      	lsls	r2, r2, #2
 8007c4e:	4620      	mov	r0, r4
 8007c50:	f000 fe0a 	bl	8008868 <_calloc_r>
 8007c54:	b160      	cbz	r0, 8007c70 <_Balloc+0x64>
 8007c56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007c5a:	e00e      	b.n	8007c7a <_Balloc+0x6e>
 8007c5c:	2221      	movs	r2, #33	; 0x21
 8007c5e:	2104      	movs	r1, #4
 8007c60:	4620      	mov	r0, r4
 8007c62:	f000 fe01 	bl	8008868 <_calloc_r>
 8007c66:	69e3      	ldr	r3, [r4, #28]
 8007c68:	60f0      	str	r0, [r6, #12]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d1e4      	bne.n	8007c3a <_Balloc+0x2e>
 8007c70:	2000      	movs	r0, #0
 8007c72:	bd70      	pop	{r4, r5, r6, pc}
 8007c74:	6802      	ldr	r2, [r0, #0]
 8007c76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007c80:	e7f7      	b.n	8007c72 <_Balloc+0x66>
 8007c82:	bf00      	nop
 8007c84:	08008c36 	.word	0x08008c36
 8007c88:	08008cb6 	.word	0x08008cb6

08007c8c <_Bfree>:
 8007c8c:	b570      	push	{r4, r5, r6, lr}
 8007c8e:	69c6      	ldr	r6, [r0, #28]
 8007c90:	4605      	mov	r5, r0
 8007c92:	460c      	mov	r4, r1
 8007c94:	b976      	cbnz	r6, 8007cb4 <_Bfree+0x28>
 8007c96:	2010      	movs	r0, #16
 8007c98:	f7ff ff04 	bl	8007aa4 <malloc>
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	61e8      	str	r0, [r5, #28]
 8007ca0:	b920      	cbnz	r0, 8007cac <_Bfree+0x20>
 8007ca2:	4b09      	ldr	r3, [pc, #36]	; (8007cc8 <_Bfree+0x3c>)
 8007ca4:	4809      	ldr	r0, [pc, #36]	; (8007ccc <_Bfree+0x40>)
 8007ca6:	218f      	movs	r1, #143	; 0x8f
 8007ca8:	f000 fdc0 	bl	800882c <__assert_func>
 8007cac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007cb0:	6006      	str	r6, [r0, #0]
 8007cb2:	60c6      	str	r6, [r0, #12]
 8007cb4:	b13c      	cbz	r4, 8007cc6 <_Bfree+0x3a>
 8007cb6:	69eb      	ldr	r3, [r5, #28]
 8007cb8:	6862      	ldr	r2, [r4, #4]
 8007cba:	68db      	ldr	r3, [r3, #12]
 8007cbc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007cc0:	6021      	str	r1, [r4, #0]
 8007cc2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007cc6:	bd70      	pop	{r4, r5, r6, pc}
 8007cc8:	08008c36 	.word	0x08008c36
 8007ccc:	08008cb6 	.word	0x08008cb6

08007cd0 <__multadd>:
 8007cd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cd4:	690d      	ldr	r5, [r1, #16]
 8007cd6:	4607      	mov	r7, r0
 8007cd8:	460c      	mov	r4, r1
 8007cda:	461e      	mov	r6, r3
 8007cdc:	f101 0c14 	add.w	ip, r1, #20
 8007ce0:	2000      	movs	r0, #0
 8007ce2:	f8dc 3000 	ldr.w	r3, [ip]
 8007ce6:	b299      	uxth	r1, r3
 8007ce8:	fb02 6101 	mla	r1, r2, r1, r6
 8007cec:	0c1e      	lsrs	r6, r3, #16
 8007cee:	0c0b      	lsrs	r3, r1, #16
 8007cf0:	fb02 3306 	mla	r3, r2, r6, r3
 8007cf4:	b289      	uxth	r1, r1
 8007cf6:	3001      	adds	r0, #1
 8007cf8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007cfc:	4285      	cmp	r5, r0
 8007cfe:	f84c 1b04 	str.w	r1, [ip], #4
 8007d02:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007d06:	dcec      	bgt.n	8007ce2 <__multadd+0x12>
 8007d08:	b30e      	cbz	r6, 8007d4e <__multadd+0x7e>
 8007d0a:	68a3      	ldr	r3, [r4, #8]
 8007d0c:	42ab      	cmp	r3, r5
 8007d0e:	dc19      	bgt.n	8007d44 <__multadd+0x74>
 8007d10:	6861      	ldr	r1, [r4, #4]
 8007d12:	4638      	mov	r0, r7
 8007d14:	3101      	adds	r1, #1
 8007d16:	f7ff ff79 	bl	8007c0c <_Balloc>
 8007d1a:	4680      	mov	r8, r0
 8007d1c:	b928      	cbnz	r0, 8007d2a <__multadd+0x5a>
 8007d1e:	4602      	mov	r2, r0
 8007d20:	4b0c      	ldr	r3, [pc, #48]	; (8007d54 <__multadd+0x84>)
 8007d22:	480d      	ldr	r0, [pc, #52]	; (8007d58 <__multadd+0x88>)
 8007d24:	21ba      	movs	r1, #186	; 0xba
 8007d26:	f000 fd81 	bl	800882c <__assert_func>
 8007d2a:	6922      	ldr	r2, [r4, #16]
 8007d2c:	3202      	adds	r2, #2
 8007d2e:	f104 010c 	add.w	r1, r4, #12
 8007d32:	0092      	lsls	r2, r2, #2
 8007d34:	300c      	adds	r0, #12
 8007d36:	f000 fd6b 	bl	8008810 <memcpy>
 8007d3a:	4621      	mov	r1, r4
 8007d3c:	4638      	mov	r0, r7
 8007d3e:	f7ff ffa5 	bl	8007c8c <_Bfree>
 8007d42:	4644      	mov	r4, r8
 8007d44:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d48:	3501      	adds	r5, #1
 8007d4a:	615e      	str	r6, [r3, #20]
 8007d4c:	6125      	str	r5, [r4, #16]
 8007d4e:	4620      	mov	r0, r4
 8007d50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d54:	08008ca5 	.word	0x08008ca5
 8007d58:	08008cb6 	.word	0x08008cb6

08007d5c <__hi0bits>:
 8007d5c:	0c03      	lsrs	r3, r0, #16
 8007d5e:	041b      	lsls	r3, r3, #16
 8007d60:	b9d3      	cbnz	r3, 8007d98 <__hi0bits+0x3c>
 8007d62:	0400      	lsls	r0, r0, #16
 8007d64:	2310      	movs	r3, #16
 8007d66:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007d6a:	bf04      	itt	eq
 8007d6c:	0200      	lsleq	r0, r0, #8
 8007d6e:	3308      	addeq	r3, #8
 8007d70:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007d74:	bf04      	itt	eq
 8007d76:	0100      	lsleq	r0, r0, #4
 8007d78:	3304      	addeq	r3, #4
 8007d7a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007d7e:	bf04      	itt	eq
 8007d80:	0080      	lsleq	r0, r0, #2
 8007d82:	3302      	addeq	r3, #2
 8007d84:	2800      	cmp	r0, #0
 8007d86:	db05      	blt.n	8007d94 <__hi0bits+0x38>
 8007d88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007d8c:	f103 0301 	add.w	r3, r3, #1
 8007d90:	bf08      	it	eq
 8007d92:	2320      	moveq	r3, #32
 8007d94:	4618      	mov	r0, r3
 8007d96:	4770      	bx	lr
 8007d98:	2300      	movs	r3, #0
 8007d9a:	e7e4      	b.n	8007d66 <__hi0bits+0xa>

08007d9c <__lo0bits>:
 8007d9c:	6803      	ldr	r3, [r0, #0]
 8007d9e:	f013 0207 	ands.w	r2, r3, #7
 8007da2:	d00c      	beq.n	8007dbe <__lo0bits+0x22>
 8007da4:	07d9      	lsls	r1, r3, #31
 8007da6:	d422      	bmi.n	8007dee <__lo0bits+0x52>
 8007da8:	079a      	lsls	r2, r3, #30
 8007daa:	bf49      	itett	mi
 8007dac:	085b      	lsrmi	r3, r3, #1
 8007dae:	089b      	lsrpl	r3, r3, #2
 8007db0:	6003      	strmi	r3, [r0, #0]
 8007db2:	2201      	movmi	r2, #1
 8007db4:	bf5c      	itt	pl
 8007db6:	6003      	strpl	r3, [r0, #0]
 8007db8:	2202      	movpl	r2, #2
 8007dba:	4610      	mov	r0, r2
 8007dbc:	4770      	bx	lr
 8007dbe:	b299      	uxth	r1, r3
 8007dc0:	b909      	cbnz	r1, 8007dc6 <__lo0bits+0x2a>
 8007dc2:	0c1b      	lsrs	r3, r3, #16
 8007dc4:	2210      	movs	r2, #16
 8007dc6:	b2d9      	uxtb	r1, r3
 8007dc8:	b909      	cbnz	r1, 8007dce <__lo0bits+0x32>
 8007dca:	3208      	adds	r2, #8
 8007dcc:	0a1b      	lsrs	r3, r3, #8
 8007dce:	0719      	lsls	r1, r3, #28
 8007dd0:	bf04      	itt	eq
 8007dd2:	091b      	lsreq	r3, r3, #4
 8007dd4:	3204      	addeq	r2, #4
 8007dd6:	0799      	lsls	r1, r3, #30
 8007dd8:	bf04      	itt	eq
 8007dda:	089b      	lsreq	r3, r3, #2
 8007ddc:	3202      	addeq	r2, #2
 8007dde:	07d9      	lsls	r1, r3, #31
 8007de0:	d403      	bmi.n	8007dea <__lo0bits+0x4e>
 8007de2:	085b      	lsrs	r3, r3, #1
 8007de4:	f102 0201 	add.w	r2, r2, #1
 8007de8:	d003      	beq.n	8007df2 <__lo0bits+0x56>
 8007dea:	6003      	str	r3, [r0, #0]
 8007dec:	e7e5      	b.n	8007dba <__lo0bits+0x1e>
 8007dee:	2200      	movs	r2, #0
 8007df0:	e7e3      	b.n	8007dba <__lo0bits+0x1e>
 8007df2:	2220      	movs	r2, #32
 8007df4:	e7e1      	b.n	8007dba <__lo0bits+0x1e>
	...

08007df8 <__i2b>:
 8007df8:	b510      	push	{r4, lr}
 8007dfa:	460c      	mov	r4, r1
 8007dfc:	2101      	movs	r1, #1
 8007dfe:	f7ff ff05 	bl	8007c0c <_Balloc>
 8007e02:	4602      	mov	r2, r0
 8007e04:	b928      	cbnz	r0, 8007e12 <__i2b+0x1a>
 8007e06:	4b05      	ldr	r3, [pc, #20]	; (8007e1c <__i2b+0x24>)
 8007e08:	4805      	ldr	r0, [pc, #20]	; (8007e20 <__i2b+0x28>)
 8007e0a:	f240 1145 	movw	r1, #325	; 0x145
 8007e0e:	f000 fd0d 	bl	800882c <__assert_func>
 8007e12:	2301      	movs	r3, #1
 8007e14:	6144      	str	r4, [r0, #20]
 8007e16:	6103      	str	r3, [r0, #16]
 8007e18:	bd10      	pop	{r4, pc}
 8007e1a:	bf00      	nop
 8007e1c:	08008ca5 	.word	0x08008ca5
 8007e20:	08008cb6 	.word	0x08008cb6

08007e24 <__multiply>:
 8007e24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e28:	4691      	mov	r9, r2
 8007e2a:	690a      	ldr	r2, [r1, #16]
 8007e2c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	bfb8      	it	lt
 8007e34:	460b      	movlt	r3, r1
 8007e36:	460c      	mov	r4, r1
 8007e38:	bfbc      	itt	lt
 8007e3a:	464c      	movlt	r4, r9
 8007e3c:	4699      	movlt	r9, r3
 8007e3e:	6927      	ldr	r7, [r4, #16]
 8007e40:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007e44:	68a3      	ldr	r3, [r4, #8]
 8007e46:	6861      	ldr	r1, [r4, #4]
 8007e48:	eb07 060a 	add.w	r6, r7, sl
 8007e4c:	42b3      	cmp	r3, r6
 8007e4e:	b085      	sub	sp, #20
 8007e50:	bfb8      	it	lt
 8007e52:	3101      	addlt	r1, #1
 8007e54:	f7ff feda 	bl	8007c0c <_Balloc>
 8007e58:	b930      	cbnz	r0, 8007e68 <__multiply+0x44>
 8007e5a:	4602      	mov	r2, r0
 8007e5c:	4b44      	ldr	r3, [pc, #272]	; (8007f70 <__multiply+0x14c>)
 8007e5e:	4845      	ldr	r0, [pc, #276]	; (8007f74 <__multiply+0x150>)
 8007e60:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8007e64:	f000 fce2 	bl	800882c <__assert_func>
 8007e68:	f100 0514 	add.w	r5, r0, #20
 8007e6c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e70:	462b      	mov	r3, r5
 8007e72:	2200      	movs	r2, #0
 8007e74:	4543      	cmp	r3, r8
 8007e76:	d321      	bcc.n	8007ebc <__multiply+0x98>
 8007e78:	f104 0314 	add.w	r3, r4, #20
 8007e7c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007e80:	f109 0314 	add.w	r3, r9, #20
 8007e84:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007e88:	9202      	str	r2, [sp, #8]
 8007e8a:	1b3a      	subs	r2, r7, r4
 8007e8c:	3a15      	subs	r2, #21
 8007e8e:	f022 0203 	bic.w	r2, r2, #3
 8007e92:	3204      	adds	r2, #4
 8007e94:	f104 0115 	add.w	r1, r4, #21
 8007e98:	428f      	cmp	r7, r1
 8007e9a:	bf38      	it	cc
 8007e9c:	2204      	movcc	r2, #4
 8007e9e:	9201      	str	r2, [sp, #4]
 8007ea0:	9a02      	ldr	r2, [sp, #8]
 8007ea2:	9303      	str	r3, [sp, #12]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d80c      	bhi.n	8007ec2 <__multiply+0x9e>
 8007ea8:	2e00      	cmp	r6, #0
 8007eaa:	dd03      	ble.n	8007eb4 <__multiply+0x90>
 8007eac:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d05b      	beq.n	8007f6c <__multiply+0x148>
 8007eb4:	6106      	str	r6, [r0, #16]
 8007eb6:	b005      	add	sp, #20
 8007eb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ebc:	f843 2b04 	str.w	r2, [r3], #4
 8007ec0:	e7d8      	b.n	8007e74 <__multiply+0x50>
 8007ec2:	f8b3 a000 	ldrh.w	sl, [r3]
 8007ec6:	f1ba 0f00 	cmp.w	sl, #0
 8007eca:	d024      	beq.n	8007f16 <__multiply+0xf2>
 8007ecc:	f104 0e14 	add.w	lr, r4, #20
 8007ed0:	46a9      	mov	r9, r5
 8007ed2:	f04f 0c00 	mov.w	ip, #0
 8007ed6:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007eda:	f8d9 1000 	ldr.w	r1, [r9]
 8007ede:	fa1f fb82 	uxth.w	fp, r2
 8007ee2:	b289      	uxth	r1, r1
 8007ee4:	fb0a 110b 	mla	r1, sl, fp, r1
 8007ee8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007eec:	f8d9 2000 	ldr.w	r2, [r9]
 8007ef0:	4461      	add	r1, ip
 8007ef2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007ef6:	fb0a c20b 	mla	r2, sl, fp, ip
 8007efa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007efe:	b289      	uxth	r1, r1
 8007f00:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007f04:	4577      	cmp	r7, lr
 8007f06:	f849 1b04 	str.w	r1, [r9], #4
 8007f0a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007f0e:	d8e2      	bhi.n	8007ed6 <__multiply+0xb2>
 8007f10:	9a01      	ldr	r2, [sp, #4]
 8007f12:	f845 c002 	str.w	ip, [r5, r2]
 8007f16:	9a03      	ldr	r2, [sp, #12]
 8007f18:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007f1c:	3304      	adds	r3, #4
 8007f1e:	f1b9 0f00 	cmp.w	r9, #0
 8007f22:	d021      	beq.n	8007f68 <__multiply+0x144>
 8007f24:	6829      	ldr	r1, [r5, #0]
 8007f26:	f104 0c14 	add.w	ip, r4, #20
 8007f2a:	46ae      	mov	lr, r5
 8007f2c:	f04f 0a00 	mov.w	sl, #0
 8007f30:	f8bc b000 	ldrh.w	fp, [ip]
 8007f34:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007f38:	fb09 220b 	mla	r2, r9, fp, r2
 8007f3c:	4452      	add	r2, sl
 8007f3e:	b289      	uxth	r1, r1
 8007f40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007f44:	f84e 1b04 	str.w	r1, [lr], #4
 8007f48:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007f4c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007f50:	f8be 1000 	ldrh.w	r1, [lr]
 8007f54:	fb09 110a 	mla	r1, r9, sl, r1
 8007f58:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007f5c:	4567      	cmp	r7, ip
 8007f5e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007f62:	d8e5      	bhi.n	8007f30 <__multiply+0x10c>
 8007f64:	9a01      	ldr	r2, [sp, #4]
 8007f66:	50a9      	str	r1, [r5, r2]
 8007f68:	3504      	adds	r5, #4
 8007f6a:	e799      	b.n	8007ea0 <__multiply+0x7c>
 8007f6c:	3e01      	subs	r6, #1
 8007f6e:	e79b      	b.n	8007ea8 <__multiply+0x84>
 8007f70:	08008ca5 	.word	0x08008ca5
 8007f74:	08008cb6 	.word	0x08008cb6

08007f78 <__pow5mult>:
 8007f78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f7c:	4615      	mov	r5, r2
 8007f7e:	f012 0203 	ands.w	r2, r2, #3
 8007f82:	4606      	mov	r6, r0
 8007f84:	460f      	mov	r7, r1
 8007f86:	d007      	beq.n	8007f98 <__pow5mult+0x20>
 8007f88:	4c25      	ldr	r4, [pc, #148]	; (8008020 <__pow5mult+0xa8>)
 8007f8a:	3a01      	subs	r2, #1
 8007f8c:	2300      	movs	r3, #0
 8007f8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f92:	f7ff fe9d 	bl	8007cd0 <__multadd>
 8007f96:	4607      	mov	r7, r0
 8007f98:	10ad      	asrs	r5, r5, #2
 8007f9a:	d03d      	beq.n	8008018 <__pow5mult+0xa0>
 8007f9c:	69f4      	ldr	r4, [r6, #28]
 8007f9e:	b97c      	cbnz	r4, 8007fc0 <__pow5mult+0x48>
 8007fa0:	2010      	movs	r0, #16
 8007fa2:	f7ff fd7f 	bl	8007aa4 <malloc>
 8007fa6:	4602      	mov	r2, r0
 8007fa8:	61f0      	str	r0, [r6, #28]
 8007faa:	b928      	cbnz	r0, 8007fb8 <__pow5mult+0x40>
 8007fac:	4b1d      	ldr	r3, [pc, #116]	; (8008024 <__pow5mult+0xac>)
 8007fae:	481e      	ldr	r0, [pc, #120]	; (8008028 <__pow5mult+0xb0>)
 8007fb0:	f240 11b3 	movw	r1, #435	; 0x1b3
 8007fb4:	f000 fc3a 	bl	800882c <__assert_func>
 8007fb8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007fbc:	6004      	str	r4, [r0, #0]
 8007fbe:	60c4      	str	r4, [r0, #12]
 8007fc0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8007fc4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007fc8:	b94c      	cbnz	r4, 8007fde <__pow5mult+0x66>
 8007fca:	f240 2171 	movw	r1, #625	; 0x271
 8007fce:	4630      	mov	r0, r6
 8007fd0:	f7ff ff12 	bl	8007df8 <__i2b>
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fda:	4604      	mov	r4, r0
 8007fdc:	6003      	str	r3, [r0, #0]
 8007fde:	f04f 0900 	mov.w	r9, #0
 8007fe2:	07eb      	lsls	r3, r5, #31
 8007fe4:	d50a      	bpl.n	8007ffc <__pow5mult+0x84>
 8007fe6:	4639      	mov	r1, r7
 8007fe8:	4622      	mov	r2, r4
 8007fea:	4630      	mov	r0, r6
 8007fec:	f7ff ff1a 	bl	8007e24 <__multiply>
 8007ff0:	4639      	mov	r1, r7
 8007ff2:	4680      	mov	r8, r0
 8007ff4:	4630      	mov	r0, r6
 8007ff6:	f7ff fe49 	bl	8007c8c <_Bfree>
 8007ffa:	4647      	mov	r7, r8
 8007ffc:	106d      	asrs	r5, r5, #1
 8007ffe:	d00b      	beq.n	8008018 <__pow5mult+0xa0>
 8008000:	6820      	ldr	r0, [r4, #0]
 8008002:	b938      	cbnz	r0, 8008014 <__pow5mult+0x9c>
 8008004:	4622      	mov	r2, r4
 8008006:	4621      	mov	r1, r4
 8008008:	4630      	mov	r0, r6
 800800a:	f7ff ff0b 	bl	8007e24 <__multiply>
 800800e:	6020      	str	r0, [r4, #0]
 8008010:	f8c0 9000 	str.w	r9, [r0]
 8008014:	4604      	mov	r4, r0
 8008016:	e7e4      	b.n	8007fe2 <__pow5mult+0x6a>
 8008018:	4638      	mov	r0, r7
 800801a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800801e:	bf00      	nop
 8008020:	08008e00 	.word	0x08008e00
 8008024:	08008c36 	.word	0x08008c36
 8008028:	08008cb6 	.word	0x08008cb6

0800802c <__lshift>:
 800802c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008030:	460c      	mov	r4, r1
 8008032:	6849      	ldr	r1, [r1, #4]
 8008034:	6923      	ldr	r3, [r4, #16]
 8008036:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800803a:	68a3      	ldr	r3, [r4, #8]
 800803c:	4607      	mov	r7, r0
 800803e:	4691      	mov	r9, r2
 8008040:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008044:	f108 0601 	add.w	r6, r8, #1
 8008048:	42b3      	cmp	r3, r6
 800804a:	db0b      	blt.n	8008064 <__lshift+0x38>
 800804c:	4638      	mov	r0, r7
 800804e:	f7ff fddd 	bl	8007c0c <_Balloc>
 8008052:	4605      	mov	r5, r0
 8008054:	b948      	cbnz	r0, 800806a <__lshift+0x3e>
 8008056:	4602      	mov	r2, r0
 8008058:	4b28      	ldr	r3, [pc, #160]	; (80080fc <__lshift+0xd0>)
 800805a:	4829      	ldr	r0, [pc, #164]	; (8008100 <__lshift+0xd4>)
 800805c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008060:	f000 fbe4 	bl	800882c <__assert_func>
 8008064:	3101      	adds	r1, #1
 8008066:	005b      	lsls	r3, r3, #1
 8008068:	e7ee      	b.n	8008048 <__lshift+0x1c>
 800806a:	2300      	movs	r3, #0
 800806c:	f100 0114 	add.w	r1, r0, #20
 8008070:	f100 0210 	add.w	r2, r0, #16
 8008074:	4618      	mov	r0, r3
 8008076:	4553      	cmp	r3, sl
 8008078:	db33      	blt.n	80080e2 <__lshift+0xb6>
 800807a:	6920      	ldr	r0, [r4, #16]
 800807c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008080:	f104 0314 	add.w	r3, r4, #20
 8008084:	f019 091f 	ands.w	r9, r9, #31
 8008088:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800808c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008090:	d02b      	beq.n	80080ea <__lshift+0xbe>
 8008092:	f1c9 0e20 	rsb	lr, r9, #32
 8008096:	468a      	mov	sl, r1
 8008098:	2200      	movs	r2, #0
 800809a:	6818      	ldr	r0, [r3, #0]
 800809c:	fa00 f009 	lsl.w	r0, r0, r9
 80080a0:	4310      	orrs	r0, r2
 80080a2:	f84a 0b04 	str.w	r0, [sl], #4
 80080a6:	f853 2b04 	ldr.w	r2, [r3], #4
 80080aa:	459c      	cmp	ip, r3
 80080ac:	fa22 f20e 	lsr.w	r2, r2, lr
 80080b0:	d8f3      	bhi.n	800809a <__lshift+0x6e>
 80080b2:	ebac 0304 	sub.w	r3, ip, r4
 80080b6:	3b15      	subs	r3, #21
 80080b8:	f023 0303 	bic.w	r3, r3, #3
 80080bc:	3304      	adds	r3, #4
 80080be:	f104 0015 	add.w	r0, r4, #21
 80080c2:	4584      	cmp	ip, r0
 80080c4:	bf38      	it	cc
 80080c6:	2304      	movcc	r3, #4
 80080c8:	50ca      	str	r2, [r1, r3]
 80080ca:	b10a      	cbz	r2, 80080d0 <__lshift+0xa4>
 80080cc:	f108 0602 	add.w	r6, r8, #2
 80080d0:	3e01      	subs	r6, #1
 80080d2:	4638      	mov	r0, r7
 80080d4:	612e      	str	r6, [r5, #16]
 80080d6:	4621      	mov	r1, r4
 80080d8:	f7ff fdd8 	bl	8007c8c <_Bfree>
 80080dc:	4628      	mov	r0, r5
 80080de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080e2:	f842 0f04 	str.w	r0, [r2, #4]!
 80080e6:	3301      	adds	r3, #1
 80080e8:	e7c5      	b.n	8008076 <__lshift+0x4a>
 80080ea:	3904      	subs	r1, #4
 80080ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80080f0:	f841 2f04 	str.w	r2, [r1, #4]!
 80080f4:	459c      	cmp	ip, r3
 80080f6:	d8f9      	bhi.n	80080ec <__lshift+0xc0>
 80080f8:	e7ea      	b.n	80080d0 <__lshift+0xa4>
 80080fa:	bf00      	nop
 80080fc:	08008ca5 	.word	0x08008ca5
 8008100:	08008cb6 	.word	0x08008cb6

08008104 <__mcmp>:
 8008104:	b530      	push	{r4, r5, lr}
 8008106:	6902      	ldr	r2, [r0, #16]
 8008108:	690c      	ldr	r4, [r1, #16]
 800810a:	1b12      	subs	r2, r2, r4
 800810c:	d10e      	bne.n	800812c <__mcmp+0x28>
 800810e:	f100 0314 	add.w	r3, r0, #20
 8008112:	3114      	adds	r1, #20
 8008114:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008118:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800811c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008120:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008124:	42a5      	cmp	r5, r4
 8008126:	d003      	beq.n	8008130 <__mcmp+0x2c>
 8008128:	d305      	bcc.n	8008136 <__mcmp+0x32>
 800812a:	2201      	movs	r2, #1
 800812c:	4610      	mov	r0, r2
 800812e:	bd30      	pop	{r4, r5, pc}
 8008130:	4283      	cmp	r3, r0
 8008132:	d3f3      	bcc.n	800811c <__mcmp+0x18>
 8008134:	e7fa      	b.n	800812c <__mcmp+0x28>
 8008136:	f04f 32ff 	mov.w	r2, #4294967295
 800813a:	e7f7      	b.n	800812c <__mcmp+0x28>

0800813c <__mdiff>:
 800813c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008140:	460c      	mov	r4, r1
 8008142:	4606      	mov	r6, r0
 8008144:	4611      	mov	r1, r2
 8008146:	4620      	mov	r0, r4
 8008148:	4690      	mov	r8, r2
 800814a:	f7ff ffdb 	bl	8008104 <__mcmp>
 800814e:	1e05      	subs	r5, r0, #0
 8008150:	d110      	bne.n	8008174 <__mdiff+0x38>
 8008152:	4629      	mov	r1, r5
 8008154:	4630      	mov	r0, r6
 8008156:	f7ff fd59 	bl	8007c0c <_Balloc>
 800815a:	b930      	cbnz	r0, 800816a <__mdiff+0x2e>
 800815c:	4b3a      	ldr	r3, [pc, #232]	; (8008248 <__mdiff+0x10c>)
 800815e:	4602      	mov	r2, r0
 8008160:	f240 2137 	movw	r1, #567	; 0x237
 8008164:	4839      	ldr	r0, [pc, #228]	; (800824c <__mdiff+0x110>)
 8008166:	f000 fb61 	bl	800882c <__assert_func>
 800816a:	2301      	movs	r3, #1
 800816c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008170:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008174:	bfa4      	itt	ge
 8008176:	4643      	movge	r3, r8
 8008178:	46a0      	movge	r8, r4
 800817a:	4630      	mov	r0, r6
 800817c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008180:	bfa6      	itte	ge
 8008182:	461c      	movge	r4, r3
 8008184:	2500      	movge	r5, #0
 8008186:	2501      	movlt	r5, #1
 8008188:	f7ff fd40 	bl	8007c0c <_Balloc>
 800818c:	b920      	cbnz	r0, 8008198 <__mdiff+0x5c>
 800818e:	4b2e      	ldr	r3, [pc, #184]	; (8008248 <__mdiff+0x10c>)
 8008190:	4602      	mov	r2, r0
 8008192:	f240 2145 	movw	r1, #581	; 0x245
 8008196:	e7e5      	b.n	8008164 <__mdiff+0x28>
 8008198:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800819c:	6926      	ldr	r6, [r4, #16]
 800819e:	60c5      	str	r5, [r0, #12]
 80081a0:	f104 0914 	add.w	r9, r4, #20
 80081a4:	f108 0514 	add.w	r5, r8, #20
 80081a8:	f100 0e14 	add.w	lr, r0, #20
 80081ac:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80081b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80081b4:	f108 0210 	add.w	r2, r8, #16
 80081b8:	46f2      	mov	sl, lr
 80081ba:	2100      	movs	r1, #0
 80081bc:	f859 3b04 	ldr.w	r3, [r9], #4
 80081c0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80081c4:	fa11 f88b 	uxtah	r8, r1, fp
 80081c8:	b299      	uxth	r1, r3
 80081ca:	0c1b      	lsrs	r3, r3, #16
 80081cc:	eba8 0801 	sub.w	r8, r8, r1
 80081d0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80081d4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80081d8:	fa1f f888 	uxth.w	r8, r8
 80081dc:	1419      	asrs	r1, r3, #16
 80081de:	454e      	cmp	r6, r9
 80081e0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80081e4:	f84a 3b04 	str.w	r3, [sl], #4
 80081e8:	d8e8      	bhi.n	80081bc <__mdiff+0x80>
 80081ea:	1b33      	subs	r3, r6, r4
 80081ec:	3b15      	subs	r3, #21
 80081ee:	f023 0303 	bic.w	r3, r3, #3
 80081f2:	3304      	adds	r3, #4
 80081f4:	3415      	adds	r4, #21
 80081f6:	42a6      	cmp	r6, r4
 80081f8:	bf38      	it	cc
 80081fa:	2304      	movcc	r3, #4
 80081fc:	441d      	add	r5, r3
 80081fe:	4473      	add	r3, lr
 8008200:	469e      	mov	lr, r3
 8008202:	462e      	mov	r6, r5
 8008204:	4566      	cmp	r6, ip
 8008206:	d30e      	bcc.n	8008226 <__mdiff+0xea>
 8008208:	f10c 0203 	add.w	r2, ip, #3
 800820c:	1b52      	subs	r2, r2, r5
 800820e:	f022 0203 	bic.w	r2, r2, #3
 8008212:	3d03      	subs	r5, #3
 8008214:	45ac      	cmp	ip, r5
 8008216:	bf38      	it	cc
 8008218:	2200      	movcc	r2, #0
 800821a:	4413      	add	r3, r2
 800821c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008220:	b17a      	cbz	r2, 8008242 <__mdiff+0x106>
 8008222:	6107      	str	r7, [r0, #16]
 8008224:	e7a4      	b.n	8008170 <__mdiff+0x34>
 8008226:	f856 8b04 	ldr.w	r8, [r6], #4
 800822a:	fa11 f288 	uxtah	r2, r1, r8
 800822e:	1414      	asrs	r4, r2, #16
 8008230:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008234:	b292      	uxth	r2, r2
 8008236:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800823a:	f84e 2b04 	str.w	r2, [lr], #4
 800823e:	1421      	asrs	r1, r4, #16
 8008240:	e7e0      	b.n	8008204 <__mdiff+0xc8>
 8008242:	3f01      	subs	r7, #1
 8008244:	e7ea      	b.n	800821c <__mdiff+0xe0>
 8008246:	bf00      	nop
 8008248:	08008ca5 	.word	0x08008ca5
 800824c:	08008cb6 	.word	0x08008cb6

08008250 <__d2b>:
 8008250:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008254:	460f      	mov	r7, r1
 8008256:	2101      	movs	r1, #1
 8008258:	ec59 8b10 	vmov	r8, r9, d0
 800825c:	4616      	mov	r6, r2
 800825e:	f7ff fcd5 	bl	8007c0c <_Balloc>
 8008262:	4604      	mov	r4, r0
 8008264:	b930      	cbnz	r0, 8008274 <__d2b+0x24>
 8008266:	4602      	mov	r2, r0
 8008268:	4b24      	ldr	r3, [pc, #144]	; (80082fc <__d2b+0xac>)
 800826a:	4825      	ldr	r0, [pc, #148]	; (8008300 <__d2b+0xb0>)
 800826c:	f240 310f 	movw	r1, #783	; 0x30f
 8008270:	f000 fadc 	bl	800882c <__assert_func>
 8008274:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008278:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800827c:	bb2d      	cbnz	r5, 80082ca <__d2b+0x7a>
 800827e:	9301      	str	r3, [sp, #4]
 8008280:	f1b8 0300 	subs.w	r3, r8, #0
 8008284:	d026      	beq.n	80082d4 <__d2b+0x84>
 8008286:	4668      	mov	r0, sp
 8008288:	9300      	str	r3, [sp, #0]
 800828a:	f7ff fd87 	bl	8007d9c <__lo0bits>
 800828e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008292:	b1e8      	cbz	r0, 80082d0 <__d2b+0x80>
 8008294:	f1c0 0320 	rsb	r3, r0, #32
 8008298:	fa02 f303 	lsl.w	r3, r2, r3
 800829c:	430b      	orrs	r3, r1
 800829e:	40c2      	lsrs	r2, r0
 80082a0:	6163      	str	r3, [r4, #20]
 80082a2:	9201      	str	r2, [sp, #4]
 80082a4:	9b01      	ldr	r3, [sp, #4]
 80082a6:	61a3      	str	r3, [r4, #24]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	bf14      	ite	ne
 80082ac:	2202      	movne	r2, #2
 80082ae:	2201      	moveq	r2, #1
 80082b0:	6122      	str	r2, [r4, #16]
 80082b2:	b1bd      	cbz	r5, 80082e4 <__d2b+0x94>
 80082b4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80082b8:	4405      	add	r5, r0
 80082ba:	603d      	str	r5, [r7, #0]
 80082bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80082c0:	6030      	str	r0, [r6, #0]
 80082c2:	4620      	mov	r0, r4
 80082c4:	b003      	add	sp, #12
 80082c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80082ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082ce:	e7d6      	b.n	800827e <__d2b+0x2e>
 80082d0:	6161      	str	r1, [r4, #20]
 80082d2:	e7e7      	b.n	80082a4 <__d2b+0x54>
 80082d4:	a801      	add	r0, sp, #4
 80082d6:	f7ff fd61 	bl	8007d9c <__lo0bits>
 80082da:	9b01      	ldr	r3, [sp, #4]
 80082dc:	6163      	str	r3, [r4, #20]
 80082de:	3020      	adds	r0, #32
 80082e0:	2201      	movs	r2, #1
 80082e2:	e7e5      	b.n	80082b0 <__d2b+0x60>
 80082e4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80082e8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80082ec:	6038      	str	r0, [r7, #0]
 80082ee:	6918      	ldr	r0, [r3, #16]
 80082f0:	f7ff fd34 	bl	8007d5c <__hi0bits>
 80082f4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80082f8:	e7e2      	b.n	80082c0 <__d2b+0x70>
 80082fa:	bf00      	nop
 80082fc:	08008ca5 	.word	0x08008ca5
 8008300:	08008cb6 	.word	0x08008cb6

08008304 <__sfputc_r>:
 8008304:	6893      	ldr	r3, [r2, #8]
 8008306:	3b01      	subs	r3, #1
 8008308:	2b00      	cmp	r3, #0
 800830a:	b410      	push	{r4}
 800830c:	6093      	str	r3, [r2, #8]
 800830e:	da08      	bge.n	8008322 <__sfputc_r+0x1e>
 8008310:	6994      	ldr	r4, [r2, #24]
 8008312:	42a3      	cmp	r3, r4
 8008314:	db01      	blt.n	800831a <__sfputc_r+0x16>
 8008316:	290a      	cmp	r1, #10
 8008318:	d103      	bne.n	8008322 <__sfputc_r+0x1e>
 800831a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800831e:	f7fe bbe6 	b.w	8006aee <__swbuf_r>
 8008322:	6813      	ldr	r3, [r2, #0]
 8008324:	1c58      	adds	r0, r3, #1
 8008326:	6010      	str	r0, [r2, #0]
 8008328:	7019      	strb	r1, [r3, #0]
 800832a:	4608      	mov	r0, r1
 800832c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008330:	4770      	bx	lr

08008332 <__sfputs_r>:
 8008332:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008334:	4606      	mov	r6, r0
 8008336:	460f      	mov	r7, r1
 8008338:	4614      	mov	r4, r2
 800833a:	18d5      	adds	r5, r2, r3
 800833c:	42ac      	cmp	r4, r5
 800833e:	d101      	bne.n	8008344 <__sfputs_r+0x12>
 8008340:	2000      	movs	r0, #0
 8008342:	e007      	b.n	8008354 <__sfputs_r+0x22>
 8008344:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008348:	463a      	mov	r2, r7
 800834a:	4630      	mov	r0, r6
 800834c:	f7ff ffda 	bl	8008304 <__sfputc_r>
 8008350:	1c43      	adds	r3, r0, #1
 8008352:	d1f3      	bne.n	800833c <__sfputs_r+0xa>
 8008354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008358 <_vfiprintf_r>:
 8008358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800835c:	460d      	mov	r5, r1
 800835e:	b09d      	sub	sp, #116	; 0x74
 8008360:	4614      	mov	r4, r2
 8008362:	4698      	mov	r8, r3
 8008364:	4606      	mov	r6, r0
 8008366:	b118      	cbz	r0, 8008370 <_vfiprintf_r+0x18>
 8008368:	6a03      	ldr	r3, [r0, #32]
 800836a:	b90b      	cbnz	r3, 8008370 <_vfiprintf_r+0x18>
 800836c:	f7fe fad8 	bl	8006920 <__sinit>
 8008370:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008372:	07d9      	lsls	r1, r3, #31
 8008374:	d405      	bmi.n	8008382 <_vfiprintf_r+0x2a>
 8008376:	89ab      	ldrh	r3, [r5, #12]
 8008378:	059a      	lsls	r2, r3, #22
 800837a:	d402      	bmi.n	8008382 <_vfiprintf_r+0x2a>
 800837c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800837e:	f7fe fcc7 	bl	8006d10 <__retarget_lock_acquire_recursive>
 8008382:	89ab      	ldrh	r3, [r5, #12]
 8008384:	071b      	lsls	r3, r3, #28
 8008386:	d501      	bpl.n	800838c <_vfiprintf_r+0x34>
 8008388:	692b      	ldr	r3, [r5, #16]
 800838a:	b99b      	cbnz	r3, 80083b4 <_vfiprintf_r+0x5c>
 800838c:	4629      	mov	r1, r5
 800838e:	4630      	mov	r0, r6
 8008390:	f7fe fbea 	bl	8006b68 <__swsetup_r>
 8008394:	b170      	cbz	r0, 80083b4 <_vfiprintf_r+0x5c>
 8008396:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008398:	07dc      	lsls	r4, r3, #31
 800839a:	d504      	bpl.n	80083a6 <_vfiprintf_r+0x4e>
 800839c:	f04f 30ff 	mov.w	r0, #4294967295
 80083a0:	b01d      	add	sp, #116	; 0x74
 80083a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083a6:	89ab      	ldrh	r3, [r5, #12]
 80083a8:	0598      	lsls	r0, r3, #22
 80083aa:	d4f7      	bmi.n	800839c <_vfiprintf_r+0x44>
 80083ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80083ae:	f7fe fcb0 	bl	8006d12 <__retarget_lock_release_recursive>
 80083b2:	e7f3      	b.n	800839c <_vfiprintf_r+0x44>
 80083b4:	2300      	movs	r3, #0
 80083b6:	9309      	str	r3, [sp, #36]	; 0x24
 80083b8:	2320      	movs	r3, #32
 80083ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80083be:	f8cd 800c 	str.w	r8, [sp, #12]
 80083c2:	2330      	movs	r3, #48	; 0x30
 80083c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008578 <_vfiprintf_r+0x220>
 80083c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80083cc:	f04f 0901 	mov.w	r9, #1
 80083d0:	4623      	mov	r3, r4
 80083d2:	469a      	mov	sl, r3
 80083d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083d8:	b10a      	cbz	r2, 80083de <_vfiprintf_r+0x86>
 80083da:	2a25      	cmp	r2, #37	; 0x25
 80083dc:	d1f9      	bne.n	80083d2 <_vfiprintf_r+0x7a>
 80083de:	ebba 0b04 	subs.w	fp, sl, r4
 80083e2:	d00b      	beq.n	80083fc <_vfiprintf_r+0xa4>
 80083e4:	465b      	mov	r3, fp
 80083e6:	4622      	mov	r2, r4
 80083e8:	4629      	mov	r1, r5
 80083ea:	4630      	mov	r0, r6
 80083ec:	f7ff ffa1 	bl	8008332 <__sfputs_r>
 80083f0:	3001      	adds	r0, #1
 80083f2:	f000 80a9 	beq.w	8008548 <_vfiprintf_r+0x1f0>
 80083f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083f8:	445a      	add	r2, fp
 80083fa:	9209      	str	r2, [sp, #36]	; 0x24
 80083fc:	f89a 3000 	ldrb.w	r3, [sl]
 8008400:	2b00      	cmp	r3, #0
 8008402:	f000 80a1 	beq.w	8008548 <_vfiprintf_r+0x1f0>
 8008406:	2300      	movs	r3, #0
 8008408:	f04f 32ff 	mov.w	r2, #4294967295
 800840c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008410:	f10a 0a01 	add.w	sl, sl, #1
 8008414:	9304      	str	r3, [sp, #16]
 8008416:	9307      	str	r3, [sp, #28]
 8008418:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800841c:	931a      	str	r3, [sp, #104]	; 0x68
 800841e:	4654      	mov	r4, sl
 8008420:	2205      	movs	r2, #5
 8008422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008426:	4854      	ldr	r0, [pc, #336]	; (8008578 <_vfiprintf_r+0x220>)
 8008428:	f7f7 ff02 	bl	8000230 <memchr>
 800842c:	9a04      	ldr	r2, [sp, #16]
 800842e:	b9d8      	cbnz	r0, 8008468 <_vfiprintf_r+0x110>
 8008430:	06d1      	lsls	r1, r2, #27
 8008432:	bf44      	itt	mi
 8008434:	2320      	movmi	r3, #32
 8008436:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800843a:	0713      	lsls	r3, r2, #28
 800843c:	bf44      	itt	mi
 800843e:	232b      	movmi	r3, #43	; 0x2b
 8008440:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008444:	f89a 3000 	ldrb.w	r3, [sl]
 8008448:	2b2a      	cmp	r3, #42	; 0x2a
 800844a:	d015      	beq.n	8008478 <_vfiprintf_r+0x120>
 800844c:	9a07      	ldr	r2, [sp, #28]
 800844e:	4654      	mov	r4, sl
 8008450:	2000      	movs	r0, #0
 8008452:	f04f 0c0a 	mov.w	ip, #10
 8008456:	4621      	mov	r1, r4
 8008458:	f811 3b01 	ldrb.w	r3, [r1], #1
 800845c:	3b30      	subs	r3, #48	; 0x30
 800845e:	2b09      	cmp	r3, #9
 8008460:	d94d      	bls.n	80084fe <_vfiprintf_r+0x1a6>
 8008462:	b1b0      	cbz	r0, 8008492 <_vfiprintf_r+0x13a>
 8008464:	9207      	str	r2, [sp, #28]
 8008466:	e014      	b.n	8008492 <_vfiprintf_r+0x13a>
 8008468:	eba0 0308 	sub.w	r3, r0, r8
 800846c:	fa09 f303 	lsl.w	r3, r9, r3
 8008470:	4313      	orrs	r3, r2
 8008472:	9304      	str	r3, [sp, #16]
 8008474:	46a2      	mov	sl, r4
 8008476:	e7d2      	b.n	800841e <_vfiprintf_r+0xc6>
 8008478:	9b03      	ldr	r3, [sp, #12]
 800847a:	1d19      	adds	r1, r3, #4
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	9103      	str	r1, [sp, #12]
 8008480:	2b00      	cmp	r3, #0
 8008482:	bfbb      	ittet	lt
 8008484:	425b      	neglt	r3, r3
 8008486:	f042 0202 	orrlt.w	r2, r2, #2
 800848a:	9307      	strge	r3, [sp, #28]
 800848c:	9307      	strlt	r3, [sp, #28]
 800848e:	bfb8      	it	lt
 8008490:	9204      	strlt	r2, [sp, #16]
 8008492:	7823      	ldrb	r3, [r4, #0]
 8008494:	2b2e      	cmp	r3, #46	; 0x2e
 8008496:	d10c      	bne.n	80084b2 <_vfiprintf_r+0x15a>
 8008498:	7863      	ldrb	r3, [r4, #1]
 800849a:	2b2a      	cmp	r3, #42	; 0x2a
 800849c:	d134      	bne.n	8008508 <_vfiprintf_r+0x1b0>
 800849e:	9b03      	ldr	r3, [sp, #12]
 80084a0:	1d1a      	adds	r2, r3, #4
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	9203      	str	r2, [sp, #12]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	bfb8      	it	lt
 80084aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80084ae:	3402      	adds	r4, #2
 80084b0:	9305      	str	r3, [sp, #20]
 80084b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008588 <_vfiprintf_r+0x230>
 80084b6:	7821      	ldrb	r1, [r4, #0]
 80084b8:	2203      	movs	r2, #3
 80084ba:	4650      	mov	r0, sl
 80084bc:	f7f7 feb8 	bl	8000230 <memchr>
 80084c0:	b138      	cbz	r0, 80084d2 <_vfiprintf_r+0x17a>
 80084c2:	9b04      	ldr	r3, [sp, #16]
 80084c4:	eba0 000a 	sub.w	r0, r0, sl
 80084c8:	2240      	movs	r2, #64	; 0x40
 80084ca:	4082      	lsls	r2, r0
 80084cc:	4313      	orrs	r3, r2
 80084ce:	3401      	adds	r4, #1
 80084d0:	9304      	str	r3, [sp, #16]
 80084d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084d6:	4829      	ldr	r0, [pc, #164]	; (800857c <_vfiprintf_r+0x224>)
 80084d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80084dc:	2206      	movs	r2, #6
 80084de:	f7f7 fea7 	bl	8000230 <memchr>
 80084e2:	2800      	cmp	r0, #0
 80084e4:	d03f      	beq.n	8008566 <_vfiprintf_r+0x20e>
 80084e6:	4b26      	ldr	r3, [pc, #152]	; (8008580 <_vfiprintf_r+0x228>)
 80084e8:	bb1b      	cbnz	r3, 8008532 <_vfiprintf_r+0x1da>
 80084ea:	9b03      	ldr	r3, [sp, #12]
 80084ec:	3307      	adds	r3, #7
 80084ee:	f023 0307 	bic.w	r3, r3, #7
 80084f2:	3308      	adds	r3, #8
 80084f4:	9303      	str	r3, [sp, #12]
 80084f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084f8:	443b      	add	r3, r7
 80084fa:	9309      	str	r3, [sp, #36]	; 0x24
 80084fc:	e768      	b.n	80083d0 <_vfiprintf_r+0x78>
 80084fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8008502:	460c      	mov	r4, r1
 8008504:	2001      	movs	r0, #1
 8008506:	e7a6      	b.n	8008456 <_vfiprintf_r+0xfe>
 8008508:	2300      	movs	r3, #0
 800850a:	3401      	adds	r4, #1
 800850c:	9305      	str	r3, [sp, #20]
 800850e:	4619      	mov	r1, r3
 8008510:	f04f 0c0a 	mov.w	ip, #10
 8008514:	4620      	mov	r0, r4
 8008516:	f810 2b01 	ldrb.w	r2, [r0], #1
 800851a:	3a30      	subs	r2, #48	; 0x30
 800851c:	2a09      	cmp	r2, #9
 800851e:	d903      	bls.n	8008528 <_vfiprintf_r+0x1d0>
 8008520:	2b00      	cmp	r3, #0
 8008522:	d0c6      	beq.n	80084b2 <_vfiprintf_r+0x15a>
 8008524:	9105      	str	r1, [sp, #20]
 8008526:	e7c4      	b.n	80084b2 <_vfiprintf_r+0x15a>
 8008528:	fb0c 2101 	mla	r1, ip, r1, r2
 800852c:	4604      	mov	r4, r0
 800852e:	2301      	movs	r3, #1
 8008530:	e7f0      	b.n	8008514 <_vfiprintf_r+0x1bc>
 8008532:	ab03      	add	r3, sp, #12
 8008534:	9300      	str	r3, [sp, #0]
 8008536:	462a      	mov	r2, r5
 8008538:	4b12      	ldr	r3, [pc, #72]	; (8008584 <_vfiprintf_r+0x22c>)
 800853a:	a904      	add	r1, sp, #16
 800853c:	4630      	mov	r0, r6
 800853e:	f7fd fdaf 	bl	80060a0 <_printf_float>
 8008542:	4607      	mov	r7, r0
 8008544:	1c78      	adds	r0, r7, #1
 8008546:	d1d6      	bne.n	80084f6 <_vfiprintf_r+0x19e>
 8008548:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800854a:	07d9      	lsls	r1, r3, #31
 800854c:	d405      	bmi.n	800855a <_vfiprintf_r+0x202>
 800854e:	89ab      	ldrh	r3, [r5, #12]
 8008550:	059a      	lsls	r2, r3, #22
 8008552:	d402      	bmi.n	800855a <_vfiprintf_r+0x202>
 8008554:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008556:	f7fe fbdc 	bl	8006d12 <__retarget_lock_release_recursive>
 800855a:	89ab      	ldrh	r3, [r5, #12]
 800855c:	065b      	lsls	r3, r3, #25
 800855e:	f53f af1d 	bmi.w	800839c <_vfiprintf_r+0x44>
 8008562:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008564:	e71c      	b.n	80083a0 <_vfiprintf_r+0x48>
 8008566:	ab03      	add	r3, sp, #12
 8008568:	9300      	str	r3, [sp, #0]
 800856a:	462a      	mov	r2, r5
 800856c:	4b05      	ldr	r3, [pc, #20]	; (8008584 <_vfiprintf_r+0x22c>)
 800856e:	a904      	add	r1, sp, #16
 8008570:	4630      	mov	r0, r6
 8008572:	f7fe f839 	bl	80065e8 <_printf_i>
 8008576:	e7e4      	b.n	8008542 <_vfiprintf_r+0x1ea>
 8008578:	08008e0c 	.word	0x08008e0c
 800857c:	08008e16 	.word	0x08008e16
 8008580:	080060a1 	.word	0x080060a1
 8008584:	08008333 	.word	0x08008333
 8008588:	08008e12 	.word	0x08008e12

0800858c <__sflush_r>:
 800858c:	898a      	ldrh	r2, [r1, #12]
 800858e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008592:	4605      	mov	r5, r0
 8008594:	0710      	lsls	r0, r2, #28
 8008596:	460c      	mov	r4, r1
 8008598:	d458      	bmi.n	800864c <__sflush_r+0xc0>
 800859a:	684b      	ldr	r3, [r1, #4]
 800859c:	2b00      	cmp	r3, #0
 800859e:	dc05      	bgt.n	80085ac <__sflush_r+0x20>
 80085a0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	dc02      	bgt.n	80085ac <__sflush_r+0x20>
 80085a6:	2000      	movs	r0, #0
 80085a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085ac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085ae:	2e00      	cmp	r6, #0
 80085b0:	d0f9      	beq.n	80085a6 <__sflush_r+0x1a>
 80085b2:	2300      	movs	r3, #0
 80085b4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80085b8:	682f      	ldr	r7, [r5, #0]
 80085ba:	6a21      	ldr	r1, [r4, #32]
 80085bc:	602b      	str	r3, [r5, #0]
 80085be:	d032      	beq.n	8008626 <__sflush_r+0x9a>
 80085c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80085c2:	89a3      	ldrh	r3, [r4, #12]
 80085c4:	075a      	lsls	r2, r3, #29
 80085c6:	d505      	bpl.n	80085d4 <__sflush_r+0x48>
 80085c8:	6863      	ldr	r3, [r4, #4]
 80085ca:	1ac0      	subs	r0, r0, r3
 80085cc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80085ce:	b10b      	cbz	r3, 80085d4 <__sflush_r+0x48>
 80085d0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80085d2:	1ac0      	subs	r0, r0, r3
 80085d4:	2300      	movs	r3, #0
 80085d6:	4602      	mov	r2, r0
 80085d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80085da:	6a21      	ldr	r1, [r4, #32]
 80085dc:	4628      	mov	r0, r5
 80085de:	47b0      	blx	r6
 80085e0:	1c43      	adds	r3, r0, #1
 80085e2:	89a3      	ldrh	r3, [r4, #12]
 80085e4:	d106      	bne.n	80085f4 <__sflush_r+0x68>
 80085e6:	6829      	ldr	r1, [r5, #0]
 80085e8:	291d      	cmp	r1, #29
 80085ea:	d82b      	bhi.n	8008644 <__sflush_r+0xb8>
 80085ec:	4a29      	ldr	r2, [pc, #164]	; (8008694 <__sflush_r+0x108>)
 80085ee:	410a      	asrs	r2, r1
 80085f0:	07d6      	lsls	r6, r2, #31
 80085f2:	d427      	bmi.n	8008644 <__sflush_r+0xb8>
 80085f4:	2200      	movs	r2, #0
 80085f6:	6062      	str	r2, [r4, #4]
 80085f8:	04d9      	lsls	r1, r3, #19
 80085fa:	6922      	ldr	r2, [r4, #16]
 80085fc:	6022      	str	r2, [r4, #0]
 80085fe:	d504      	bpl.n	800860a <__sflush_r+0x7e>
 8008600:	1c42      	adds	r2, r0, #1
 8008602:	d101      	bne.n	8008608 <__sflush_r+0x7c>
 8008604:	682b      	ldr	r3, [r5, #0]
 8008606:	b903      	cbnz	r3, 800860a <__sflush_r+0x7e>
 8008608:	6560      	str	r0, [r4, #84]	; 0x54
 800860a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800860c:	602f      	str	r7, [r5, #0]
 800860e:	2900      	cmp	r1, #0
 8008610:	d0c9      	beq.n	80085a6 <__sflush_r+0x1a>
 8008612:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008616:	4299      	cmp	r1, r3
 8008618:	d002      	beq.n	8008620 <__sflush_r+0x94>
 800861a:	4628      	mov	r0, r5
 800861c:	f7ff f9f6 	bl	8007a0c <_free_r>
 8008620:	2000      	movs	r0, #0
 8008622:	6360      	str	r0, [r4, #52]	; 0x34
 8008624:	e7c0      	b.n	80085a8 <__sflush_r+0x1c>
 8008626:	2301      	movs	r3, #1
 8008628:	4628      	mov	r0, r5
 800862a:	47b0      	blx	r6
 800862c:	1c41      	adds	r1, r0, #1
 800862e:	d1c8      	bne.n	80085c2 <__sflush_r+0x36>
 8008630:	682b      	ldr	r3, [r5, #0]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d0c5      	beq.n	80085c2 <__sflush_r+0x36>
 8008636:	2b1d      	cmp	r3, #29
 8008638:	d001      	beq.n	800863e <__sflush_r+0xb2>
 800863a:	2b16      	cmp	r3, #22
 800863c:	d101      	bne.n	8008642 <__sflush_r+0xb6>
 800863e:	602f      	str	r7, [r5, #0]
 8008640:	e7b1      	b.n	80085a6 <__sflush_r+0x1a>
 8008642:	89a3      	ldrh	r3, [r4, #12]
 8008644:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008648:	81a3      	strh	r3, [r4, #12]
 800864a:	e7ad      	b.n	80085a8 <__sflush_r+0x1c>
 800864c:	690f      	ldr	r7, [r1, #16]
 800864e:	2f00      	cmp	r7, #0
 8008650:	d0a9      	beq.n	80085a6 <__sflush_r+0x1a>
 8008652:	0793      	lsls	r3, r2, #30
 8008654:	680e      	ldr	r6, [r1, #0]
 8008656:	bf08      	it	eq
 8008658:	694b      	ldreq	r3, [r1, #20]
 800865a:	600f      	str	r7, [r1, #0]
 800865c:	bf18      	it	ne
 800865e:	2300      	movne	r3, #0
 8008660:	eba6 0807 	sub.w	r8, r6, r7
 8008664:	608b      	str	r3, [r1, #8]
 8008666:	f1b8 0f00 	cmp.w	r8, #0
 800866a:	dd9c      	ble.n	80085a6 <__sflush_r+0x1a>
 800866c:	6a21      	ldr	r1, [r4, #32]
 800866e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008670:	4643      	mov	r3, r8
 8008672:	463a      	mov	r2, r7
 8008674:	4628      	mov	r0, r5
 8008676:	47b0      	blx	r6
 8008678:	2800      	cmp	r0, #0
 800867a:	dc06      	bgt.n	800868a <__sflush_r+0xfe>
 800867c:	89a3      	ldrh	r3, [r4, #12]
 800867e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008682:	81a3      	strh	r3, [r4, #12]
 8008684:	f04f 30ff 	mov.w	r0, #4294967295
 8008688:	e78e      	b.n	80085a8 <__sflush_r+0x1c>
 800868a:	4407      	add	r7, r0
 800868c:	eba8 0800 	sub.w	r8, r8, r0
 8008690:	e7e9      	b.n	8008666 <__sflush_r+0xda>
 8008692:	bf00      	nop
 8008694:	dfbffffe 	.word	0xdfbffffe

08008698 <_fflush_r>:
 8008698:	b538      	push	{r3, r4, r5, lr}
 800869a:	690b      	ldr	r3, [r1, #16]
 800869c:	4605      	mov	r5, r0
 800869e:	460c      	mov	r4, r1
 80086a0:	b913      	cbnz	r3, 80086a8 <_fflush_r+0x10>
 80086a2:	2500      	movs	r5, #0
 80086a4:	4628      	mov	r0, r5
 80086a6:	bd38      	pop	{r3, r4, r5, pc}
 80086a8:	b118      	cbz	r0, 80086b2 <_fflush_r+0x1a>
 80086aa:	6a03      	ldr	r3, [r0, #32]
 80086ac:	b90b      	cbnz	r3, 80086b2 <_fflush_r+0x1a>
 80086ae:	f7fe f937 	bl	8006920 <__sinit>
 80086b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d0f3      	beq.n	80086a2 <_fflush_r+0xa>
 80086ba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80086bc:	07d0      	lsls	r0, r2, #31
 80086be:	d404      	bmi.n	80086ca <_fflush_r+0x32>
 80086c0:	0599      	lsls	r1, r3, #22
 80086c2:	d402      	bmi.n	80086ca <_fflush_r+0x32>
 80086c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086c6:	f7fe fb23 	bl	8006d10 <__retarget_lock_acquire_recursive>
 80086ca:	4628      	mov	r0, r5
 80086cc:	4621      	mov	r1, r4
 80086ce:	f7ff ff5d 	bl	800858c <__sflush_r>
 80086d2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80086d4:	07da      	lsls	r2, r3, #31
 80086d6:	4605      	mov	r5, r0
 80086d8:	d4e4      	bmi.n	80086a4 <_fflush_r+0xc>
 80086da:	89a3      	ldrh	r3, [r4, #12]
 80086dc:	059b      	lsls	r3, r3, #22
 80086de:	d4e1      	bmi.n	80086a4 <_fflush_r+0xc>
 80086e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80086e2:	f7fe fb16 	bl	8006d12 <__retarget_lock_release_recursive>
 80086e6:	e7dd      	b.n	80086a4 <_fflush_r+0xc>

080086e8 <__swhatbuf_r>:
 80086e8:	b570      	push	{r4, r5, r6, lr}
 80086ea:	460c      	mov	r4, r1
 80086ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086f0:	2900      	cmp	r1, #0
 80086f2:	b096      	sub	sp, #88	; 0x58
 80086f4:	4615      	mov	r5, r2
 80086f6:	461e      	mov	r6, r3
 80086f8:	da0d      	bge.n	8008716 <__swhatbuf_r+0x2e>
 80086fa:	89a3      	ldrh	r3, [r4, #12]
 80086fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008700:	f04f 0100 	mov.w	r1, #0
 8008704:	bf0c      	ite	eq
 8008706:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800870a:	2340      	movne	r3, #64	; 0x40
 800870c:	2000      	movs	r0, #0
 800870e:	6031      	str	r1, [r6, #0]
 8008710:	602b      	str	r3, [r5, #0]
 8008712:	b016      	add	sp, #88	; 0x58
 8008714:	bd70      	pop	{r4, r5, r6, pc}
 8008716:	466a      	mov	r2, sp
 8008718:	f000 f848 	bl	80087ac <_fstat_r>
 800871c:	2800      	cmp	r0, #0
 800871e:	dbec      	blt.n	80086fa <__swhatbuf_r+0x12>
 8008720:	9901      	ldr	r1, [sp, #4]
 8008722:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008726:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800872a:	4259      	negs	r1, r3
 800872c:	4159      	adcs	r1, r3
 800872e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008732:	e7eb      	b.n	800870c <__swhatbuf_r+0x24>

08008734 <__smakebuf_r>:
 8008734:	898b      	ldrh	r3, [r1, #12]
 8008736:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008738:	079d      	lsls	r5, r3, #30
 800873a:	4606      	mov	r6, r0
 800873c:	460c      	mov	r4, r1
 800873e:	d507      	bpl.n	8008750 <__smakebuf_r+0x1c>
 8008740:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	6123      	str	r3, [r4, #16]
 8008748:	2301      	movs	r3, #1
 800874a:	6163      	str	r3, [r4, #20]
 800874c:	b002      	add	sp, #8
 800874e:	bd70      	pop	{r4, r5, r6, pc}
 8008750:	ab01      	add	r3, sp, #4
 8008752:	466a      	mov	r2, sp
 8008754:	f7ff ffc8 	bl	80086e8 <__swhatbuf_r>
 8008758:	9900      	ldr	r1, [sp, #0]
 800875a:	4605      	mov	r5, r0
 800875c:	4630      	mov	r0, r6
 800875e:	f7ff f9c9 	bl	8007af4 <_malloc_r>
 8008762:	b948      	cbnz	r0, 8008778 <__smakebuf_r+0x44>
 8008764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008768:	059a      	lsls	r2, r3, #22
 800876a:	d4ef      	bmi.n	800874c <__smakebuf_r+0x18>
 800876c:	f023 0303 	bic.w	r3, r3, #3
 8008770:	f043 0302 	orr.w	r3, r3, #2
 8008774:	81a3      	strh	r3, [r4, #12]
 8008776:	e7e3      	b.n	8008740 <__smakebuf_r+0xc>
 8008778:	89a3      	ldrh	r3, [r4, #12]
 800877a:	6020      	str	r0, [r4, #0]
 800877c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008780:	81a3      	strh	r3, [r4, #12]
 8008782:	9b00      	ldr	r3, [sp, #0]
 8008784:	6163      	str	r3, [r4, #20]
 8008786:	9b01      	ldr	r3, [sp, #4]
 8008788:	6120      	str	r0, [r4, #16]
 800878a:	b15b      	cbz	r3, 80087a4 <__smakebuf_r+0x70>
 800878c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008790:	4630      	mov	r0, r6
 8008792:	f000 f81d 	bl	80087d0 <_isatty_r>
 8008796:	b128      	cbz	r0, 80087a4 <__smakebuf_r+0x70>
 8008798:	89a3      	ldrh	r3, [r4, #12]
 800879a:	f023 0303 	bic.w	r3, r3, #3
 800879e:	f043 0301 	orr.w	r3, r3, #1
 80087a2:	81a3      	strh	r3, [r4, #12]
 80087a4:	89a3      	ldrh	r3, [r4, #12]
 80087a6:	431d      	orrs	r5, r3
 80087a8:	81a5      	strh	r5, [r4, #12]
 80087aa:	e7cf      	b.n	800874c <__smakebuf_r+0x18>

080087ac <_fstat_r>:
 80087ac:	b538      	push	{r3, r4, r5, lr}
 80087ae:	4d07      	ldr	r5, [pc, #28]	; (80087cc <_fstat_r+0x20>)
 80087b0:	2300      	movs	r3, #0
 80087b2:	4604      	mov	r4, r0
 80087b4:	4608      	mov	r0, r1
 80087b6:	4611      	mov	r1, r2
 80087b8:	602b      	str	r3, [r5, #0]
 80087ba:	f7f9 fd86 	bl	80022ca <_fstat>
 80087be:	1c43      	adds	r3, r0, #1
 80087c0:	d102      	bne.n	80087c8 <_fstat_r+0x1c>
 80087c2:	682b      	ldr	r3, [r5, #0]
 80087c4:	b103      	cbz	r3, 80087c8 <_fstat_r+0x1c>
 80087c6:	6023      	str	r3, [r4, #0]
 80087c8:	bd38      	pop	{r3, r4, r5, pc}
 80087ca:	bf00      	nop
 80087cc:	200004a4 	.word	0x200004a4

080087d0 <_isatty_r>:
 80087d0:	b538      	push	{r3, r4, r5, lr}
 80087d2:	4d06      	ldr	r5, [pc, #24]	; (80087ec <_isatty_r+0x1c>)
 80087d4:	2300      	movs	r3, #0
 80087d6:	4604      	mov	r4, r0
 80087d8:	4608      	mov	r0, r1
 80087da:	602b      	str	r3, [r5, #0]
 80087dc:	f7f9 fd85 	bl	80022ea <_isatty>
 80087e0:	1c43      	adds	r3, r0, #1
 80087e2:	d102      	bne.n	80087ea <_isatty_r+0x1a>
 80087e4:	682b      	ldr	r3, [r5, #0]
 80087e6:	b103      	cbz	r3, 80087ea <_isatty_r+0x1a>
 80087e8:	6023      	str	r3, [r4, #0]
 80087ea:	bd38      	pop	{r3, r4, r5, pc}
 80087ec:	200004a4 	.word	0x200004a4

080087f0 <_sbrk_r>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	4d06      	ldr	r5, [pc, #24]	; (800880c <_sbrk_r+0x1c>)
 80087f4:	2300      	movs	r3, #0
 80087f6:	4604      	mov	r4, r0
 80087f8:	4608      	mov	r0, r1
 80087fa:	602b      	str	r3, [r5, #0]
 80087fc:	f7f9 fd8e 	bl	800231c <_sbrk>
 8008800:	1c43      	adds	r3, r0, #1
 8008802:	d102      	bne.n	800880a <_sbrk_r+0x1a>
 8008804:	682b      	ldr	r3, [r5, #0]
 8008806:	b103      	cbz	r3, 800880a <_sbrk_r+0x1a>
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	bd38      	pop	{r3, r4, r5, pc}
 800880c:	200004a4 	.word	0x200004a4

08008810 <memcpy>:
 8008810:	440a      	add	r2, r1
 8008812:	4291      	cmp	r1, r2
 8008814:	f100 33ff 	add.w	r3, r0, #4294967295
 8008818:	d100      	bne.n	800881c <memcpy+0xc>
 800881a:	4770      	bx	lr
 800881c:	b510      	push	{r4, lr}
 800881e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008822:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008826:	4291      	cmp	r1, r2
 8008828:	d1f9      	bne.n	800881e <memcpy+0xe>
 800882a:	bd10      	pop	{r4, pc}

0800882c <__assert_func>:
 800882c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800882e:	4614      	mov	r4, r2
 8008830:	461a      	mov	r2, r3
 8008832:	4b09      	ldr	r3, [pc, #36]	; (8008858 <__assert_func+0x2c>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4605      	mov	r5, r0
 8008838:	68d8      	ldr	r0, [r3, #12]
 800883a:	b14c      	cbz	r4, 8008850 <__assert_func+0x24>
 800883c:	4b07      	ldr	r3, [pc, #28]	; (800885c <__assert_func+0x30>)
 800883e:	9100      	str	r1, [sp, #0]
 8008840:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008844:	4906      	ldr	r1, [pc, #24]	; (8008860 <__assert_func+0x34>)
 8008846:	462b      	mov	r3, r5
 8008848:	f000 f844 	bl	80088d4 <fiprintf>
 800884c:	f000 f854 	bl	80088f8 <abort>
 8008850:	4b04      	ldr	r3, [pc, #16]	; (8008864 <__assert_func+0x38>)
 8008852:	461c      	mov	r4, r3
 8008854:	e7f3      	b.n	800883e <__assert_func+0x12>
 8008856:	bf00      	nop
 8008858:	20000074 	.word	0x20000074
 800885c:	08008e27 	.word	0x08008e27
 8008860:	08008e34 	.word	0x08008e34
 8008864:	08008e62 	.word	0x08008e62

08008868 <_calloc_r>:
 8008868:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800886a:	fba1 2402 	umull	r2, r4, r1, r2
 800886e:	b94c      	cbnz	r4, 8008884 <_calloc_r+0x1c>
 8008870:	4611      	mov	r1, r2
 8008872:	9201      	str	r2, [sp, #4]
 8008874:	f7ff f93e 	bl	8007af4 <_malloc_r>
 8008878:	9a01      	ldr	r2, [sp, #4]
 800887a:	4605      	mov	r5, r0
 800887c:	b930      	cbnz	r0, 800888c <_calloc_r+0x24>
 800887e:	4628      	mov	r0, r5
 8008880:	b003      	add	sp, #12
 8008882:	bd30      	pop	{r4, r5, pc}
 8008884:	220c      	movs	r2, #12
 8008886:	6002      	str	r2, [r0, #0]
 8008888:	2500      	movs	r5, #0
 800888a:	e7f8      	b.n	800887e <_calloc_r+0x16>
 800888c:	4621      	mov	r1, r4
 800888e:	f7fe f9c3 	bl	8006c18 <memset>
 8008892:	e7f4      	b.n	800887e <_calloc_r+0x16>

08008894 <__ascii_mbtowc>:
 8008894:	b082      	sub	sp, #8
 8008896:	b901      	cbnz	r1, 800889a <__ascii_mbtowc+0x6>
 8008898:	a901      	add	r1, sp, #4
 800889a:	b142      	cbz	r2, 80088ae <__ascii_mbtowc+0x1a>
 800889c:	b14b      	cbz	r3, 80088b2 <__ascii_mbtowc+0x1e>
 800889e:	7813      	ldrb	r3, [r2, #0]
 80088a0:	600b      	str	r3, [r1, #0]
 80088a2:	7812      	ldrb	r2, [r2, #0]
 80088a4:	1e10      	subs	r0, r2, #0
 80088a6:	bf18      	it	ne
 80088a8:	2001      	movne	r0, #1
 80088aa:	b002      	add	sp, #8
 80088ac:	4770      	bx	lr
 80088ae:	4610      	mov	r0, r2
 80088b0:	e7fb      	b.n	80088aa <__ascii_mbtowc+0x16>
 80088b2:	f06f 0001 	mvn.w	r0, #1
 80088b6:	e7f8      	b.n	80088aa <__ascii_mbtowc+0x16>

080088b8 <__ascii_wctomb>:
 80088b8:	b149      	cbz	r1, 80088ce <__ascii_wctomb+0x16>
 80088ba:	2aff      	cmp	r2, #255	; 0xff
 80088bc:	bf85      	ittet	hi
 80088be:	238a      	movhi	r3, #138	; 0x8a
 80088c0:	6003      	strhi	r3, [r0, #0]
 80088c2:	700a      	strbls	r2, [r1, #0]
 80088c4:	f04f 30ff 	movhi.w	r0, #4294967295
 80088c8:	bf98      	it	ls
 80088ca:	2001      	movls	r0, #1
 80088cc:	4770      	bx	lr
 80088ce:	4608      	mov	r0, r1
 80088d0:	4770      	bx	lr
	...

080088d4 <fiprintf>:
 80088d4:	b40e      	push	{r1, r2, r3}
 80088d6:	b503      	push	{r0, r1, lr}
 80088d8:	4601      	mov	r1, r0
 80088da:	ab03      	add	r3, sp, #12
 80088dc:	4805      	ldr	r0, [pc, #20]	; (80088f4 <fiprintf+0x20>)
 80088de:	f853 2b04 	ldr.w	r2, [r3], #4
 80088e2:	6800      	ldr	r0, [r0, #0]
 80088e4:	9301      	str	r3, [sp, #4]
 80088e6:	f7ff fd37 	bl	8008358 <_vfiprintf_r>
 80088ea:	b002      	add	sp, #8
 80088ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80088f0:	b003      	add	sp, #12
 80088f2:	4770      	bx	lr
 80088f4:	20000074 	.word	0x20000074

080088f8 <abort>:
 80088f8:	b508      	push	{r3, lr}
 80088fa:	2006      	movs	r0, #6
 80088fc:	f000 f82c 	bl	8008958 <raise>
 8008900:	2001      	movs	r0, #1
 8008902:	f7f9 fc93 	bl	800222c <_exit>

08008906 <_raise_r>:
 8008906:	291f      	cmp	r1, #31
 8008908:	b538      	push	{r3, r4, r5, lr}
 800890a:	4604      	mov	r4, r0
 800890c:	460d      	mov	r5, r1
 800890e:	d904      	bls.n	800891a <_raise_r+0x14>
 8008910:	2316      	movs	r3, #22
 8008912:	6003      	str	r3, [r0, #0]
 8008914:	f04f 30ff 	mov.w	r0, #4294967295
 8008918:	bd38      	pop	{r3, r4, r5, pc}
 800891a:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800891c:	b112      	cbz	r2, 8008924 <_raise_r+0x1e>
 800891e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008922:	b94b      	cbnz	r3, 8008938 <_raise_r+0x32>
 8008924:	4620      	mov	r0, r4
 8008926:	f000 f831 	bl	800898c <_getpid_r>
 800892a:	462a      	mov	r2, r5
 800892c:	4601      	mov	r1, r0
 800892e:	4620      	mov	r0, r4
 8008930:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008934:	f000 b818 	b.w	8008968 <_kill_r>
 8008938:	2b01      	cmp	r3, #1
 800893a:	d00a      	beq.n	8008952 <_raise_r+0x4c>
 800893c:	1c59      	adds	r1, r3, #1
 800893e:	d103      	bne.n	8008948 <_raise_r+0x42>
 8008940:	2316      	movs	r3, #22
 8008942:	6003      	str	r3, [r0, #0]
 8008944:	2001      	movs	r0, #1
 8008946:	e7e7      	b.n	8008918 <_raise_r+0x12>
 8008948:	2400      	movs	r4, #0
 800894a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800894e:	4628      	mov	r0, r5
 8008950:	4798      	blx	r3
 8008952:	2000      	movs	r0, #0
 8008954:	e7e0      	b.n	8008918 <_raise_r+0x12>
	...

08008958 <raise>:
 8008958:	4b02      	ldr	r3, [pc, #8]	; (8008964 <raise+0xc>)
 800895a:	4601      	mov	r1, r0
 800895c:	6818      	ldr	r0, [r3, #0]
 800895e:	f7ff bfd2 	b.w	8008906 <_raise_r>
 8008962:	bf00      	nop
 8008964:	20000074 	.word	0x20000074

08008968 <_kill_r>:
 8008968:	b538      	push	{r3, r4, r5, lr}
 800896a:	4d07      	ldr	r5, [pc, #28]	; (8008988 <_kill_r+0x20>)
 800896c:	2300      	movs	r3, #0
 800896e:	4604      	mov	r4, r0
 8008970:	4608      	mov	r0, r1
 8008972:	4611      	mov	r1, r2
 8008974:	602b      	str	r3, [r5, #0]
 8008976:	f7f9 fc49 	bl	800220c <_kill>
 800897a:	1c43      	adds	r3, r0, #1
 800897c:	d102      	bne.n	8008984 <_kill_r+0x1c>
 800897e:	682b      	ldr	r3, [r5, #0]
 8008980:	b103      	cbz	r3, 8008984 <_kill_r+0x1c>
 8008982:	6023      	str	r3, [r4, #0]
 8008984:	bd38      	pop	{r3, r4, r5, pc}
 8008986:	bf00      	nop
 8008988:	200004a4 	.word	0x200004a4

0800898c <_getpid_r>:
 800898c:	f7f9 bc36 	b.w	80021fc <_getpid>

08008990 <_init>:
 8008990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008992:	bf00      	nop
 8008994:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008996:	bc08      	pop	{r3}
 8008998:	469e      	mov	lr, r3
 800899a:	4770      	bx	lr

0800899c <_fini>:
 800899c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800899e:	bf00      	nop
 80089a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80089a2:	bc08      	pop	{r3}
 80089a4:	469e      	mov	lr, r3
 80089a6:	4770      	bx	lr
