package:
  name: ai_core_verif_uvm_tb
  description: "ai_core verification UVM testbench"
  authors:
    - "roswin.benny@axelera.ai"

dependencies:
  europa_ai_core:        { path: "" } # Call in DUT RTL
  ai_core_top_uvm_test:  { path: "" }
  axi4pc:                { path: "" }
  dv_common_rtl:         { path: "" }
  memory_preloading_pkg: { path: ""}
  dv_axi_ram:            { path: ""}

sources:
  - target: simulation
    include_dirs:
      - .
      - $REPO_ROOT/hw/ip/aic_ls/default/dv/rtl/

    files:
      - ai_core_top_if.sv
      - hdl_top.sv
