// Seed: 1720537002
module module_0 (
    input wire id_0,
    input tri id_1,
    input supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    input wor id_5,
    input tri id_6,
    output tri id_7,
    input uwire id_8,
    input wire id_9
);
  always repeat (1'b0) id_7 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    output wor id_2,
    output logic id_3,
    input wire id_4,
    output supply0 id_5,
    output tri id_6,
    output wand id_7,
    output wand id_8,
    output uwire id_9,
    input tri0 id_10,
    input logic id_11
    , id_14,
    output tri0 id_12
);
  id_15(
      .id_0(1), .id_1(), .id_2(id_7 + id_11), .id_3(1), .id_4(id_11)
  );
  wire id_16;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_4, id_10, id_12, id_10, id_4
  );
  wire id_17;
  initial begin
    id_3 <= #1  (id_11);
    $display(1);
    #1 begin
      id_14 <= 1;
    end
    assert (id_11);
  end
endmodule
