0.6
2019.2
Nov  6 2019
21:57:16
F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
F:/vivado-project/MCU/prj/SCM_MCU/SCM_MCU.srcs/sources_1/ip/rom_ip_inst/rom_ip_inst_sim_netlist.v,1748257928,verilog,,F:/vivado-project/MCU/rtl/ALU.v,,rom_ip_inst;rom_ip_inst_blk_mem_gen_generic_cstr;rom_ip_inst_blk_mem_gen_prim_width;rom_ip_inst_blk_mem_gen_prim_wrapper_init;rom_ip_inst_blk_mem_gen_top;rom_ip_inst_blk_mem_gen_v8_4_4;rom_ip_inst_blk_mem_gen_v8_4_4_synth,,,,,,,,
F:/vivado-project/MCU/rtl/ALU.v,1748166872,verilog,,F:/vivado-project/MCU/rtl/RCA.v,,ALU32bit,,,,,,,,
F:/vivado-project/MCU/rtl/RCA.v,1747318662,verilog,,F:/vivado-project/MCU/rtl/control_decoder.v,,full_adder;ripple_carry_adder_32bit,,,,,,,,
F:/vivado-project/MCU/rtl/control_decoder.v,1748238097,verilog,,F:/vivado-project/MCU/rtl/decoder4bit.v,,control_decoder,,,,,,,,
F:/vivado-project/MCU/rtl/decoder4bit.v,1748230225,verilog,,F:/vivado-project/MCU/rtl/memory_32bit.v,,decoder4bit,,,,,,,,
F:/vivado-project/MCU/rtl/imrom.v,1748332148,verilog,,F:/vivado-project/MCU/rtl/memory_32bit.v,,imrom,,,,,,,,
F:/vivado-project/MCU/rtl/memory_32bit.v,1748586389,verilog,,F:/vivado-project/MCU/rtl/mux1to1.v,,memory_32bit,,,,,,,,
F:/vivado-project/MCU/rtl/mux1to1.v,1747314323,verilog,,F:/vivado-project/MCU/rtl/mux2to1_32bit.v,,mux_1to1_32bit,,,,,,,,
F:/vivado-project/MCU/rtl/mux2to1_32bit.v,1748179341,verilog,,F:/vivado-project/MCU/rtl/mux2to1_4bit.v,,mux2to1_32bit,,,,,,,,
F:/vivado-project/MCU/rtl/mux2to1_4bit.v,1748265244,verilog,,F:/vivado-project/MCU/rtl/mux4to1.v,,mux2to1_4bit,,,,,,,,
F:/vivado-project/MCU/rtl/mux4to1.v,1748228657,verilog,,F:/vivado-project/MCU/rtl/mux4to1_ALU.v,,mux4to1,,,,,,,,
F:/vivado-project/MCU/rtl/mux4to1_ALU.v,1747281285,verilog,,F:/vivado-project/MCU/rtl/register_file.v,,mux_4to1_32bit,,,,,,,,
F:/vivado-project/MCU/rtl/register_file.v,1748510674,verilog,,F:/vivado-project/MCU/rtl/rom.v,,register_file,,,,,,,,
F:/vivado-project/MCU/rtl/rom.v,1748509868,verilog,,F:/vivado-project/MCU/rtl/scm_mcu.v,,rom,,,,,,,,
F:/vivado-project/MCU/rtl/scm_mcu.v,1748509502,verilog,,F:/vivado-project/MCU/rtl/tb.v,,scm_mcu,,,,,,,,
F:/vivado-project/MCU/rtl/tb.v,1748512084,verilog,,,,tb,,,,,,,,
