0.7
2020.1
May 27 2020
19:59:15
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/AESL_axi_s_in_r.v,1624977656,systemVerilog,,,,AESL_axi_s_in_r,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/AESL_axi_s_out_r.v,1624977656,systemVerilog,,,,AESL_axi_s_out_r,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v,1624977659,systemVerilog,,,,AESL_deadlock_detect_unit,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v,1624977660,systemVerilog,,,,AESL_deadlock_detector,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v,1624977660,systemVerilog,,,,AESL_deadlock_report_unit,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/AESL_fifo.v,1624977656,systemVerilog,,,,fifo,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/Block_myproject_axi_exit31_proc.v,1593441610,systemVerilog,,,,Block_myproject_axi_exit31_proc,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/Loop_1_proc326.v,1593441539,systemVerilog,,,,Loop_1_proc326,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/Loop_2_proc.v,1593441611,systemVerilog,,,,Loop_2_proc,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_s.v,1593441595,systemVerilog,,,,dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s.v,1593441588,systemVerilog,,,,dense_array_array_ap_fixed_16_6_5_3_0_32u_config8_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_s.v,1593441569,systemVerilog,,,,dense_array_array_ap_fixed_16_6_5_3_0_64u_config4_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_6u_config16_s.v,1593441601,systemVerilog,,,,dense_array_array_ap_fixed_16_6_5_3_0_6u_config16_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s.v,1593441545,systemVerilog,,,,dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_w4_V.v,1561905630,systemVerilog,,,,dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_w4_V;dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config4_s_w4_V_rom,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.v,1593441593,systemVerilog,,,,dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_oueOg.v,1561905630,systemVerilog,,,,dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_oueOg;dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_oueOg_rom,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi.v,1561905630,systemVerilog,,,,dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi;dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_w1fYi_rom,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s.v,1593441599,systemVerilog,,,,dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_oug8j.v,1561905630,systemVerilog,,,,dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_oug8j;dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_oug8j_rom,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_w1hbi.v,1561905630,systemVerilog,,,,dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_w1hbi;dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config16_s_w1hbi_rom,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s.v,1593441585,systemVerilog,,,,dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_w8_V.v,1561905630,systemVerilog,,,,dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_w8_V;dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config8_s_w8_V_rom,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/fifo_w12_d1_A.v,1561905629,systemVerilog,,,,fifo_w12_d1_A;fifo_w12_d1_A_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/fifo_w16_d14400_A.v,1561905629,systemVerilog,,,,fifo_w16_d14400_A,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v,1561905629,systemVerilog,,,,fifo_w16_d1_A;fifo_w16_d1_A_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A_x.v,1561905629,systemVerilog,,,,fifo_w16_d1_A_x;fifo_w16_d1_A_x_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/fifo_w16_d2_A.v,1561905630,systemVerilog,,,,fifo_w16_d2_A;fifo_w16_d2_A_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/fifo_w16_d900_A.v,1561905623,systemVerilog,,,,fifo_w16_d900_A,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/fifo_w1_d2_A.v,1561905629,systemVerilog,,,,fifo_w1_d2_A;fifo_w1_d2_A_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/ip/xil_defaultlib/myproject_axi_ap_fpext_0_no_dsp_32.vhd,1561905674,vhdl,,,,myproject_axi_ap_fpext_0_no_dsp_32,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject.v,1593441603,systemVerilog,,,,myproject,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi.autotb.v,1624977660,systemVerilog,,,,apatb_myproject_axi_top,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi.v,1593441612,systemVerilog,,,,myproject_axi,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_fpext_32ns_64_2_1.v,1561905619,systemVerilog,,,,myproject_axi_fpext_32ns_64_2_1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mul_mul_12ns_12s_24_1_1.v,1561905630,systemVerilog,,,,myproject_axi_mul_mul_12ns_12s_24_1_1;myproject_axi_mul_mul_12ns_12s_24_1_1_DSP48_4,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mul_mul_12ns_7s_19_1_1.v,1561905630,systemVerilog,,,,myproject_axi_mul_mul_12ns_7s_19_1_1;myproject_axi_mul_mul_12ns_7s_19_1_1_DSP48_5,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mul_mul_12ns_8s_20_1_1.v,1561905630,systemVerilog,,,,myproject_axi_mul_mul_12ns_8s_20_1_1;myproject_axi_mul_mul_12ns_8s_20_1_1_DSP48_3,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mul_mul_12s_12ns_20_1_1.v,1561905630,systemVerilog,,,,myproject_axi_mul_mul_12s_12ns_20_1_1;myproject_axi_mul_mul_12s_12ns_20_1_1_DSP48_2,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mul_mul_16s_12s_21_1_1.v,1561905630,systemVerilog,,,,myproject_axi_mul_mul_16s_12s_21_1_1;myproject_axi_mul_mul_16s_12s_21_1_1_DSP48_0,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mul_mul_16s_7s_21_1_1.v,1561905630,systemVerilog,,,,myproject_axi_mul_mul_16s_7s_21_1_1;myproject_axi_mul_mul_16s_7s_21_1_1_DSP48_1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mux_164_12_1_1.v,1561905623,systemVerilog,,,,myproject_axi_mux_164_12_1_1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mux_325_12_1_1.v,1561905623,systemVerilog,,,,myproject_axi_mux_325_12_1_1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mux_42_16_1_1.v,1561905623,systemVerilog,,,,myproject_axi_mux_42_16_1_1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mux_63_16_1_1.v,1561905629,systemVerilog,,,,myproject_axi_mux_63_16_1_1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mux_646_12_1_1.v,1561905623,systemVerilog,,,,myproject_axi_mux_646_12_1_1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mux_646_16_1_1.v,1561905619,systemVerilog,,,,myproject_axi_mux_646_16_1_1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/myproject_axi_mux_83_16_1_1.v,1561905623,systemVerilog,,,,myproject_axi_mux_83_16_1_1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/normalize_array_array_ap_fixed_16u_config14_s.v,1593441596,systemVerilog,,,,normalize_array_array_ap_fixed_16u_config14_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/normalize_array_array_ap_fixed_32u_config10_s.v,1593441589,systemVerilog,,,,normalize_array_array_ap_fixed_32u_config10_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/normalize_array_array_ap_fixed_64u_config6_s.v,1593441581,systemVerilog,,,,normalize_array_array_ap_fixed_64u_config6_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_1u_config2_s.v,1593441540,systemVerilog,,,,pooling2d_cl_array_array_ap_fixed_1u_config2_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/regslice_core.v,1593441630,systemVerilog,,,,ibuf;obuf;regslice_both;regslice_both_w1;regslice_forward;regslice_forward_w1;regslice_reverse;regslice_reverse_w1,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/relu_array_array_ap_ufixed_16u_relu_config15_s.v,1593441598,systemVerilog,,,,relu_array_array_ap_ufixed_16u_relu_config15_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/relu_array_array_ap_ufixed_32u_relu_config11_s.v,1593441591,systemVerilog,,,,relu_array_array_ap_ufixed_32u_relu_config11_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/relu_array_array_ap_ufixed_64u_relu_config7_s.v,1593441583,systemVerilog,,,,relu_array_array_ap_ufixed_64u_relu_config7_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s.v,1593441540,systemVerilog,,,,shift_line_buffer_array_ap_fixed_1u_config2_s,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb.v,1561905619,systemVerilog,,,,shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb;shift_line_buffer_array_ap_fixed_1u_config2_s_line_bufferbkb_core,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_Block_myproject_axi_exit31_proc_U0.v,1561905630,systemVerilog,,,,start_for_Block_myproject_axi_exit31_proc_U0;start_for_Block_myproject_axi_exit31_proc_U0_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_confikbM.v,1561905629,systemVerilog,,,,start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_confikbM;start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_confikbM_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confijbC.v,1561905629,systemVerilog,,,,start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confijbC;start_for_dense_array_array_ap_fixed_16_6_5_3_0_32u_confijbC_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_64u_confiibs.v,1561905629,systemVerilog,,,,start_for_dense_array_array_ap_fixed_16_6_5_3_0_64u_confiibs;start_for_dense_array_array_ap_fixed_16_6_5_3_0_64u_confiibs_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_6u_configlbW.v,1561905629,systemVerilog,,,,start_for_dense_array_array_ap_fixed_16_6_5_3_0_6u_configlbW;start_for_dense_array_array_ap_fixed_16_6_5_3_0_6u_configlbW_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_myproject_U0.v,1561905630,systemVerilog,,,,start_for_myproject_U0;start_for_myproject_U0_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_normalize_array_array_ap_fixed_16u_config14_U0.v,1561905629,systemVerilog,,,,start_for_normalize_array_array_ap_fixed_16u_config14_U0;start_for_normalize_array_array_ap_fixed_16u_config14_U0_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_normalize_array_array_ap_fixed_32u_config10_U0.v,1561905629,systemVerilog,,,,start_for_normalize_array_array_ap_fixed_32u_config10_U0;start_for_normalize_array_array_ap_fixed_32u_config10_U0_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_normalize_array_array_ap_fixed_64u_config6_U0.v,1561905629,systemVerilog,,,,start_for_normalize_array_array_ap_fixed_64u_config6_U0;start_for_normalize_array_array_ap_fixed_64u_config6_U0_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_ufixed_16u_relu_config15_U0.v,1561905629,systemVerilog,,,,start_for_relu_array_array_ap_ufixed_16u_relu_config15_U0;start_for_relu_array_array_ap_ufixed_16u_relu_config15_U0_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_ufixed_32u_relu_config11_U0.v,1561905629,systemVerilog,,,,start_for_relu_array_array_ap_ufixed_32u_relu_config11_U0;start_for_relu_array_array_ap_ufixed_32u_relu_config11_U0_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/ferroelectric/Desktop/Unsupervised-rotation-detection-and-label-learning/models/mlp_average_pool_12b/my-hls-test/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_ufixed_64u_relu_config7_U0.v,1561905629,systemVerilog,,,,start_for_relu_array_array_ap_ufixed_64u_relu_config7_U0;start_for_relu_array_array_ap_ufixed_64u_relu_config7_U0_shiftReg,/home/ferroelectric/Xilinx_2020/Vivado/2020.1/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
