# RISC-V RV32IMAC Core Configuration
# Integer, Multiply, Atomic, Compressed extensions, 5-stage pipeline

name = "rv32imac"

[pipeline]
stages = 5
pipeline_type = "inorder"

[cache.instruction_cache]
size_kb = 16
line_size_bytes = 32
associativity = 2
replacement_policy = "LRU"
hit_latency = 1
miss_latency = 10

[cache.data_cache]
size_kb = 16
line_size_bytes = 32
associativity = 2
replacement_policy = "LRU"
hit_latency = 1
miss_latency = 10

[memory]
load_buffer_size = 4
store_buffer_size = 4

[memory.memory_latency]
type = "fixed"
cycles = 5
