Info: Starting: Create simulation model
Info: qsys-generate G:\FPGAProject\EP4CE6F17C8\ov5640\ip\SDRAM\sdram_interface.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=G:\FPGAProject\EP4CE6F17C8\ov5640\ip\SDRAM\sdram_interface\simulation --family="Cyclone IV E" --part=EP4CE6F17C8
Progress: Loading SDRAM/sdram_interface.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram_interface [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram_interface.sdram_interface: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sdram_interface: Generating sdram_interface "sdram_interface" for SIM_VERILOG
Info: sdram_interface: Starting RTL generation for module 'sdram_interface_sdram_interface'
Info: sdram_interface:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_interface_sdram_interface --dir=C:/Users/len/AppData/Local/Temp/alt9179_7998783013112011239.dir/0002_sdram_interface_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/len/AppData/Local/Temp/alt9179_7998783013112011239.dir/0002_sdram_interface_gen//sdram_interface_sdram_interface_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/len/AppData/Local/Temp/alt9179_7998783013112011239.dir/0002_sdram_interface_gen/  ]
Info: sdram_interface: Done RTL generation for module 'sdram_interface_sdram_interface'
Info: sdram_interface: "sdram_interface" instantiated altera_avalon_new_sdram_controller "sdram_interface"
Info: sdram_interface: Done "sdram_interface" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=G:\FPGAProject\EP4CE6F17C8\ov5640\ip\SDRAM\sdram_interface\sdram_interface.spd --output-directory=G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=G:\FPGAProject\EP4CE6F17C8\ov5640\ip\SDRAM\sdram_interface\sdram_interface.spd --output-directory=G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under G:/FPGAProject/EP4CE6F17C8/ov5640/ip/SDRAM/sdram_interface/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate G:\FPGAProject\EP4CE6F17C8\ov5640\ip\SDRAM\sdram_interface.qsys --block-symbol-file --output-directory=G:\FPGAProject\EP4CE6F17C8\ov5640\ip\SDRAM\sdram_interface --family="Cyclone IV E" --part=EP4CE6F17C8
Progress: Loading SDRAM/sdram_interface.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram_interface [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram_interface.sdram_interface: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate G:\FPGAProject\EP4CE6F17C8\ov5640\ip\SDRAM\sdram_interface.qsys --synthesis=VERILOG --output-directory=G:\FPGAProject\EP4CE6F17C8\ov5640\ip\SDRAM\sdram_interface\synthesis --family="Cyclone IV E" --part=EP4CE6F17C8
Progress: Loading SDRAM/sdram_interface.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram_interface [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram_interface.sdram_interface: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: sdram_interface: Generating sdram_interface "sdram_interface" for QUARTUS_SYNTH
Info: sdram_interface: Starting RTL generation for module 'sdram_interface_sdram_interface'
Info: sdram_interface:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_interface_sdram_interface --dir=C:/Users/len/AppData/Local/Temp/alt9179_7998783013112011239.dir/0004_sdram_interface_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/len/AppData/Local/Temp/alt9179_7998783013112011239.dir/0004_sdram_interface_gen//sdram_interface_sdram_interface_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_interface: Done RTL generation for module 'sdram_interface_sdram_interface'
Info: sdram_interface: "sdram_interface" instantiated altera_avalon_new_sdram_controller "sdram_interface"
Info: sdram_interface: Done "sdram_interface" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
