
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={12,rS,rD,UIMM}                        Premise(F2)
	S3= ICache[addr]={12,rS,rD,UIMM}                            Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALUOut_MEM.Out=>ALUOut_DMMU1.In                         Premise(F6)
	S9= ALU.Out=>ALUOut_MEM.In                                  Premise(F7)
	S10= ALUOut_DMMU2.Out=>ALUOut_WB.In                         Premise(F8)
	S11= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F9)
	S12= FU.OutID1=>A_EX.In                                     Premise(F10)
	S13= A_MEM.Out=>A_WB.In                                     Premise(F11)
	S14= LIMMEXT.Out=>B_EX.In                                   Premise(F12)
	S15= B_MEM.Out=>B_WB.In                                     Premise(F13)
	S16= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F14)
	S17= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F15)
	S18= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F16)
	S19= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F17)
	S20= FU.Bub_ID=>CU_ID.Bub                                   Premise(F18)
	S21= FU.Halt_ID=>CU_ID.Halt                                 Premise(F19)
	S22= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F20)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F21)
	S24= FU.Bub_IF=>CU_IF.Bub                                   Premise(F22)
	S25= FU.Halt_IF=>CU_IF.Halt                                 Premise(F23)
	S26= ICache.Hit=>CU_IF.ICacheHit                            Premise(F24)
	S27= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F27)
	S30= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F28)
	S31= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F29)
	S32= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F30)
	S33= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F31)
	S34= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F32)
	S35= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F33)
	S36= ICache.Hit=>FU.ICacheHit                               Premise(F34)
	S37= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F35)
	S38= IR_EX.Out=>FU.IR_EX                                    Premise(F36)
	S39= IR_ID.Out=>FU.IR_ID                                    Premise(F37)
	S40= IR_MEM.Out=>FU.IR_MEM                                  Premise(F38)
	S41= IR_WB.Out=>FU.IR_WB                                    Premise(F39)
	S42= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                     Premise(F40)
	S43= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F41)
	S44= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                     Premise(F42)
	S45= ALU.Out=>FU.InEX                                       Premise(F43)
	S46= IR_EX.Out20_16=>FU.InEX_WReg                           Premise(F44)
	S47= GPR.Rdata1=>FU.InID1                                   Premise(F45)
	S48= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F46)
	S49= ALUOut_MEM.Out=>FU.InMEM                               Premise(F47)
	S50= IR_MEM.Out20_16=>FU.InMEM_WReg                         Premise(F48)
	S51= ALUOut_WB.Out=>FU.InWB                                 Premise(F49)
	S52= IR_WB.Out20_16=>FU.InWB_WReg                           Premise(F50)
	S53= IR_ID.Out25_21=>GPR.RReg1                              Premise(F51)
	S54= ALUOut_WB.Out=>GPR.WData                               Premise(F52)
	S55= IR_WB.Out20_16=>GPR.WReg                               Premise(F53)
	S56= IMMU.Addr=>IAddrReg.In                                 Premise(F54)
	S57= PC.Out=>ICache.IEA                                     Premise(F55)
	S58= ICache.IEA=addr                                        Path(S5,S57)
	S59= ICache.Hit=ICacheHit(addr)                             ICache-Search(S58)
	S60= ICache.Out={12,rS,rD,UIMM}                             ICache-Search(S58,S3)
	S61= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S59,S26)
	S62= FU.ICacheHit=ICacheHit(addr)                           Path(S59,S36)
	S63= ICache.Out=>ICacheReg.In                               Premise(F56)
	S64= ICacheReg.In={12,rS,rD,UIMM}                           Path(S60,S63)
	S65= PC.Out=>IMMU.IEA                                       Premise(F57)
	S66= IMMU.IEA=addr                                          Path(S5,S65)
	S67= CP0.ASID=>IMMU.PID                                     Premise(F58)
	S68= IMMU.PID=pid                                           Path(S4,S67)
	S69= IMMU.Addr={pid,addr}                                   IMMU-Search(S68,S66)
	S70= IAddrReg.In={pid,addr}                                 Path(S69,S56)
	S71= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S68,S66)
	S72= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S71,S27)
	S73= IR_MEM.Out=>IR_DMMU1.In                                Premise(F59)
	S74= IR_ID.Out=>IR_EX.In                                    Premise(F60)
	S75= ICache.Out=>IR_ID.In                                   Premise(F61)
	S76= IR_ID.In={12,rS,rD,UIMM}                               Path(S60,S75)
	S77= ICache.Out=>IR_IMMU.In                                 Premise(F62)
	S78= IR_IMMU.In={12,rS,rD,UIMM}                             Path(S60,S77)
	S79= IR_EX.Out=>IR_MEM.In                                   Premise(F63)
	S80= IR_DMMU2.Out=>IR_WB.In                                 Premise(F64)
	S81= IR_MEM.Out=>IR_WB.In                                   Premise(F65)
	S82= IR_ID.Out15_0=>LIMMEXT.In                              Premise(F66)
	S83= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F67)
	S84= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F68)
	S85= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F69)
	S86= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F70)
	S87= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F71)
	S88= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F72)
	S89= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F73)
	S90= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F74)
	S91= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F75)
	S92= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F76)
	S93= IR_EX.Out31_26=>CU_EX.Op                               Premise(F77)
	S94= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F78)
	S95= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F79)
	S96= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F80)
	S97= IR_ID.Out31_26=>CU_ID.Op                               Premise(F81)
	S98= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F82)
	S99= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F83)
	S100= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F84)
	S101= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F85)
	S102= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F86)
	S103= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F87)
	S104= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F88)
	S105= IR_WB.Out31_26=>CU_WB.Op                              Premise(F89)
	S106= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F90)
	S107= CtrlA_EX=0                                            Premise(F91)
	S108= CtrlB_EX=0                                            Premise(F92)
	S109= CtrlALUOut_MEM=0                                      Premise(F93)
	S110= CtrlALUOut_DMMU1=0                                    Premise(F94)
	S111= CtrlALUOut_DMMU2=0                                    Premise(F95)
	S112= CtrlALUOut_WB=0                                       Premise(F96)
	S113= CtrlA_MEM=0                                           Premise(F97)
	S114= CtrlA_WB=0                                            Premise(F98)
	S115= CtrlB_MEM=0                                           Premise(F99)
	S116= CtrlB_WB=0                                            Premise(F100)
	S117= CtrlICache=0                                          Premise(F101)
	S118= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S3,S117)
	S119= CtrlIMMU=0                                            Premise(F102)
	S120= CtrlIR_DMMU1=0                                        Premise(F103)
	S121= CtrlIR_DMMU2=0                                        Premise(F104)
	S122= CtrlIR_EX=0                                           Premise(F105)
	S123= CtrlIR_ID=1                                           Premise(F106)
	S124= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Write(S76,S123)
	S125= CtrlIR_IMMU=0                                         Premise(F107)
	S126= CtrlIR_MEM=0                                          Premise(F108)
	S127= CtrlIR_WB=0                                           Premise(F109)
	S128= CtrlGPR=0                                             Premise(F110)
	S129= CtrlIAddrReg=0                                        Premise(F111)
	S130= CtrlPC=0                                              Premise(F112)
	S131= CtrlPCInc=1                                           Premise(F113)
	S132= PC[Out]=addr+4                                        PC-Inc(S1,S130,S131)
	S133= PC[CIA]=addr                                          PC-Inc(S1,S130,S131)
	S134= CtrlIMem=0                                            Premise(F114)
	S135= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S2,S134)
	S136= CtrlICacheReg=0                                       Premise(F115)
	S137= CtrlASIDIn=0                                          Premise(F116)
	S138= CtrlCP0=0                                             Premise(F117)
	S139= CP0[ASID]=pid                                         CP0-Hold(S0,S138)
	S140= CtrlEPCIn=0                                           Premise(F118)
	S141= CtrlExCodeIn=0                                        Premise(F119)
	S142= CtrlIRMux=0                                           Premise(F120)
	S143= GPR[rS]=a                                             Premise(F121)

ID	S144= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S124)
	S145= IR_ID.Out31_26=12                                     IR-Out(S124)
	S146= IR_ID.Out25_21=rS                                     IR-Out(S124)
	S147= IR_ID.Out20_16=rD                                     IR-Out(S124)
	S148= IR_ID.Out15_0=UIMM                                    IR-Out(S124)
	S149= PC.Out=addr+4                                         PC-Out(S132)
	S150= PC.CIA=addr                                           PC-Out(S133)
	S151= PC.CIA31_28=addr[31:28]                               PC-Out(S133)
	S152= CP0.ASID=pid                                          CP0-Read-ASID(S139)
	S153= A_EX.Out=>ALU.A                                       Premise(F239)
	S154= B_EX.Out=>ALU.B                                       Premise(F240)
	S155= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F241)
	S156= ALU.Out=>ALUOut_MEM.In                                Premise(F242)
	S157= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F243)
	S158= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F244)
	S159= FU.OutID1=>A_EX.In                                    Premise(F245)
	S160= A_MEM.Out=>A_WB.In                                    Premise(F246)
	S161= LIMMEXT.Out=>B_EX.In                                  Premise(F247)
	S162= B_MEM.Out=>B_WB.In                                    Premise(F248)
	S163= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F249)
	S164= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F250)
	S165= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F251)
	S166= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F252)
	S167= FU.Bub_ID=>CU_ID.Bub                                  Premise(F253)
	S168= FU.Halt_ID=>CU_ID.Halt                                Premise(F254)
	S169= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F255)
	S170= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F256)
	S171= FU.Bub_IF=>CU_IF.Bub                                  Premise(F257)
	S172= FU.Halt_IF=>CU_IF.Halt                                Premise(F258)
	S173= ICache.Hit=>CU_IF.ICacheHit                           Premise(F259)
	S174= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F260)
	S175= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F261)
	S176= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F262)
	S177= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F263)
	S178= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F264)
	S179= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F265)
	S180= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F266)
	S181= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F267)
	S182= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F268)
	S183= ICache.Hit=>FU.ICacheHit                              Premise(F269)
	S184= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F270)
	S185= IR_EX.Out=>FU.IR_EX                                   Premise(F271)
	S186= IR_ID.Out=>FU.IR_ID                                   Premise(F272)
	S187= FU.IR_ID={12,rS,rD,UIMM}                              Path(S144,S186)
	S188= IR_MEM.Out=>FU.IR_MEM                                 Premise(F273)
	S189= IR_WB.Out=>FU.IR_WB                                   Premise(F274)
	S190= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F275)
	S191= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F276)
	S192= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F277)
	S193= ALU.Out=>FU.InEX                                      Premise(F278)
	S194= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F279)
	S195= GPR.Rdata1=>FU.InID1                                  Premise(F280)
	S196= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F281)
	S197= FU.InID1_RReg=rS                                      Path(S146,S196)
	S198= FU.InID2_RReg=5'b00000                                Premise(F282)
	S199= ALUOut_MEM.Out=>FU.InMEM                              Premise(F283)
	S200= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F284)
	S201= ALUOut_WB.Out=>FU.InWB                                Premise(F285)
	S202= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F286)
	S203= IR_ID.Out25_21=>GPR.RReg1                             Premise(F287)
	S204= GPR.RReg1=rS                                          Path(S146,S203)
	S205= GPR.Rdata1=a                                          GPR-Read(S204,S143)
	S206= FU.InID1=a                                            Path(S205,S195)
	S207= FU.OutID1=FU(a)                                       FU-Forward(S206)
	S208= A_EX.In=FU(a)                                         Path(S207,S159)
	S209= ALUOut_WB.Out=>GPR.WData                              Premise(F288)
	S210= IR_WB.Out20_16=>GPR.WReg                              Premise(F289)
	S211= IMMU.Addr=>IAddrReg.In                                Premise(F290)
	S212= PC.Out=>ICache.IEA                                    Premise(F291)
	S213= ICache.IEA=addr+4                                     Path(S149,S212)
	S214= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S213)
	S215= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S214,S173)
	S216= FU.ICacheHit=ICacheHit(addr+4)                        Path(S214,S183)
	S217= ICache.Out=>ICacheReg.In                              Premise(F292)
	S218= PC.Out=>IMMU.IEA                                      Premise(F293)
	S219= IMMU.IEA=addr+4                                       Path(S149,S218)
	S220= CP0.ASID=>IMMU.PID                                    Premise(F294)
	S221= IMMU.PID=pid                                          Path(S152,S220)
	S222= IMMU.Addr={pid,addr+4}                                IMMU-Search(S221,S219)
	S223= IAddrReg.In={pid,addr+4}                              Path(S222,S211)
	S224= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S221,S219)
	S225= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S224,S174)
	S226= IR_MEM.Out=>IR_DMMU1.In                               Premise(F295)
	S227= IR_ID.Out=>IR_EX.In                                   Premise(F296)
	S228= IR_EX.In={12,rS,rD,UIMM}                              Path(S144,S227)
	S229= ICache.Out=>IR_ID.In                                  Premise(F297)
	S230= ICache.Out=>IR_IMMU.In                                Premise(F298)
	S231= IR_EX.Out=>IR_MEM.In                                  Premise(F299)
	S232= IR_DMMU2.Out=>IR_WB.In                                Premise(F300)
	S233= IR_MEM.Out=>IR_WB.In                                  Premise(F301)
	S234= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F302)
	S235= LIMMEXT.In=UIMM                                       Path(S148,S234)
	S236= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S235)
	S237= B_EX.In={16{0},UIMM}                                  Path(S236,S161)
	S238= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F303)
	S239= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F304)
	S240= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F305)
	S241= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F306)
	S242= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F307)
	S243= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F308)
	S244= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F309)
	S245= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F310)
	S246= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F311)
	S247= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F312)
	S248= IR_EX.Out31_26=>CU_EX.Op                              Premise(F313)
	S249= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F314)
	S250= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F315)
	S251= CU_ID.IRFunc1=rD                                      Path(S147,S250)
	S252= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F316)
	S253= CU_ID.IRFunc2=rS                                      Path(S146,S252)
	S254= IR_ID.Out31_26=>CU_ID.Op                              Premise(F317)
	S255= CU_ID.Op=12                                           Path(S145,S254)
	S256= CU_ID.Func=alu_add                                    CU_ID(S255)
	S257= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F318)
	S258= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F319)
	S259= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F320)
	S260= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F321)
	S261= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F322)
	S262= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F323)
	S263= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F324)
	S264= IR_WB.Out31_26=>CU_WB.Op                              Premise(F325)
	S265= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F326)
	S266= CtrlA_EX=1                                            Premise(F327)
	S267= [A_EX]=FU(a)                                          A_EX-Write(S208,S266)
	S268= CtrlB_EX=1                                            Premise(F328)
	S269= [B_EX]={16{0},UIMM}                                   B_EX-Write(S237,S268)
	S270= CtrlALUOut_MEM=0                                      Premise(F329)
	S271= CtrlALUOut_DMMU1=0                                    Premise(F330)
	S272= CtrlALUOut_DMMU2=0                                    Premise(F331)
	S273= CtrlALUOut_WB=0                                       Premise(F332)
	S274= CtrlA_MEM=0                                           Premise(F333)
	S275= CtrlA_WB=0                                            Premise(F334)
	S276= CtrlB_MEM=0                                           Premise(F335)
	S277= CtrlB_WB=0                                            Premise(F336)
	S278= CtrlICache=0                                          Premise(F337)
	S279= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S118,S278)
	S280= CtrlIMMU=0                                            Premise(F338)
	S281= CtrlIR_DMMU1=0                                        Premise(F339)
	S282= CtrlIR_DMMU2=0                                        Premise(F340)
	S283= CtrlIR_EX=1                                           Premise(F341)
	S284= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Write(S228,S283)
	S285= CtrlIR_ID=0                                           Premise(F342)
	S286= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S124,S285)
	S287= CtrlIR_IMMU=0                                         Premise(F343)
	S288= CtrlIR_MEM=0                                          Premise(F344)
	S289= CtrlIR_WB=0                                           Premise(F345)
	S290= CtrlGPR=0                                             Premise(F346)
	S291= GPR[rS]=a                                             GPR-Hold(S143,S290)
	S292= CtrlIAddrReg=0                                        Premise(F347)
	S293= CtrlPC=0                                              Premise(F348)
	S294= CtrlPCInc=0                                           Premise(F349)
	S295= PC[CIA]=addr                                          PC-Hold(S133,S294)
	S296= PC[Out]=addr+4                                        PC-Hold(S132,S293,S294)
	S297= CtrlIMem=0                                            Premise(F350)
	S298= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S135,S297)
	S299= CtrlICacheReg=0                                       Premise(F351)
	S300= CtrlASIDIn=0                                          Premise(F352)
	S301= CtrlCP0=0                                             Premise(F353)
	S302= CP0[ASID]=pid                                         CP0-Hold(S139,S301)
	S303= CtrlEPCIn=0                                           Premise(F354)
	S304= CtrlExCodeIn=0                                        Premise(F355)
	S305= CtrlIRMux=0                                           Premise(F356)

EX	S306= A_EX.Out=FU(a)                                        A_EX-Out(S267)
	S307= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S267)
	S308= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S267)
	S309= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S269)
	S310= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S269)
	S311= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S269)
	S312= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S284)
	S313= IR_EX.Out31_26=12                                     IR_EX-Out(S284)
	S314= IR_EX.Out25_21=rS                                     IR_EX-Out(S284)
	S315= IR_EX.Out20_16=rD                                     IR_EX-Out(S284)
	S316= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S284)
	S317= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S286)
	S318= IR_ID.Out31_26=12                                     IR-Out(S286)
	S319= IR_ID.Out25_21=rS                                     IR-Out(S286)
	S320= IR_ID.Out20_16=rD                                     IR-Out(S286)
	S321= IR_ID.Out15_0=UIMM                                    IR-Out(S286)
	S322= PC.CIA=addr                                           PC-Out(S295)
	S323= PC.CIA31_28=addr[31:28]                               PC-Out(S295)
	S324= PC.Out=addr+4                                         PC-Out(S296)
	S325= CP0.ASID=pid                                          CP0-Read-ASID(S302)
	S326= A_EX.Out=>ALU.A                                       Premise(F357)
	S327= ALU.A=FU(a)                                           Path(S306,S326)
	S328= B_EX.Out=>ALU.B                                       Premise(F358)
	S329= ALU.B={16{0},UIMM}                                    Path(S309,S328)
	S330= ALU.Func=6'b000000                                    Premise(F359)
	S331= ALU.Out=FU(a)&{16{0},UIMM}                            ALU(S327,S329)
	S332= ALU.Out1_0={FU(a)&{16{0},UIMM}}[1:0]                  ALU(S327,S329)
	S333= ALU.CMP=Compare0(FU(a)&{16{0},UIMM})                  ALU(S327,S329)
	S334= ALU.OV=OverFlow(FU(a)&{16{0},UIMM})                   ALU(S327,S329)
	S335= ALU.CA=Carry(FU(a)&{16{0},UIMM})                      ALU(S327,S329)
	S336= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F360)
	S337= ALU.Out=>ALUOut_MEM.In                                Premise(F361)
	S338= ALUOut_MEM.In=FU(a)&{16{0},UIMM}                      Path(S331,S337)
	S339= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F362)
	S340= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F363)
	S341= FU.OutID1=>A_EX.In                                    Premise(F364)
	S342= A_MEM.Out=>A_WB.In                                    Premise(F365)
	S343= LIMMEXT.Out=>B_EX.In                                  Premise(F366)
	S344= B_MEM.Out=>B_WB.In                                    Premise(F367)
	S345= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F368)
	S346= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F369)
	S347= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F370)
	S348= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F371)
	S349= FU.Bub_ID=>CU_ID.Bub                                  Premise(F372)
	S350= FU.Halt_ID=>CU_ID.Halt                                Premise(F373)
	S351= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F374)
	S352= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F375)
	S353= FU.Bub_IF=>CU_IF.Bub                                  Premise(F376)
	S354= FU.Halt_IF=>CU_IF.Halt                                Premise(F377)
	S355= ICache.Hit=>CU_IF.ICacheHit                           Premise(F378)
	S356= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F379)
	S357= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F380)
	S358= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F381)
	S359= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F382)
	S360= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F383)
	S361= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F384)
	S362= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F385)
	S363= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F386)
	S364= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F387)
	S365= ICache.Hit=>FU.ICacheHit                              Premise(F388)
	S366= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F389)
	S367= IR_EX.Out=>FU.IR_EX                                   Premise(F390)
	S368= FU.IR_EX={12,rS,rD,UIMM}                              Path(S312,S367)
	S369= IR_ID.Out=>FU.IR_ID                                   Premise(F391)
	S370= FU.IR_ID={12,rS,rD,UIMM}                              Path(S317,S369)
	S371= IR_MEM.Out=>FU.IR_MEM                                 Premise(F392)
	S372= IR_WB.Out=>FU.IR_WB                                   Premise(F393)
	S373= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F394)
	S374= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F395)
	S375= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F396)
	S376= ALU.Out=>FU.InEX                                      Premise(F397)
	S377= FU.InEX=FU(a)&{16{0},UIMM}                            Path(S331,S376)
	S378= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F398)
	S379= FU.InEX_WReg=rD                                       Path(S315,S378)
	S380= GPR.Rdata1=>FU.InID1                                  Premise(F399)
	S381= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F400)
	S382= FU.InID1_RReg=rS                                      Path(S319,S381)
	S383= ALUOut_MEM.Out=>FU.InMEM                              Premise(F401)
	S384= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F402)
	S385= ALUOut_WB.Out=>FU.InWB                                Premise(F403)
	S386= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F404)
	S387= IR_ID.Out25_21=>GPR.RReg1                             Premise(F405)
	S388= GPR.RReg1=rS                                          Path(S319,S387)
	S389= GPR.Rdata1=a                                          GPR-Read(S388,S291)
	S390= FU.InID1=a                                            Path(S389,S380)
	S391= FU.OutID1=FU(a)                                       FU-Forward(S390)
	S392= A_EX.In=FU(a)                                         Path(S391,S341)
	S393= ALUOut_WB.Out=>GPR.WData                              Premise(F406)
	S394= IR_WB.Out20_16=>GPR.WReg                              Premise(F407)
	S395= IMMU.Addr=>IAddrReg.In                                Premise(F408)
	S396= PC.Out=>ICache.IEA                                    Premise(F409)
	S397= ICache.IEA=addr+4                                     Path(S324,S396)
	S398= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S397)
	S399= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S398,S355)
	S400= FU.ICacheHit=ICacheHit(addr+4)                        Path(S398,S365)
	S401= ICache.Out=>ICacheReg.In                              Premise(F410)
	S402= PC.Out=>IMMU.IEA                                      Premise(F411)
	S403= IMMU.IEA=addr+4                                       Path(S324,S402)
	S404= CP0.ASID=>IMMU.PID                                    Premise(F412)
	S405= IMMU.PID=pid                                          Path(S325,S404)
	S406= IMMU.Addr={pid,addr+4}                                IMMU-Search(S405,S403)
	S407= IAddrReg.In={pid,addr+4}                              Path(S406,S395)
	S408= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S405,S403)
	S409= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S408,S356)
	S410= IR_MEM.Out=>IR_DMMU1.In                               Premise(F413)
	S411= IR_ID.Out=>IR_EX.In                                   Premise(F414)
	S412= IR_EX.In={12,rS,rD,UIMM}                              Path(S317,S411)
	S413= ICache.Out=>IR_ID.In                                  Premise(F415)
	S414= ICache.Out=>IR_IMMU.In                                Premise(F416)
	S415= IR_EX.Out=>IR_MEM.In                                  Premise(F417)
	S416= IR_MEM.In={12,rS,rD,UIMM}                             Path(S312,S415)
	S417= IR_DMMU2.Out=>IR_WB.In                                Premise(F418)
	S418= IR_MEM.Out=>IR_WB.In                                  Premise(F419)
	S419= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F420)
	S420= LIMMEXT.In=UIMM                                       Path(S321,S419)
	S421= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S420)
	S422= B_EX.In={16{0},UIMM}                                  Path(S421,S343)
	S423= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F421)
	S424= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F422)
	S425= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F423)
	S426= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F424)
	S427= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F425)
	S428= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F426)
	S429= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F427)
	S430= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F428)
	S431= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F429)
	S432= CU_EX.IRFunc1=rD                                      Path(S315,S431)
	S433= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F430)
	S434= CU_EX.IRFunc2=rS                                      Path(S314,S433)
	S435= IR_EX.Out31_26=>CU_EX.Op                              Premise(F431)
	S436= CU_EX.Op=12                                           Path(S313,S435)
	S437= CU_EX.Func=alu_add                                    CU_EX(S436)
	S438= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F432)
	S439= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F433)
	S440= CU_ID.IRFunc1=rD                                      Path(S320,S439)
	S441= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F434)
	S442= CU_ID.IRFunc2=rS                                      Path(S319,S441)
	S443= IR_ID.Out31_26=>CU_ID.Op                              Premise(F435)
	S444= CU_ID.Op=12                                           Path(S318,S443)
	S445= CU_ID.Func=alu_add                                    CU_ID(S444)
	S446= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F436)
	S447= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F437)
	S448= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F438)
	S449= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F439)
	S450= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F440)
	S451= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F441)
	S452= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F442)
	S453= IR_WB.Out31_26=>CU_WB.Op                              Premise(F443)
	S454= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F444)
	S455= CtrlA_EX=0                                            Premise(F445)
	S456= [A_EX]=FU(a)                                          A_EX-Hold(S267,S455)
	S457= CtrlB_EX=0                                            Premise(F446)
	S458= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S269,S457)
	S459= CtrlALUOut_MEM=1                                      Premise(F447)
	S460= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Write(S338,S459)
	S461= CtrlALUOut_DMMU1=0                                    Premise(F448)
	S462= CtrlALUOut_DMMU2=0                                    Premise(F449)
	S463= CtrlALUOut_WB=0                                       Premise(F450)
	S464= CtrlA_MEM=0                                           Premise(F451)
	S465= CtrlA_WB=0                                            Premise(F452)
	S466= CtrlB_MEM=0                                           Premise(F453)
	S467= CtrlB_WB=0                                            Premise(F454)
	S468= CtrlICache=0                                          Premise(F455)
	S469= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S279,S468)
	S470= CtrlIMMU=0                                            Premise(F456)
	S471= CtrlIR_DMMU1=0                                        Premise(F457)
	S472= CtrlIR_DMMU2=0                                        Premise(F458)
	S473= CtrlIR_EX=0                                           Premise(F459)
	S474= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S284,S473)
	S475= CtrlIR_ID=0                                           Premise(F460)
	S476= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S286,S475)
	S477= CtrlIR_IMMU=0                                         Premise(F461)
	S478= CtrlIR_MEM=1                                          Premise(F462)
	S479= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Write(S416,S478)
	S480= CtrlIR_WB=0                                           Premise(F463)
	S481= CtrlGPR=0                                             Premise(F464)
	S482= GPR[rS]=a                                             GPR-Hold(S291,S481)
	S483= CtrlIAddrReg=0                                        Premise(F465)
	S484= CtrlPC=0                                              Premise(F466)
	S485= CtrlPCInc=0                                           Premise(F467)
	S486= PC[CIA]=addr                                          PC-Hold(S295,S485)
	S487= PC[Out]=addr+4                                        PC-Hold(S296,S484,S485)
	S488= CtrlIMem=0                                            Premise(F468)
	S489= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S298,S488)
	S490= CtrlICacheReg=0                                       Premise(F469)
	S491= CtrlASIDIn=0                                          Premise(F470)
	S492= CtrlCP0=0                                             Premise(F471)
	S493= CP0[ASID]=pid                                         CP0-Hold(S302,S492)
	S494= CtrlEPCIn=0                                           Premise(F472)
	S495= CtrlExCodeIn=0                                        Premise(F473)
	S496= CtrlIRMux=0                                           Premise(F474)

MEM	S497= A_EX.Out=FU(a)                                        A_EX-Out(S456)
	S498= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S456)
	S499= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S456)
	S500= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S458)
	S501= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S458)
	S502= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S458)
	S503= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S460)
	S504= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S460)
	S505= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S460)
	S506= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S474)
	S507= IR_EX.Out31_26=12                                     IR_EX-Out(S474)
	S508= IR_EX.Out25_21=rS                                     IR_EX-Out(S474)
	S509= IR_EX.Out20_16=rD                                     IR_EX-Out(S474)
	S510= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S474)
	S511= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S476)
	S512= IR_ID.Out31_26=12                                     IR-Out(S476)
	S513= IR_ID.Out25_21=rS                                     IR-Out(S476)
	S514= IR_ID.Out20_16=rD                                     IR-Out(S476)
	S515= IR_ID.Out15_0=UIMM                                    IR-Out(S476)
	S516= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S479)
	S517= IR_MEM.Out31_26=12                                    IR_MEM-Out(S479)
	S518= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S479)
	S519= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S479)
	S520= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S479)
	S521= PC.CIA=addr                                           PC-Out(S486)
	S522= PC.CIA31_28=addr[31:28]                               PC-Out(S486)
	S523= PC.Out=addr+4                                         PC-Out(S487)
	S524= CP0.ASID=pid                                          CP0-Read-ASID(S493)
	S525= A_EX.Out=>ALU.A                                       Premise(F475)
	S526= ALU.A=FU(a)                                           Path(S497,S525)
	S527= B_EX.Out=>ALU.B                                       Premise(F476)
	S528= ALU.B={16{0},UIMM}                                    Path(S500,S527)
	S529= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F477)
	S530= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S503,S529)
	S531= ALU.Out=>ALUOut_MEM.In                                Premise(F478)
	S532= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F479)
	S533= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F480)
	S534= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S503,S533)
	S535= FU.OutID1=>A_EX.In                                    Premise(F481)
	S536= A_MEM.Out=>A_WB.In                                    Premise(F482)
	S537= LIMMEXT.Out=>B_EX.In                                  Premise(F483)
	S538= B_MEM.Out=>B_WB.In                                    Premise(F484)
	S539= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F485)
	S540= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F486)
	S541= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F487)
	S542= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F488)
	S543= FU.Bub_ID=>CU_ID.Bub                                  Premise(F489)
	S544= FU.Halt_ID=>CU_ID.Halt                                Premise(F490)
	S545= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F491)
	S546= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F492)
	S547= FU.Bub_IF=>CU_IF.Bub                                  Premise(F493)
	S548= FU.Halt_IF=>CU_IF.Halt                                Premise(F494)
	S549= ICache.Hit=>CU_IF.ICacheHit                           Premise(F495)
	S550= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F496)
	S551= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F497)
	S552= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F498)
	S553= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F499)
	S554= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F500)
	S555= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F501)
	S556= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F502)
	S557= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F503)
	S558= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F504)
	S559= ICache.Hit=>FU.ICacheHit                              Premise(F505)
	S560= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F506)
	S561= IR_EX.Out=>FU.IR_EX                                   Premise(F507)
	S562= FU.IR_EX={12,rS,rD,UIMM}                              Path(S506,S561)
	S563= IR_ID.Out=>FU.IR_ID                                   Premise(F508)
	S564= FU.IR_ID={12,rS,rD,UIMM}                              Path(S511,S563)
	S565= IR_MEM.Out=>FU.IR_MEM                                 Premise(F509)
	S566= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S516,S565)
	S567= IR_WB.Out=>FU.IR_WB                                   Premise(F510)
	S568= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F511)
	S569= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F512)
	S570= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F513)
	S571= ALU.Out=>FU.InEX                                      Premise(F514)
	S572= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F515)
	S573= FU.InEX_WReg=rD                                       Path(S509,S572)
	S574= GPR.Rdata1=>FU.InID1                                  Premise(F516)
	S575= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F517)
	S576= FU.InID1_RReg=rS                                      Path(S513,S575)
	S577= ALUOut_MEM.Out=>FU.InMEM                              Premise(F518)
	S578= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S503,S577)
	S579= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F519)
	S580= FU.InMEM_WReg=rD                                      Path(S519,S579)
	S581= ALUOut_WB.Out=>FU.InWB                                Premise(F520)
	S582= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F521)
	S583= IR_ID.Out25_21=>GPR.RReg1                             Premise(F522)
	S584= GPR.RReg1=rS                                          Path(S513,S583)
	S585= GPR.Rdata1=a                                          GPR-Read(S584,S482)
	S586= FU.InID1=a                                            Path(S585,S574)
	S587= FU.OutID1=FU(a)                                       FU-Forward(S586)
	S588= A_EX.In=FU(a)                                         Path(S587,S535)
	S589= ALUOut_WB.Out=>GPR.WData                              Premise(F523)
	S590= IR_WB.Out20_16=>GPR.WReg                              Premise(F524)
	S591= IMMU.Addr=>IAddrReg.In                                Premise(F525)
	S592= PC.Out=>ICache.IEA                                    Premise(F526)
	S593= ICache.IEA=addr+4                                     Path(S523,S592)
	S594= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S593)
	S595= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S594,S549)
	S596= FU.ICacheHit=ICacheHit(addr+4)                        Path(S594,S559)
	S597= ICache.Out=>ICacheReg.In                              Premise(F527)
	S598= PC.Out=>IMMU.IEA                                      Premise(F528)
	S599= IMMU.IEA=addr+4                                       Path(S523,S598)
	S600= CP0.ASID=>IMMU.PID                                    Premise(F529)
	S601= IMMU.PID=pid                                          Path(S524,S600)
	S602= IMMU.Addr={pid,addr+4}                                IMMU-Search(S601,S599)
	S603= IAddrReg.In={pid,addr+4}                              Path(S602,S591)
	S604= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S601,S599)
	S605= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S604,S550)
	S606= IR_MEM.Out=>IR_DMMU1.In                               Premise(F530)
	S607= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S516,S606)
	S608= IR_ID.Out=>IR_EX.In                                   Premise(F531)
	S609= IR_EX.In={12,rS,rD,UIMM}                              Path(S511,S608)
	S610= ICache.Out=>IR_ID.In                                  Premise(F532)
	S611= ICache.Out=>IR_IMMU.In                                Premise(F533)
	S612= IR_EX.Out=>IR_MEM.In                                  Premise(F534)
	S613= IR_MEM.In={12,rS,rD,UIMM}                             Path(S506,S612)
	S614= IR_DMMU2.Out=>IR_WB.In                                Premise(F535)
	S615= IR_MEM.Out=>IR_WB.In                                  Premise(F536)
	S616= IR_WB.In={12,rS,rD,UIMM}                              Path(S516,S615)
	S617= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F537)
	S618= LIMMEXT.In=UIMM                                       Path(S515,S617)
	S619= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S618)
	S620= B_EX.In={16{0},UIMM}                                  Path(S619,S537)
	S621= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F538)
	S622= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F539)
	S623= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F540)
	S624= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F541)
	S625= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F542)
	S626= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F543)
	S627= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F544)
	S628= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F545)
	S629= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F546)
	S630= CU_EX.IRFunc1=rD                                      Path(S509,S629)
	S631= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F547)
	S632= CU_EX.IRFunc2=rS                                      Path(S508,S631)
	S633= IR_EX.Out31_26=>CU_EX.Op                              Premise(F548)
	S634= CU_EX.Op=12                                           Path(S507,S633)
	S635= CU_EX.Func=alu_add                                    CU_EX(S634)
	S636= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F549)
	S637= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F550)
	S638= CU_ID.IRFunc1=rD                                      Path(S514,S637)
	S639= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F551)
	S640= CU_ID.IRFunc2=rS                                      Path(S513,S639)
	S641= IR_ID.Out31_26=>CU_ID.Op                              Premise(F552)
	S642= CU_ID.Op=12                                           Path(S512,S641)
	S643= CU_ID.Func=alu_add                                    CU_ID(S642)
	S644= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F553)
	S645= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F554)
	S646= CU_MEM.IRFunc1=rD                                     Path(S519,S645)
	S647= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F555)
	S648= CU_MEM.IRFunc2=rS                                     Path(S518,S647)
	S649= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F556)
	S650= CU_MEM.Op=12                                          Path(S517,S649)
	S651= CU_MEM.Func=alu_add                                   CU_MEM(S650)
	S652= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F557)
	S653= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F558)
	S654= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F559)
	S655= IR_WB.Out31_26=>CU_WB.Op                              Premise(F560)
	S656= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F561)
	S657= CtrlA_EX=0                                            Premise(F562)
	S658= [A_EX]=FU(a)                                          A_EX-Hold(S456,S657)
	S659= CtrlB_EX=0                                            Premise(F563)
	S660= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S458,S659)
	S661= CtrlALUOut_MEM=0                                      Premise(F564)
	S662= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S460,S661)
	S663= CtrlALUOut_DMMU1=1                                    Premise(F565)
	S664= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Write(S530,S663)
	S665= CtrlALUOut_DMMU2=0                                    Premise(F566)
	S666= CtrlALUOut_WB=1                                       Premise(F567)
	S667= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Write(S534,S666)
	S668= CtrlA_MEM=0                                           Premise(F568)
	S669= CtrlA_WB=1                                            Premise(F569)
	S670= CtrlB_MEM=0                                           Premise(F570)
	S671= CtrlB_WB=1                                            Premise(F571)
	S672= CtrlICache=0                                          Premise(F572)
	S673= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S469,S672)
	S674= CtrlIMMU=0                                            Premise(F573)
	S675= CtrlIR_DMMU1=1                                        Premise(F574)
	S676= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Write(S607,S675)
	S677= CtrlIR_DMMU2=0                                        Premise(F575)
	S678= CtrlIR_EX=0                                           Premise(F576)
	S679= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S474,S678)
	S680= CtrlIR_ID=0                                           Premise(F577)
	S681= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S476,S680)
	S682= CtrlIR_IMMU=0                                         Premise(F578)
	S683= CtrlIR_MEM=0                                          Premise(F579)
	S684= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S479,S683)
	S685= CtrlIR_WB=1                                           Premise(F580)
	S686= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Write(S616,S685)
	S687= CtrlGPR=0                                             Premise(F581)
	S688= GPR[rS]=a                                             GPR-Hold(S482,S687)
	S689= CtrlIAddrReg=0                                        Premise(F582)
	S690= CtrlPC=0                                              Premise(F583)
	S691= CtrlPCInc=0                                           Premise(F584)
	S692= PC[CIA]=addr                                          PC-Hold(S486,S691)
	S693= PC[Out]=addr+4                                        PC-Hold(S487,S690,S691)
	S694= CtrlIMem=0                                            Premise(F585)
	S695= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S489,S694)
	S696= CtrlICacheReg=0                                       Premise(F586)
	S697= CtrlASIDIn=0                                          Premise(F587)
	S698= CtrlCP0=0                                             Premise(F588)
	S699= CP0[ASID]=pid                                         CP0-Hold(S493,S698)
	S700= CtrlEPCIn=0                                           Premise(F589)
	S701= CtrlExCodeIn=0                                        Premise(F590)
	S702= CtrlIRMux=0                                           Premise(F591)

WB	S703= A_EX.Out=FU(a)                                        A_EX-Out(S658)
	S704= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S658)
	S705= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S658)
	S706= B_EX.Out={16{0},UIMM}                                 B_EX-Out(S660)
	S707= B_EX.Out1_0={{16{0},UIMM}}[1:0]                       B_EX-Out(S660)
	S708= B_EX.Out4_0={{16{0},UIMM}}[4:0]                       B_EX-Out(S660)
	S709= ALUOut_MEM.Out=FU(a)&{16{0},UIMM}                     ALUOut_MEM-Out(S662)
	S710= ALUOut_MEM.Out1_0={FU(a)&{16{0},UIMM}}[1:0]           ALUOut_MEM-Out(S662)
	S711= ALUOut_MEM.Out4_0={FU(a)&{16{0},UIMM}}[4:0]           ALUOut_MEM-Out(S662)
	S712= ALUOut_DMMU1.Out=FU(a)&{16{0},UIMM}                   ALUOut_DMMU1-Out(S664)
	S713= ALUOut_DMMU1.Out1_0={FU(a)&{16{0},UIMM}}[1:0]         ALUOut_DMMU1-Out(S664)
	S714= ALUOut_DMMU1.Out4_0={FU(a)&{16{0},UIMM}}[4:0]         ALUOut_DMMU1-Out(S664)
	S715= ALUOut_WB.Out=FU(a)&{16{0},UIMM}                      ALUOut_WB-Out(S667)
	S716= ALUOut_WB.Out1_0={FU(a)&{16{0},UIMM}}[1:0]            ALUOut_WB-Out(S667)
	S717= ALUOut_WB.Out4_0={FU(a)&{16{0},UIMM}}[4:0]            ALUOut_WB-Out(S667)
	S718= IR_DMMU1.Out={12,rS,rD,UIMM}                          IR_DMMU1-Out(S676)
	S719= IR_DMMU1.Out31_26=12                                  IR_DMMU1-Out(S676)
	S720= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S676)
	S721= IR_DMMU1.Out20_16=rD                                  IR_DMMU1-Out(S676)
	S722= IR_DMMU1.Out15_0=UIMM                                 IR_DMMU1-Out(S676)
	S723= IR_EX.Out={12,rS,rD,UIMM}                             IR_EX-Out(S679)
	S724= IR_EX.Out31_26=12                                     IR_EX-Out(S679)
	S725= IR_EX.Out25_21=rS                                     IR_EX-Out(S679)
	S726= IR_EX.Out20_16=rD                                     IR_EX-Out(S679)
	S727= IR_EX.Out15_0=UIMM                                    IR_EX-Out(S679)
	S728= IR_ID.Out={12,rS,rD,UIMM}                             IR-Out(S681)
	S729= IR_ID.Out31_26=12                                     IR-Out(S681)
	S730= IR_ID.Out25_21=rS                                     IR-Out(S681)
	S731= IR_ID.Out20_16=rD                                     IR-Out(S681)
	S732= IR_ID.Out15_0=UIMM                                    IR-Out(S681)
	S733= IR_MEM.Out={12,rS,rD,UIMM}                            IR_MEM-Out(S684)
	S734= IR_MEM.Out31_26=12                                    IR_MEM-Out(S684)
	S735= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S684)
	S736= IR_MEM.Out20_16=rD                                    IR_MEM-Out(S684)
	S737= IR_MEM.Out15_0=UIMM                                   IR_MEM-Out(S684)
	S738= IR_WB.Out={12,rS,rD,UIMM}                             IR-Out(S686)
	S739= IR_WB.Out31_26=12                                     IR-Out(S686)
	S740= IR_WB.Out25_21=rS                                     IR-Out(S686)
	S741= IR_WB.Out20_16=rD                                     IR-Out(S686)
	S742= IR_WB.Out15_0=UIMM                                    IR-Out(S686)
	S743= PC.CIA=addr                                           PC-Out(S692)
	S744= PC.CIA31_28=addr[31:28]                               PC-Out(S692)
	S745= PC.Out=addr+4                                         PC-Out(S693)
	S746= CP0.ASID=pid                                          CP0-Read-ASID(S699)
	S747= A_EX.Out=>ALU.A                                       Premise(F826)
	S748= ALU.A=FU(a)                                           Path(S703,S747)
	S749= B_EX.Out=>ALU.B                                       Premise(F827)
	S750= ALU.B={16{0},UIMM}                                    Path(S706,S749)
	S751= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F828)
	S752= ALUOut_DMMU1.In=FU(a)&{16{0},UIMM}                    Path(S709,S751)
	S753= ALU.Out=>ALUOut_MEM.In                                Premise(F829)
	S754= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F830)
	S755= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F831)
	S756= ALUOut_WB.In=FU(a)&{16{0},UIMM}                       Path(S709,S755)
	S757= FU.OutID1=>A_EX.In                                    Premise(F832)
	S758= A_MEM.Out=>A_WB.In                                    Premise(F833)
	S759= LIMMEXT.Out=>B_EX.In                                  Premise(F834)
	S760= B_MEM.Out=>B_WB.In                                    Premise(F835)
	S761= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F836)
	S762= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F837)
	S763= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F838)
	S764= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F839)
	S765= FU.Bub_ID=>CU_ID.Bub                                  Premise(F840)
	S766= FU.Halt_ID=>CU_ID.Halt                                Premise(F841)
	S767= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F842)
	S768= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F843)
	S769= FU.Bub_IF=>CU_IF.Bub                                  Premise(F844)
	S770= FU.Halt_IF=>CU_IF.Halt                                Premise(F845)
	S771= ICache.Hit=>CU_IF.ICacheHit                           Premise(F846)
	S772= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F847)
	S773= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F848)
	S774= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F849)
	S775= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F850)
	S776= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F851)
	S777= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F852)
	S778= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F853)
	S779= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F854)
	S780= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F855)
	S781= ICache.Hit=>FU.ICacheHit                              Premise(F856)
	S782= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F857)
	S783= IR_EX.Out=>FU.IR_EX                                   Premise(F858)
	S784= FU.IR_EX={12,rS,rD,UIMM}                              Path(S723,S783)
	S785= IR_ID.Out=>FU.IR_ID                                   Premise(F859)
	S786= FU.IR_ID={12,rS,rD,UIMM}                              Path(S728,S785)
	S787= IR_MEM.Out=>FU.IR_MEM                                 Premise(F860)
	S788= FU.IR_MEM={12,rS,rD,UIMM}                             Path(S733,S787)
	S789= IR_WB.Out=>FU.IR_WB                                   Premise(F861)
	S790= FU.IR_WB={12,rS,rD,UIMM}                              Path(S738,S789)
	S791= IR_DMMU1.Out20_16=>FU.InDMMU1_WReg                    Premise(F862)
	S792= FU.InDMMU1_WReg=rD                                    Path(S721,S791)
	S793= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F863)
	S794= IR_DMMU2.Out20_16=>FU.InDMMU2_WReg                    Premise(F864)
	S795= ALU.Out=>FU.InEX                                      Premise(F865)
	S796= IR_EX.Out20_16=>FU.InEX_WReg                          Premise(F866)
	S797= FU.InEX_WReg=rD                                       Path(S726,S796)
	S798= GPR.Rdata1=>FU.InID1                                  Premise(F867)
	S799= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F868)
	S800= FU.InID1_RReg=rS                                      Path(S730,S799)
	S801= ALUOut_MEM.Out=>FU.InMEM                              Premise(F869)
	S802= FU.InMEM=FU(a)&{16{0},UIMM}                           Path(S709,S801)
	S803= IR_MEM.Out20_16=>FU.InMEM_WReg                        Premise(F870)
	S804= FU.InMEM_WReg=rD                                      Path(S736,S803)
	S805= ALUOut_WB.Out=>FU.InWB                                Premise(F871)
	S806= FU.InWB=FU(a)&{16{0},UIMM}                            Path(S715,S805)
	S807= IR_WB.Out20_16=>FU.InWB_WReg                          Premise(F872)
	S808= FU.InWB_WReg=rD                                       Path(S741,S807)
	S809= IR_ID.Out25_21=>GPR.RReg1                             Premise(F873)
	S810= GPR.RReg1=rS                                          Path(S730,S809)
	S811= GPR.Rdata1=a                                          GPR-Read(S810,S688)
	S812= FU.InID1=a                                            Path(S811,S798)
	S813= FU.OutID1=FU(a)                                       FU-Forward(S812)
	S814= A_EX.In=FU(a)                                         Path(S813,S757)
	S815= ALUOut_WB.Out=>GPR.WData                              Premise(F874)
	S816= GPR.WData=FU(a)&{16{0},UIMM}                          Path(S715,S815)
	S817= IR_WB.Out20_16=>GPR.WReg                              Premise(F875)
	S818= GPR.WReg=rD                                           Path(S741,S817)
	S819= IMMU.Addr=>IAddrReg.In                                Premise(F876)
	S820= PC.Out=>ICache.IEA                                    Premise(F877)
	S821= ICache.IEA=addr+4                                     Path(S745,S820)
	S822= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S821)
	S823= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S822,S771)
	S824= FU.ICacheHit=ICacheHit(addr+4)                        Path(S822,S781)
	S825= ICache.Out=>ICacheReg.In                              Premise(F878)
	S826= PC.Out=>IMMU.IEA                                      Premise(F879)
	S827= IMMU.IEA=addr+4                                       Path(S745,S826)
	S828= CP0.ASID=>IMMU.PID                                    Premise(F880)
	S829= IMMU.PID=pid                                          Path(S746,S828)
	S830= IMMU.Addr={pid,addr+4}                                IMMU-Search(S829,S827)
	S831= IAddrReg.In={pid,addr+4}                              Path(S830,S819)
	S832= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S829,S827)
	S833= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S832,S772)
	S834= IR_MEM.Out=>IR_DMMU1.In                               Premise(F881)
	S835= IR_DMMU1.In={12,rS,rD,UIMM}                           Path(S733,S834)
	S836= IR_ID.Out=>IR_EX.In                                   Premise(F882)
	S837= IR_EX.In={12,rS,rD,UIMM}                              Path(S728,S836)
	S838= ICache.Out=>IR_ID.In                                  Premise(F883)
	S839= ICache.Out=>IR_IMMU.In                                Premise(F884)
	S840= IR_EX.Out=>IR_MEM.In                                  Premise(F885)
	S841= IR_MEM.In={12,rS,rD,UIMM}                             Path(S723,S840)
	S842= IR_DMMU2.Out=>IR_WB.In                                Premise(F886)
	S843= IR_MEM.Out=>IR_WB.In                                  Premise(F887)
	S844= IR_WB.In={12,rS,rD,UIMM}                              Path(S733,S843)
	S845= IR_ID.Out15_0=>LIMMEXT.In                             Premise(F888)
	S846= LIMMEXT.In=UIMM                                       Path(S732,S845)
	S847= LIMMEXT.Out={16{0},UIMM}                              LIMMEXT(S846)
	S848= B_EX.In={16{0},UIMM}                                  Path(S847,S759)
	S849= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F889)
	S850= CU_DMMU1.IRFunc1=rD                                   Path(S721,S849)
	S851= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F890)
	S852= CU_DMMU1.IRFunc2=rS                                   Path(S720,S851)
	S853= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F891)
	S854= CU_DMMU1.Op=12                                        Path(S719,S853)
	S855= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S854)
	S856= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F892)
	S857= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F893)
	S858= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F894)
	S859= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F895)
	S860= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F896)
	S861= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F897)
	S862= CU_EX.IRFunc1=rD                                      Path(S726,S861)
	S863= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F898)
	S864= CU_EX.IRFunc2=rS                                      Path(S725,S863)
	S865= IR_EX.Out31_26=>CU_EX.Op                              Premise(F899)
	S866= CU_EX.Op=12                                           Path(S724,S865)
	S867= CU_EX.Func=alu_add                                    CU_EX(S866)
	S868= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F900)
	S869= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F901)
	S870= CU_ID.IRFunc1=rD                                      Path(S731,S869)
	S871= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F902)
	S872= CU_ID.IRFunc2=rS                                      Path(S730,S871)
	S873= IR_ID.Out31_26=>CU_ID.Op                              Premise(F903)
	S874= CU_ID.Op=12                                           Path(S729,S873)
	S875= CU_ID.Func=alu_add                                    CU_ID(S874)
	S876= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F904)
	S877= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F905)
	S878= CU_MEM.IRFunc1=rD                                     Path(S736,S877)
	S879= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F906)
	S880= CU_MEM.IRFunc2=rS                                     Path(S735,S879)
	S881= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F907)
	S882= CU_MEM.Op=12                                          Path(S734,S881)
	S883= CU_MEM.Func=alu_add                                   CU_MEM(S882)
	S884= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F908)
	S885= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F909)
	S886= CU_WB.IRFunc1=rD                                      Path(S741,S885)
	S887= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F910)
	S888= CU_WB.IRFunc2=rS                                      Path(S740,S887)
	S889= IR_WB.Out31_26=>CU_WB.Op                              Premise(F911)
	S890= CU_WB.Op=12                                           Path(S739,S889)
	S891= CU_WB.Func=alu_add                                    CU_WB(S890)
	S892= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F912)
	S893= CtrlA_EX=0                                            Premise(F913)
	S894= [A_EX]=FU(a)                                          A_EX-Hold(S658,S893)
	S895= CtrlB_EX=0                                            Premise(F914)
	S896= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S660,S895)
	S897= CtrlALUOut_MEM=0                                      Premise(F915)
	S898= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S662,S897)
	S899= CtrlALUOut_DMMU1=0                                    Premise(F916)
	S900= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S664,S899)
	S901= CtrlALUOut_DMMU2=0                                    Premise(F917)
	S902= CtrlALUOut_WB=0                                       Premise(F918)
	S903= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S667,S902)
	S904= CtrlA_MEM=0                                           Premise(F919)
	S905= CtrlA_WB=0                                            Premise(F920)
	S906= CtrlB_MEM=0                                           Premise(F921)
	S907= CtrlB_WB=0                                            Premise(F922)
	S908= CtrlICache=0                                          Premise(F923)
	S909= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S673,S908)
	S910= CtrlIMMU=0                                            Premise(F924)
	S911= CtrlIR_DMMU1=0                                        Premise(F925)
	S912= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S676,S911)
	S913= CtrlIR_DMMU2=0                                        Premise(F926)
	S914= CtrlIR_EX=0                                           Premise(F927)
	S915= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S679,S914)
	S916= CtrlIR_ID=0                                           Premise(F928)
	S917= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S681,S916)
	S918= CtrlIR_IMMU=0                                         Premise(F929)
	S919= CtrlIR_MEM=0                                          Premise(F930)
	S920= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S684,S919)
	S921= CtrlIR_WB=0                                           Premise(F931)
	S922= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S686,S921)
	S923= CtrlGPR=1                                             Premise(F932)
	S924= GPR[rD]=FU(a)&{16{0},UIMM}                            GPR-Write(S818,S816,S923)
	S925= CtrlIAddrReg=0                                        Premise(F933)
	S926= CtrlPC=0                                              Premise(F934)
	S927= CtrlPCInc=0                                           Premise(F935)
	S928= PC[CIA]=addr                                          PC-Hold(S692,S927)
	S929= PC[Out]=addr+4                                        PC-Hold(S693,S926,S927)
	S930= CtrlIMem=0                                            Premise(F936)
	S931= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S695,S930)
	S932= CtrlICacheReg=0                                       Premise(F937)
	S933= CtrlASIDIn=0                                          Premise(F938)
	S934= CtrlCP0=0                                             Premise(F939)
	S935= CP0[ASID]=pid                                         CP0-Hold(S699,S934)
	S936= CtrlEPCIn=0                                           Premise(F940)
	S937= CtrlExCodeIn=0                                        Premise(F941)
	S938= CtrlIRMux=0                                           Premise(F942)

POST	S894= [A_EX]=FU(a)                                          A_EX-Hold(S658,S893)
	S896= [B_EX]={16{0},UIMM}                                   B_EX-Hold(S660,S895)
	S898= [ALUOut_MEM]=FU(a)&{16{0},UIMM}                       ALUOut_MEM-Hold(S662,S897)
	S900= [ALUOut_DMMU1]=FU(a)&{16{0},UIMM}                     ALUOut_DMMU1-Hold(S664,S899)
	S903= [ALUOut_WB]=FU(a)&{16{0},UIMM}                        ALUOut_WB-Hold(S667,S902)
	S909= ICache[addr]={12,rS,rD,UIMM}                          ICache-Hold(S673,S908)
	S912= [IR_DMMU1]={12,rS,rD,UIMM}                            IR_DMMU1-Hold(S676,S911)
	S915= [IR_EX]={12,rS,rD,UIMM}                               IR_EX-Hold(S679,S914)
	S917= [IR_ID]={12,rS,rD,UIMM}                               IR_ID-Hold(S681,S916)
	S920= [IR_MEM]={12,rS,rD,UIMM}                              IR_MEM-Hold(S684,S919)
	S922= [IR_WB]={12,rS,rD,UIMM}                               IR_WB-Hold(S686,S921)
	S924= GPR[rD]=FU(a)&{16{0},UIMM}                            GPR-Write(S818,S816,S923)
	S928= PC[CIA]=addr                                          PC-Hold(S692,S927)
	S929= PC[Out]=addr+4                                        PC-Hold(S693,S926,S927)
	S931= IMem[{pid,addr}]={12,rS,rD,UIMM}                      IMem-Hold(S695,S930)
	S935= CP0[ASID]=pid                                         CP0-Hold(S699,S934)

