
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.421461                       # Number of seconds simulated
sim_ticks                                421461419000                       # Number of ticks simulated
final_tick                               921465088500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 212195                       # Simulator instruction rate (inst/s)
host_op_rate                                   212195                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               29810640                       # Simulator tick rate (ticks/s)
host_mem_usage                                2341220                       # Number of bytes of host memory used
host_seconds                                 14137.95                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        16960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              19648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        16960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         16960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        17920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           17920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                280                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        40241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data         6378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 46619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        40241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            40241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           42519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                42519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           42519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        40241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data         6378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                89137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         307                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                        280                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                       307                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                      280                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                      19648                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   17920                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd                19648                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                17920                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                  12                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                  37                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  16                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                  22                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                   9                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                  14                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                  21                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                  29                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                  39                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                  24                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 37                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                  9                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                  1                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                  8                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                  7                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 22                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                  10                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                  32                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  16                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                  21                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                   9                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                  12                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  16                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                  29                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                  34                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  22                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 35                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                  8                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                  1                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                  7                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                  6                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 22                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  393635448500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                   307                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                  280                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                     227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          374                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.422460                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.138454                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    89.682718                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64             278     74.33%     74.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             54     14.44%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             19      5.08%     93.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             10      2.67%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320              2      0.53%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384              5      1.34%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448              1      0.27%     98.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512              1      0.27%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              1      0.27%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              2      0.53%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              1      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          374                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     10739250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                20194250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    1535000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                   7920000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     34981.27                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  25798.05                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                65779.32                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.05                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.04                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.05                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.04                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       5.67                       # Average write queue length over time
system.mem_ctrls.readRowHits                      153                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      56                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 49.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                20.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  670588498.30                       # Average gap between requests
system.membus.throughput                        89137                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 307                       # Transaction distribution
system.membus.trans_dist::ReadResp                307                       # Transaction distribution
system.membus.trans_dist::Writeback               280                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    894                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port        37568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               37568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  37568                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             1413500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1456750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       306892916                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    175157584                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      7979909                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    203927761                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       155314228                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     76.161395                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        54022318                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        20568                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            620191569                       # DTB read hits
system.switch_cpus.dtb.read_misses             912860                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        621104429                       # DTB read accesses
system.switch_cpus.dtb.write_hits           319958623                       # DTB write hits
system.switch_cpus.dtb.write_misses               935                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       319959558                       # DTB write accesses
system.switch_cpus.dtb.data_hits            940150192                       # DTB hits
system.switch_cpus.dtb.data_misses             913795                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        941063987                       # DTB accesses
system.switch_cpus.itb.fetch_hits           325564020                       # ITB hits
system.switch_cpus.itb.fetch_misses              7532                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       325571552                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  215                       # Number of system calls
system.switch_cpus.numCycles                842922843                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    330606831                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2383035466                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           306892916                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    209336546                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             418854297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        34624389                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       66844447                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles         6865                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        35311                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          141                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         325564020                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3026133                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    842918763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.827124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.308386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        424064466     50.31%     50.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         20683231      2.45%     52.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         44964333      5.33%     58.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         37351605      4.43%     62.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         37440572      4.44%     66.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         26199870      3.11%     70.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         51198183      6.07%     76.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         35714006      4.24%     80.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        165302497     19.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    842918763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.364082                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.827110                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        349392210                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      52776522                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         394887020                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      19470047                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       26392963                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     60513663                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        177971                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2353977010                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        441330                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       26392963                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        358608809                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        10273727                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2750722                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         404859760                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      40032781                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2328535331                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         49731                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         564544                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      35221363                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1642253783                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3061694794                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2064695562                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    996999232                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1476162864                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        166090891                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       120554                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        87155                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         110026580                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    636408481                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    325810280                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     17665293                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      6574775                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2176586206                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       173750                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2133917253                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5096098                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    166577459                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     91026945                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          975                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    842918763                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.531581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.953400                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    154290627     18.30%     18.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    144101191     17.10%     35.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    147701054     17.52%     52.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    138711692     16.46%     69.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    116898894     13.87%     83.25% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     69959081      8.30%     91.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     46464372      5.51%     97.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     16233151      1.93%     98.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      8558701      1.02%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    842918763                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           58419      0.08%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        143140      0.19%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp         99689      0.13%      0.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt            25      0.00%      0.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     13505456     17.73%     18.13% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv        584544      0.77%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     18.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       39077876     51.30%     70.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      22703303     29.81%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     868514821     40.70%     40.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       589698      0.03%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    154750370      7.25%     47.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     40472851      1.90%     49.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt      7241071      0.34%     50.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    108477833      5.08%     55.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      3870407      0.18%     55.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt       226921      0.01%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    628632497     29.46%     84.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    321140784     15.05%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2133917253                       # Type of FU issued
system.switch_cpus.iq.rate                   2.531569                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            76172452                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035696                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3936921761                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1651150029                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1509899657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1255100055                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    692282943                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    593243239                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1567492621                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       642597084                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     99478075                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     55786277                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses      2380175                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       100797                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     30161076                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1861                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked          137                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       26392963                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles         1729687                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         32900                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2281937915                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      3496682                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     636408481                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    325810280                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        87097                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          12886                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       100797                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      5202801                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2838610                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8041411                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2115870484                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     621104535                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     18046766                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             105177959                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            941064137                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        288224480                       # Number of branches executed
system.switch_cpus.iew.exec_stores          319959602                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.510159                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2107181971                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2103142896                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1045808159                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1474678477                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.495060                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.709177                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    182524879                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       172775                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7802001                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    816525800                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.571129                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.974409                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    296289752     36.29%     36.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    154239775     18.89%     55.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     75082021      9.20%     64.37% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     42350622      5.19%     69.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37611729      4.61%     74.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     29220610      3.58%     77.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     29907166      3.66%     81.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     22648286      2.77%     84.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    129175839     15.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    816525800                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2099393359                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2099393359                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              876271395                       # Number of memory references committed
system.switch_cpus.commit.loads             580622191                       # Number of loads committed
system.switch_cpus.commit.membars               86280                       # Number of memory barriers committed
system.switch_cpus.commit.branches          276693124                       # Number of branches committed
system.switch_cpus.commit.fp_insts          572041650                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1679454444                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     49233723                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     129175839                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           2969250909                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4590281289                       # The number of ROB writes
system.switch_cpus.timesIdled                     247                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    4080                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.421461                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.421461                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.372696                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.372696                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2278864436                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1045951752                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         628137330                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        504757879                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         1947004                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes         172560                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               663                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               266                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.020233                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008118                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 1842930102                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         1227677.436967                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          1227677.436967                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                       307                       # number of replacements
system.l2.tags.tagsinuse                 32222.280293                       # Cycle average of tags in use
system.l2.tags.total_refs                     9928723                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32564                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    304.898753                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    22645.200383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   224.222787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data    32.843041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1989.351780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       7330.662302                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.691077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.006843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.001002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.060710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.223714                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983346                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst        37427                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3661492                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3698919                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          3441947                       # number of Writeback hits
system.l2.Writeback_hits::total               3441947                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       361592                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                361592                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         37427                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4023084                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4060511                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        37427                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4023084                       # number of overall hits
system.l2.overall_hits::total                 4060511                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          265                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           42                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   307                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst          265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data           42                       # number of demand (read+write) misses
system.l2.demand_misses::total                    307                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          265                       # number of overall misses
system.l2.overall_misses::switch_cpus.data           42                       # number of overall misses
system.l2.overall_misses::total                   307                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     27111250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      3399500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        30510750                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     27111250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      3399500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         30510750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     27111250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      3399500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        30510750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        37692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      3661534                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3699226                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      3441947                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           3441947                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       361592                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            361592                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        37692                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4023126                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4060818                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        37692                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4023126                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4060818                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.007031                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000083                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.007031                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000010                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000076                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.007031                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000010                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000076                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 102306.603774                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 80940.476190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 99383.550489                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 102306.603774                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 80940.476190                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99383.550489                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 102306.603774                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 80940.476190                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99383.550489                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  280                       # number of writebacks
system.l2.writebacks::total                       280                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          265                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              307                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               307                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              307                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     24066750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      2916500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     26983250                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     24066750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      2916500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     26983250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     24066750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      2916500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     26983250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.007031                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000083                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.007031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000076                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.007031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000076                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 90817.924528                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69440.476190                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 87893.322476                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 90817.924528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 69440.476190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87893.322476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 90817.924528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 69440.476190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87893.322476                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1139314154                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            3699226                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3699226                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          3441947                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           361592                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          361592                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        75384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11488199                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11563583                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2412288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    477764672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          480176960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             480176960                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy         7193329500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56610729                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6034700997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         1842930176                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 8487453.854653                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  8487453.854653                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements             37692                       # number of replacements
system.cpu.icache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           806939460                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             38716                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20842.531770                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   594.709813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   429.290187                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.580771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.419229                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    325526183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       325526183                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    325526183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        325526183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    325526183                       # number of overall hits
system.cpu.icache.overall_hits::total       325526183                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        37833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37833                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        37833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        37833                       # number of overall misses
system.cpu.icache.overall_misses::total         37833                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    225329477                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    225329477                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    225329477                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    225329477                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    225329477                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    225329477                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    325564016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    325564016                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    325564016                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    325564016                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    325564016                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    325564016                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000116                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000116                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst  5955.897682                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5955.897682                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst  5955.897682                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5955.897682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst  5955.897682                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5955.897682                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1854                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                57                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.526316                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          141                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          141                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          141                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          141                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          141                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        37692                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37692                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        37692                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37692                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        37692                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37692                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    140184519                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    140184519                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    140184519                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    140184519                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    140184519                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    140184519                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000116                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000116                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000116                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst  3719.211477                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  3719.211477                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst  3719.211477                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  3719.211477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst  3719.211477                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  3719.211477                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           78                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.076172                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         1842930177                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 18662005.915709                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  18662005.915709                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           4023126                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           848552455                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4024147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            210.865173                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   906.634165                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   114.365835                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.885385                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.111685                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997070                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    512809745                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       512809745                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    294564947                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      294564947                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        86279                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        86279                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        86280                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        86280                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    807374692                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        807374692                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    807374692                       # number of overall hits
system.cpu.dcache.overall_hits::total       807374692                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      7815460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7815460                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       997977                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       997977                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           22                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      8813437                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8813437                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      8813437                       # number of overall misses
system.cpu.dcache.overall_misses::total       8813437                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  37093393250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37093393250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   5014980984                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5014980984                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       118500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  42108374234                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42108374234                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  42108374234                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42108374234                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    520625205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    520625205                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    295562924                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        86301                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        86280                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    816188129                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    816188129                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    816188129                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    816188129                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.015012                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015012                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.003377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003377                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000255                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000255                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.010798                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010798                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.010798                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010798                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4746.156112                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4746.156112                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  5025.146856                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  5025.146856                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data  5386.363636                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  5386.363636                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4777.747232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4777.747232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4777.747232                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4777.747232                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          245                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.166667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      3441947                       # number of writebacks
system.cpu.dcache.writebacks::total           3441947                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      4153930                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4153930                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       636386                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       636386                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           17                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      4790316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4790316                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      4790316                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4790316                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3661530                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3661530                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       361591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       361591                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4023121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4023121                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4023121                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4023121                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  11154986000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11154986000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1279511503                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1279511503                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        15000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  12434497503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12434497503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  12434497503                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12434497503                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007033                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001223                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004929                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004929                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004929                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3046.536830                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3046.536830                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3538.560149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3538.560149                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3090.759016                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3090.759016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3090.759016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3090.759016                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
