{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518678307501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518678307504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 23:05:07 2018 " "Processing started: Wed Feb 14 23:05:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518678307504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678307504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU1 -c CPU1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU1 -c CPU1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678307504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518678307711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518678307711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setflag.sv 1 1 " "Found 1 design units, including 1 entities, in source file setflag.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setflag " "Found entity 1: setflag" {  } { { "setflag.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/setflag.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.sv 2 2 " "Found 2 design units, including 2 entities, in source file cpu1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1 " "Found entity 1: CPU1" {  } { { "CPU1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/CPU1.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313370 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1stim " "Found entity 2: CPU1stim" {  } { { "CPU1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/CPU1.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313371 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_testbench " "Found entity 2: PC_testbench" {  } { { "PC.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/PC.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313371 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "signextend.sv(17) " "Verilog HDL warning at signextend.sv(17): extended using \"x\" or \"z\"" {  } { { "signextend.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/signextend.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1518678313371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 2 2 " "Found 2 design units, including 2 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/signextend.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313371 ""} { "Info" "ISGN_ENTITY_NAME" "2 signextend_testbench " "Found entity 2: signextend_testbench" {  } { { "signextend.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/signextend.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.sv 3 3 " "Found 3 design units, including 3 entities, in source file mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mult.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313372 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "mult.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mult.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313372 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "mult.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mult.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_cntrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_cntrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_cntrl " "Found entity 1: cpu_cntrl" {  } { { "cpu_cntrl.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/cpu_cntrl.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/instructmem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313374 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/instructmem.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313374 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a adder.sv(20) " "Verilog HDL Declaration information at adder.sv(20): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/adder.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518678313375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 5 5 " "Found 5 design units, including 5 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313375 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_64bit " "Found entity 2: adder_64bit" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/adder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313375 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtracter_64bit " "Found entity 3: subtracter_64bit" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/adder.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313375 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_64bit_testbench " "Found entity 4: adder_64bit_testbench" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/adder.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313375 ""} { "Info" "ISGN_ENTITY_NAME" "5 subtracter_64bit_testbench " "Found entity 5: subtracter_64bit_testbench" {  } { { "adder.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/adder.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x64_1.sv 4 4 " "Found 4 design units, including 4 entities, in source file mux8x64_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8x64_1 " "Found entity 1: mux8x64_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux8x64_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313376 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2x64_1 " "Found entity 2: mux2x64_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux8x64_1.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313376 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2x5_1 " "Found entity 3: mux2x5_1" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux8x64_1.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313376 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux8x64_1_testbench " "Found entity 4: mux8x64_1_testbench" {  } { { "mux8x64_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux8x64_1.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313377 ""} { "Info" "ISGN_ENTITY_NAME" "2 alustim " "Found entity 2: alustim" {  } { { "alu.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/alu.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/regfile.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313378 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/regfile.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 10 10 " "Found 10 design units, including 10 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4_1 " "Found entity 2: mux4_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8_1 " "Found entity 3: mux8_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux16_1 " "Found entity 4: mux16_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux32_1 " "Found entity 5: mux32_1" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux_32_1_testbench " "Found entity 6: mux_32_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux2_1_testbench " "Found entity 7: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""} { "Info" "ISGN_ENTITY_NAME" "8 mux4_1_testbench " "Found entity 8: mux4_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""} { "Info" "ISGN_ENTITY_NAME" "9 mux8_1_testbench " "Found entity 9: mux8_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux16_1_testbench " "Found entity 10: mux16_1_testbench" {  } { { "mux2_1.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/mux2_1.sv" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "giantmux.sv 2 2 " "Found 2 design units, including 2 entities, in source file giantmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 giantMux " "Found entity 1: giantMux" {  } { { "giantMux.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/giantMux.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313380 ""} { "Info" "ISGN_ENTITY_NAME" "2 giantMux_testbench " "Found entity 2: giantMux_testbench" {  } { { "giantMux.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/giantMux.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32.sv 5 5 " "Found 5 design units, including 5 entities, in source file decoder5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/decoder5_32.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313380 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder3_8 " "Found entity 2: decoder3_8" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/decoder5_32.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313380 ""} { "Info" "ISGN_ENTITY_NAME" "3 decoder5_32 " "Found entity 3: decoder5_32" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/decoder5_32.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313380 ""} { "Info" "ISGN_ENTITY_NAME" "4 decoder5_32_testbench " "Found entity 4: decoder5_32_testbench" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/decoder5_32.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313380 ""} { "Info" "ISGN_ENTITY_NAME" "5 decoder2_4_testbench " "Found entity 5: decoder2_4_testbench" {  } { { "decoder5_32.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/decoder5_32.sv" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 5 5 " "Found 5 design units, including 5 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/D_FF.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313381 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF_Enabler " "Found entity 2: D_FF_Enabler" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/D_FF.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313381 ""} { "Info" "ISGN_ENTITY_NAME" "3 D_FF64 " "Found entity 3: D_FF64" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/D_FF.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313381 ""} { "Info" "ISGN_ENTITY_NAME" "4 D_FF64_testbench " "Found entity 4: D_FF64_testbench" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/D_FF.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313381 ""} { "Info" "ISGN_ENTITY_NAME" "5 D_FF_Enabler_testbench " "Found entity 5: D_FF_Enabler_testbench" {  } { { "D_FF.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/D_FF.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "createreg.sv 2 2 " "Found 2 design units, including 2 entities, in source file createreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 createReg " "Found entity 1: createReg" {  } { { "createReg.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/createReg.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313382 ""} { "Info" "ISGN_ENTITY_NAME" "2 createReg_testbench " "Found entity 2: createReg_testbench" {  } { { "createReg.sv" "" { Text "E:/Engr/quartus/469Labs/Lab 3/createReg.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518678313382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "signextend " "Elaborating entity \"signextend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518678313398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1518678313750 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Engr/quartus/469Labs/Lab 3/output_files/CPU1.map.smsg " "Generated suppressed messages file E:/Engr/quartus/469Labs/Lab 3/output_files/CPU1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678313892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518678313960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518678313960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518678313990 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518678313990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Implemented 50 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518678313990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518678313990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "745 " "Peak virtual memory: 745 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518678314033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 23:05:14 2018 " "Processing ended: Wed Feb 14 23:05:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518678314033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518678314033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518678314033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518678314033 ""}
