FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright (C) 2000, 2004  Maciej W. Rozycki
 * Copyright (C) 2003, 07 Ralf Baechle (ralf@linux-mips.org)
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */
#ifndef __ASM_DIV64_H
#define __ASM_DIV64_H

#include <asm-generic/div64.h>

#if BITS_PER_LONG == 64

#include <linux/types.h>

/*
 * No traps on overflows for any of these...
 */

#define __div64_32(n, base)						\
({									\
	unsigned long __cf, __tmp, __tmp2, __i;				\
	unsigned long __quot32, __mod32;				\
	unsigned long __high, __low;					\
	unsigned long long __n;						\
									\
	__high = *__n >> 32;						\
	__low = __n;							\
/* bench 8344.0.0 e57dae8012bb */
/* bench 8344.0.1 3e5d2575f1ca */
/* bench 8344.0.2 a2a56068e22f */
/* bench 8344.0.3 e8d8c74f1ae7 */
/* bench 8344.0.4 d107738e4cd9 */
/* bench 8344.0.5 0ef2e8a6470b */
	"	.set	push					\n"	\
	"	.set	noat					\n"	\
/* bench 3197.2.0 436b25975192 */
/* bench 3197.2.1 df7294c607c0 */
/* bench 3197.2.2 64a88e52a425 */
/* bench 3197.2.3 f4393fc05a00 */
/* bench 3197.2.4 88a5b27621fd */
/* bench 3197.2.5 235eeb2d3190 */
/* bench 3197.2.6 11de741752f3 */
/* bench 3197.2.7 e4af626bc722 */
	"	move	%2, $0					\n"	\
	"	move	%3, $0					\n"	\
	"	b	1f					\n"	\
	"	 li	%4, 0x21				\n"	\
	"0:							\n"	\
	"	sll	$1, %0, 0x1				\n"	\
	"	srl	%3, %0, 0x1f				\n"	\
	"	or	%0, $1, %5				\n"	\
	"	sll	%1, %1, 0x1				\n"	\
	"	sll	%2, %2, 0x1				\n"	\
	"1:							\n"	\
/* bench 13402.1.0 c647307bbf1d */
/* bench 13402.1.1 8000b3a696e2 */
/* bench 13402.1.2 1e08cb1521cb */
/* bench 13402.1.3 2932100ec376 */
/* bench 13402.1.4 691ec8821e22 */
/* bench 13402.1.5 a726401866cb */
/* bench 13402.1.6 2d23c4ef3acc */
/* bench 13402.1.7 92f258168f9b */
	"	 sltu	%5, %0, %z6				\n"	\
	"	bnez	%5, 3f					\n"	\
	"2:							\n"	\
	"	 addiu	%4, %4, -1				\n"	\
	"	subu	%0, %0, %z6				\n"	\
	"	addiu	%2, %2, 1				\n"	\
	"3:							\n"	\
	"	bnez	%4, 0b\n\t"					\
	"	 srl	%5, %1, 0x1f\n\t"				\
	"	.set	pop"						\
	: "=&r" (__mod32), "=&r" (__tmp),				\
	  "=&r" (__quot32), "=&r" (__cf),				\
	  "=&r" (__i), "=&r" (__tmp2)					\
	: "Jr" (base), "0" (__high), "1" (__low));			\
									\
	(__n) = __quot32;						\
	__mod32;							\
})

#endif /* BITS_PER_LONG == 64 */

#endif /* __ASM_DIV64_H */
