Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto 9e4e5037dcc44f2d9d035e46e6690745 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Inmultire_sim_behav xil_defaultlib.Inmultire_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SumatorElementar [sumatorelementar_default]
Compiling architecture behavioral of entity xil_defaultlib.InmultireMatriceala [inmultirematriceala_default]
Compiling architecture behavioral of entity xil_defaultlib.inmultire_sim
Built simulation snapshot Inmultire_sim_behav
