<stg><name>fft1D_512_Pipeline_loop1_twiddles</name>


<trans_list>

<trans id="827" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %tid = alloca i32 1

]]></Node>
<StgValue><ssdm name="tid"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_y, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %work_x, void @empty_5, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i9 0, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:6 %store_ln115 = store i7 0, i7 %tid

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:7 %store_ln25 = store i4 1, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i:0 %first_iter_0 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc.i.split

]]></Node>
<StgValue><ssdm name="first_iter_0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc.i:1 %indvar_flatten_load = load i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:2 %icmp_ln128 = icmp_eq  i9 %indvar_flatten_load, i9 448

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:3 %add_ln128 = add i9 %indvar_flatten_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln128 = br i1 %icmp_ln128, void %twiddles8.exit, void %for.inc481.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
twiddles8.exit:0 %j_load = load i4 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
twiddles8.exit:1 %tid_load = load i7 %tid

]]></Node>
<StgValue><ssdm name="tid_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
twiddles8.exit:20 %icmp_ln28 = icmp_eq  i4 %j_load, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
twiddles8.exit:21 %or_ln115 = or i1 %icmp_ln28, i1 %first_iter_0

]]></Node>
<StgValue><ssdm name="or_ln115"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
twiddles8.exit:22 %select_ln115 = select i1 %icmp_ln28, i4 1, i4 %j_load

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
twiddles8.exit:23 %add_ln128_1 = add i7 %tid_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
twiddles8.exit:24 %select_ln128 = select i1 %icmp_ln28, i7 %add_ln128_1, i7 %tid_load

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
twiddles8.exit:30 %xor_ln132 = xor i7 %select_ln128, i7 64

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="7">
<![CDATA[
twiddles8.exit:31 %zext_ln132 = zext i7 %xor_ln132

]]></Node>
<StgValue><ssdm name="zext_ln132"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:32 %work_x_addr_1 = getelementptr i64 %work_x, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="work_x_addr_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:33 %work_x_load_1 = load i9 %work_x_addr_1

]]></Node>
<StgValue><ssdm name="work_x_load_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="7">
<![CDATA[
twiddles8.exit:40 %sext_ln134 = sext i7 %xor_ln132

]]></Node>
<StgValue><ssdm name="sext_ln134"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="8">
<![CDATA[
twiddles8.exit:41 %zext_ln134 = zext i8 %sext_ln134

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:42 %work_x_addr_3 = getelementptr i64 %work_x, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="work_x_addr_3"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:43 %work_x_load_3 = load i9 %work_x_addr_3

]]></Node>
<StgValue><ssdm name="work_x_load_3"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:68 %work_y_addr_1 = getelementptr i64 %work_y, i64 0, i64 %zext_ln132

]]></Node>
<StgValue><ssdm name="work_y_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:69 %work_y_load_1 = load i9 %work_y_addr_1

]]></Node>
<StgValue><ssdm name="work_y_load_1"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:74 %work_y_addr_3 = getelementptr i64 %work_y, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="work_y_addr_3"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:75 %work_y_load_3 = load i9 %work_y_addr_3

]]></Node>
<StgValue><ssdm name="work_y_load_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
twiddles8.exit:187 %br_ln28 = br i1 %or_ln115, void %for.inc.i.split, void %for.first.iter.for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="7">
<![CDATA[
for.inc.i.split:0 %trunc_ln153 = trunc i7 %select_ln128

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="6">
<![CDATA[
for.inc.i.split:1 %zext_ln153 = zext i6 %trunc_ln153

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:2 %conv2_i = sitodp i32 %zext_ln153

]]></Node>
<StgValue><ssdm name="conv2_i"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:3 %zext_ln28 = zext i4 %select_ln115

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:5 %twiddles8_reversed8_addr = getelementptr i32 %twiddles8_reversed8, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="twiddles8_reversed8_addr"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:6 %twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr

]]></Node>
<StgValue><ssdm name="twiddles8_reversed8_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:13 %data_x_addr = getelementptr i64 %data_x, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="data_x_addr"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:16 %data_y_addr = getelementptr i64 %data_y, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="data_y_addr"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.i.split:0 %store_ln128 = store i9 %add_ln128, i9 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.i.split:1 %store_ln115 = store i7 %select_ln128, i7 %tid

]]></Node>
<StgValue><ssdm name="store_ln115"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.inc.i.split:3 %br_ln28 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="7">
<![CDATA[
twiddles8.exit:26 %zext_ln128_1 = zext i7 %select_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:33 %work_x_load_1 = load i9 %work_x_addr_1

]]></Node>
<StgValue><ssdm name="work_x_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:43 %work_x_load_3 = load i9 %work_x_addr_3

]]></Node>
<StgValue><ssdm name="work_x_load_3"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
twiddles8.exit:50 %add_ln136 = add i9 %zext_ln128_1, i9 320

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:51 %zext_ln136 = zext i9 %add_ln136

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:52 %work_x_addr_5 = getelementptr i64 %work_x, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="work_x_addr_5"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:53 %work_x_load_5 = load i9 %work_x_addr_5

]]></Node>
<StgValue><ssdm name="work_x_load_5"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="7">
<![CDATA[
twiddles8.exit:60 %sext_ln138 = sext i7 %xor_ln132

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:61 %zext_ln138 = zext i9 %sext_ln138

]]></Node>
<StgValue><ssdm name="zext_ln138"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:62 %work_x_addr_7 = getelementptr i64 %work_x, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="work_x_addr_7"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:63 %work_x_load_7 = load i9 %work_x_addr_7

]]></Node>
<StgValue><ssdm name="work_x_load_7"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:69 %work_y_load_1 = load i9 %work_y_addr_1

]]></Node>
<StgValue><ssdm name="work_y_load_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:75 %work_y_load_3 = load i9 %work_y_addr_3

]]></Node>
<StgValue><ssdm name="work_y_load_3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:80 %work_y_addr_5 = getelementptr i64 %work_y, i64 0, i64 %zext_ln136

]]></Node>
<StgValue><ssdm name="work_y_addr_5"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:81 %work_y_load_5 = load i9 %work_y_addr_5

]]></Node>
<StgValue><ssdm name="work_y_load_5"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:86 %work_y_addr_7 = getelementptr i64 %work_y, i64 0, i64 %zext_ln138

]]></Node>
<StgValue><ssdm name="work_y_addr_7"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:87 %work_y_load_7 = load i9 %work_y_addr_7

]]></Node>
<StgValue><ssdm name="work_y_load_7"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:2 %conv2_i = sitodp i32 %zext_ln153

]]></Node>
<StgValue><ssdm name="conv2_i"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:6 %twiddles8_reversed8_load = load i3 %twiddles8_reversed8_addr

]]></Node>
<StgValue><ssdm name="twiddles8_reversed8_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:7 %conv_i = sitodp i32 %twiddles8_reversed8_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:34 %c0_x_12 = bitcast i64 %work_x_load_1

]]></Node>
<StgValue><ssdm name="c0_x_12"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
twiddles8.exit:35 %zext_ln133_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 1, i7 %select_ln128

]]></Node>
<StgValue><ssdm name="zext_ln133_cast"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="8">
<![CDATA[
twiddles8.exit:36 %zext_ln133 = zext i8 %zext_ln133_cast

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:37 %work_x_addr_2 = getelementptr i64 %work_x, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="work_x_addr_2"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:38 %work_x_load_2 = load i9 %work_x_addr_2

]]></Node>
<StgValue><ssdm name="work_x_load_2"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:44 %c0_x_14 = bitcast i64 %work_x_load_3

]]></Node>
<StgValue><ssdm name="c0_x_14"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:53 %work_x_load_5 = load i9 %work_x_addr_5

]]></Node>
<StgValue><ssdm name="work_x_load_5"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:54 %bitcast_ln136 = bitcast i64 %work_x_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln136"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
twiddles8.exit:55 %sext_ln137 = sext i8 %zext_ln133_cast

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:56 %zext_ln137 = zext i9 %sext_ln137

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:57 %work_x_addr_6 = getelementptr i64 %work_x, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="work_x_addr_6"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:58 %work_x_load_6 = load i9 %work_x_addr_6

]]></Node>
<StgValue><ssdm name="work_x_load_6"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:63 %work_x_load_7 = load i9 %work_x_addr_7

]]></Node>
<StgValue><ssdm name="work_x_load_7"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:64 %bitcast_ln138 = bitcast i64 %work_x_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln138"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:70 %c0_y_12 = bitcast i64 %work_y_load_1

]]></Node>
<StgValue><ssdm name="c0_y_12"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:71 %work_y_addr_2 = getelementptr i64 %work_y, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="work_y_addr_2"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:72 %work_y_load_2 = load i9 %work_y_addr_2

]]></Node>
<StgValue><ssdm name="work_y_load_2"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:76 %c0_y_14 = bitcast i64 %work_y_load_3

]]></Node>
<StgValue><ssdm name="c0_y_14"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:81 %work_y_load_5 = load i9 %work_y_addr_5

]]></Node>
<StgValue><ssdm name="work_y_load_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:82 %bitcast_ln145 = bitcast i64 %work_y_load_5

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:83 %work_y_addr_6 = getelementptr i64 %work_y, i64 0, i64 %zext_ln137

]]></Node>
<StgValue><ssdm name="work_y_addr_6"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:84 %work_y_load_6 = load i9 %work_y_addr_6

]]></Node>
<StgValue><ssdm name="work_y_load_6"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:87 %work_y_load_7 = load i9 %work_y_addr_7

]]></Node>
<StgValue><ssdm name="work_y_load_7"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:88 %bitcast_ln147 = bitcast i64 %work_y_load_7

]]></Node>
<StgValue><ssdm name="bitcast_ln147"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:93 %c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:94 %c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:95 %tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:96 %sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:103 %tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:104 %sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
for.inc.i.split:7 %conv_i = sitodp i32 %twiddles8_reversed8_load

]]></Node>
<StgValue><ssdm name="conv_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="7">
<![CDATA[
twiddles8.exit:25 %zext_ln128 = zext i7 %select_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:27 %work_x_addr = getelementptr i64 %work_x, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="work_x_addr"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:28 %work_x_load = load i9 %work_x_addr

]]></Node>
<StgValue><ssdm name="work_x_load"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:38 %work_x_load_2 = load i9 %work_x_addr_2

]]></Node>
<StgValue><ssdm name="work_x_load_2"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:39 %c0_x_13 = bitcast i64 %work_x_load_2

]]></Node>
<StgValue><ssdm name="c0_x_13"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="9" op_1_bw="2" op_2_bw="7">
<![CDATA[
twiddles8.exit:45 %zext_ln135_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i7, i2 2, i7 %select_ln128

]]></Node>
<StgValue><ssdm name="zext_ln135_cast"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:46 %zext_ln135 = zext i9 %zext_ln135_cast

]]></Node>
<StgValue><ssdm name="zext_ln135"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:47 %work_x_addr_4 = getelementptr i64 %work_x, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="work_x_addr_4"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:48 %work_x_load_4 = load i9 %work_x_addr_4

]]></Node>
<StgValue><ssdm name="work_x_load_4"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:58 %work_x_load_6 = load i9 %work_x_addr_6

]]></Node>
<StgValue><ssdm name="work_x_load_6"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:59 %bitcast_ln137 = bitcast i64 %work_x_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln137"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:65 %work_y_addr = getelementptr i64 %work_y, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="work_y_addr"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:66 %work_y_load = load i9 %work_y_addr

]]></Node>
<StgValue><ssdm name="work_y_load"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:72 %work_y_load_2 = load i9 %work_y_addr_2

]]></Node>
<StgValue><ssdm name="work_y_load_2"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:73 %c0_y_13 = bitcast i64 %work_y_load_2

]]></Node>
<StgValue><ssdm name="c0_y_13"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:77 %work_y_addr_4 = getelementptr i64 %work_y, i64 0, i64 %zext_ln135

]]></Node>
<StgValue><ssdm name="work_y_addr_4"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:78 %work_y_load_4 = load i9 %work_y_addr_4

]]></Node>
<StgValue><ssdm name="work_y_load_4"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:84 %work_y_load_6 = load i9 %work_y_addr_6

]]></Node>
<StgValue><ssdm name="work_y_load_6"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:85 %bitcast_ln146 = bitcast i64 %work_y_load_6

]]></Node>
<StgValue><ssdm name="bitcast_ln146"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:93 %c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:94 %c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:95 %tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:96 %sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:97 %add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:98 %add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:99 %tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:100 %sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:101 %add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:102 %add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:103 %tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:104 %sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:8 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="178" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:28 %work_x_load = load i9 %work_x_addr

]]></Node>
<StgValue><ssdm name="work_x_load"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:29 %c0_x = bitcast i64 %work_x_load

]]></Node>
<StgValue><ssdm name="c0_x"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:48 %work_x_load_4 = load i9 %work_x_addr_4

]]></Node>
<StgValue><ssdm name="work_x_load_4"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:49 %bitcast_ln135 = bitcast i64 %work_x_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln135"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:66 %work_y_load = load i9 %work_y_addr

]]></Node>
<StgValue><ssdm name="work_y_load"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:67 %c0_y = bitcast i64 %work_y_load

]]></Node>
<StgValue><ssdm name="c0_y"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="9">
<![CDATA[
twiddles8.exit:78 %work_y_load_4 = load i9 %work_y_addr_4

]]></Node>
<StgValue><ssdm name="work_y_load_4"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:79 %bitcast_ln144 = bitcast i64 %work_y_load_4

]]></Node>
<StgValue><ssdm name="bitcast_ln144"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:89 %c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:90 %c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:91 %c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:92 %c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:93 %c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:94 %c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:95 %tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:96 %sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:97 %add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:98 %add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:99 %tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:100 %sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:101 %add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:102 %add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:103 %tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:104 %sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:8 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="203" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:89 %c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:90 %c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:91 %c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:92 %c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:93 %c0_x_5 = dadd i64 %c0_x_12, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="c0_x_5"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:94 %c0_y_5 = dadd i64 %c0_y_12, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="c0_y_5"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:95 %tmp_1 = dsub i64 %c0_x_12, i64 %bitcast_ln136

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:96 %sub3 = dsub i64 %c0_y_12, i64 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="sub3"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:97 %add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:98 %add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:99 %tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:100 %sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:101 %add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:102 %add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:103 %tmp_1_2 = dsub i64 %c0_x_14, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:104 %sub7 = dsub i64 %c0_y_14, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="sub7"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:8 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="220" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:89 %c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:90 %c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="222" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:91 %c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:92 %c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:97 %add4 = dadd i64 %c0_x_13, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:98 %add5 = dadd i64 %c0_y_13, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="add5"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:99 %tmp_1_1 = dsub i64 %c0_x_13, i64 %bitcast_ln137

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:100 %sub5 = dsub i64 %c0_y_13, i64 %bitcast_ln146

]]></Node>
<StgValue><ssdm name="sub5"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:101 %add6 = dadd i64 %c0_x_14, i64 %bitcast_ln138

]]></Node>
<StgValue><ssdm name="add6"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:102 %add7 = dadd i64 %c0_y_14, i64 %bitcast_ln147

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:105 %bitcast_ln150 = bitcast i64 %sub3

]]></Node>
<StgValue><ssdm name="bitcast_ln150"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:106 %xor_ln150 = xor i64 %bitcast_ln150, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:107 %bitcast_ln150_1 = bitcast i64 %xor_ln150

]]></Node>
<StgValue><ssdm name="bitcast_ln150_1"/></StgValue>
</operation>

<operation id="233" st_id="7" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:108 %sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="234" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:110 %bitcast_ln150_2 = bitcast i64 %tmp_1

]]></Node>
<StgValue><ssdm name="bitcast_ln150_2"/></StgValue>
</operation>

<operation id="235" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:111 %xor_ln150_1 = xor i64 %bitcast_ln150_2, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_1"/></StgValue>
</operation>

<operation id="236" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:112 %bitcast_ln150_3 = bitcast i64 %xor_ln150_1

]]></Node>
<StgValue><ssdm name="bitcast_ln150_3"/></StgValue>
</operation>

<operation id="237" st_id="7" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:113 %add8 = dadd i64 %bitcast_ln150_3, i64 %sub3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="238" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:125 %bitcast_ln150_8 = bitcast i64 %tmp_1_2

]]></Node>
<StgValue><ssdm name="bitcast_ln150_8"/></StgValue>
</operation>

<operation id="239" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:126 %xor_ln150_4 = xor i64 %bitcast_ln150_8, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_4"/></StgValue>
</operation>

<operation id="240" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:127 %bitcast_ln150_9 = bitcast i64 %xor_ln150_4

]]></Node>
<StgValue><ssdm name="bitcast_ln150_9"/></StgValue>
</operation>

<operation id="241" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:128 %bitcast_ln150_10 = bitcast i64 %sub7

]]></Node>
<StgValue><ssdm name="bitcast_ln150_10"/></StgValue>
</operation>

<operation id="242" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:129 %xor_ln150_5 = xor i64 %bitcast_ln150_10, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_5"/></StgValue>
</operation>

<operation id="243" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:130 %bitcast_ln150_11 = bitcast i64 %xor_ln150_5

]]></Node>
<StgValue><ssdm name="bitcast_ln150_11"/></StgValue>
</operation>

<operation id="244" st_id="7" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:131 %sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="245" st_id="7" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:133 %add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:8 %mul_i = dmul i64 %conv_i, i64 -6.28319

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="247" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:89 %c0_x_4 = dadd i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_4"/></StgValue>
</operation>

<operation id="248" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:90 %c0_y_4 = dadd i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_4"/></StgValue>
</operation>

<operation id="249" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:91 %c0_x_8 = dsub i64 %c0_x, i64 %bitcast_ln135

]]></Node>
<StgValue><ssdm name="c0_x_8"/></StgValue>
</operation>

<operation id="250" st_id="8" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:92 %c0_y_8 = dsub i64 %c0_y, i64 %bitcast_ln144

]]></Node>
<StgValue><ssdm name="c0_y_8"/></StgValue>
</operation>

<operation id="251" st_id="8" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:108 %sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="252" st_id="8" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:113 %add8 = dadd i64 %bitcast_ln150_3, i64 %sub3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="253" st_id="8" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:115 %mul4 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="254" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:116 %bitcast_ln150_4 = bitcast i64 %sub5

]]></Node>
<StgValue><ssdm name="bitcast_ln150_4"/></StgValue>
</operation>

<operation id="255" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:117 %xor_ln150_2 = xor i64 %bitcast_ln150_4, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_2"/></StgValue>
</operation>

<operation id="256" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:120 %bitcast_ln150_6 = bitcast i64 %tmp_1_1

]]></Node>
<StgValue><ssdm name="bitcast_ln150_6"/></StgValue>
</operation>

<operation id="257" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:121 %xor_ln150_3 = xor i64 %bitcast_ln150_6, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_3"/></StgValue>
</operation>

<operation id="258" st_id="8" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:123 %mul7 = dmul i64 %sub5, i64 0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:131 %sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:133 %add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:139 %add2 = dadd i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:140 %add3 = dadd i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:141 %tmp = dsub i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:142 %sub2 = dsub i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:9 %div_i = dmul i64 %mul_i, i64 0.00195312

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="266" st_id="9" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:108 %sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="267" st_id="9" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:113 %add8 = dadd i64 %bitcast_ln150_3, i64 %sub3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="268" st_id="9" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:115 %mul4 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="269" st_id="9" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:123 %mul7 = dmul i64 %sub5, i64 0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="270" st_id="9" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:131 %sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="271" st_id="9" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:133 %add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="272" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:135 %c0_x_6 = dadd i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="273" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:136 %c0_y_6 = dadd i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="274" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:137 %c0_x_7 = dsub i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="275" st_id="9" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:138 %c0_y_7 = dsub i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="276" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:139 %add2 = dadd i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="277" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:140 %add3 = dadd i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="278" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:141 %tmp = dsub i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="279" st_id="9" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:142 %sub2 = dsub i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="280" st_id="9" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:9 %div_i = dmul i64 %mul_i, i64 0.00195312

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="281" st_id="10" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:108 %sub8 = dsub i64 %tmp_1, i64 %bitcast_ln150_1

]]></Node>
<StgValue><ssdm name="sub8"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:113 %add8 = dadd i64 %bitcast_ln150_3, i64 %sub3

]]></Node>
<StgValue><ssdm name="add8"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:115 %mul4 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:123 %mul7 = dmul i64 %sub5, i64 0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:131 %sub1 = dsub i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:133 %add1 = dadd i64 %bitcast_ln150_9, i64 %bitcast_ln150_11

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:135 %c0_x_6 = dadd i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:136 %c0_y_6 = dadd i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:137 %c0_x_7 = dsub i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:138 %c0_y_7 = dsub i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:139 %add2 = dadd i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:140 %add3 = dadd i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:141 %tmp = dsub i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:142 %sub2 = dsub i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:9 %div_i = dmul i64 %mul_i, i64 0.00195312

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="296" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:109 %c0_x_9 = dmul i64 %sub8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:114 %c0_y_9 = dmul i64 %add8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:115 %mul4 = dmul i64 %tmp_1_1, i64 0

]]></Node>
<StgValue><ssdm name="mul4"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:123 %mul7 = dmul i64 %sub5, i64 0

]]></Node>
<StgValue><ssdm name="mul7"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:132 %mul1 = dmul i64 %sub1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:134 %mul3 = dmul i64 %add1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:135 %c0_x_6 = dadd i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:136 %c0_y_6 = dadd i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:137 %c0_x_7 = dsub i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="305" st_id="11" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:138 %c0_y_7 = dsub i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="306" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:139 %add2 = dadd i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="add2"/></StgValue>
</operation>

<operation id="307" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:140 %add3 = dadd i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="308" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:141 %tmp = dsub i64 %c0_x_5, i64 %add6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:142 %sub2 = dsub i64 %c0_y_5, i64 %add7

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:9 %div_i = dmul i64 %mul_i, i64 0.00195312

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="311" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:109 %c0_x_9 = dmul i64 %sub8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:114 %c0_y_9 = dmul i64 %add8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:118 %bitcast_ln150_5 = bitcast i64 %xor_ln150_2

]]></Node>
<StgValue><ssdm name="bitcast_ln150_5"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:119 %sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:122 %bitcast_ln150_7 = bitcast i64 %xor_ln150_3

]]></Node>
<StgValue><ssdm name="bitcast_ln150_7"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:124 %add9 = dadd i64 %bitcast_ln150_7, i64 %mul7

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:132 %mul1 = dmul i64 %sub1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:134 %mul3 = dmul i64 %add1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:135 %c0_x_6 = dadd i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_6"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:136 %c0_y_6 = dadd i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_6"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:137 %c0_x_7 = dsub i64 %c0_x_4, i64 %add4

]]></Node>
<StgValue><ssdm name="c0_x_7"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:138 %c0_y_7 = dsub i64 %c0_y_4, i64 %add5

]]></Node>
<StgValue><ssdm name="c0_y_7"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:143 %mul = dmul i64 %tmp, i64 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:144 %bitcast_ln150_12 = bitcast i64 %sub2

]]></Node>
<StgValue><ssdm name="bitcast_ln150_12"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:145 %xor_ln150_6 = xor i64 %bitcast_ln150_12, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_6"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:148 %bitcast_ln150_14 = bitcast i64 %tmp

]]></Node>
<StgValue><ssdm name="bitcast_ln150_14"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:149 %xor_ln150_7 = xor i64 %bitcast_ln150_14, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_7"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:151 %mul2 = dmul i64 %sub2, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:10 %phi = dmul i64 %div_i, i64 %conv2_i

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="330" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:109 %c0_x_9 = dmul i64 %sub8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:114 %c0_y_9 = dmul i64 %add8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:119 %sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:124 %add9 = dadd i64 %bitcast_ln150_7, i64 %mul7

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:132 %mul1 = dmul i64 %sub1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:134 %mul3 = dmul i64 %add1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:143 %mul = dmul i64 %tmp, i64 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:151 %mul2 = dmul i64 %sub2, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:153 %add = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:154 %add10 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:155 %sub10 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:156 %sub11 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:10 %phi = dmul i64 %div_i, i64 %conv2_i

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="343" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:109 %c0_x_9 = dmul i64 %sub8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_x_9"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:114 %c0_y_9 = dmul i64 %add8, i64 0.707107

]]></Node>
<StgValue><ssdm name="c0_y_9"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:119 %sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:124 %add9 = dadd i64 %bitcast_ln150_7, i64 %mul7

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:132 %mul1 = dmul i64 %sub1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:134 %mul3 = dmul i64 %add1, i64 0.707107

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:143 %mul = dmul i64 %tmp, i64 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:151 %mul2 = dmul i64 %sub2, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:153 %add = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:154 %add10 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:155 %sub10 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:156 %sub11 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:10 %phi = dmul i64 %div_i, i64 %conv2_i

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="356" st_id="15" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:119 %sub9 = dsub i64 %mul4, i64 %bitcast_ln150_5

]]></Node>
<StgValue><ssdm name="sub9"/></StgValue>
</operation>

<operation id="357" st_id="15" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:124 %add9 = dadd i64 %bitcast_ln150_7, i64 %mul7

]]></Node>
<StgValue><ssdm name="add9"/></StgValue>
</operation>

<operation id="358" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:143 %mul = dmul i64 %tmp, i64 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="359" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:151 %mul2 = dmul i64 %sub2, i64 0

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="360" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:153 %add = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="361" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:154 %add10 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="362" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:155 %sub10 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="363" st_id="15" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:156 %sub11 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="364" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:165 %add13 = dadd i64 %c0_x_9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="365" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:166 %add14 = dadd i64 %c0_y_9, i64 %mul3

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="366" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:167 %tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1

]]></Node>
<StgValue><ssdm name="tmp_1_47"/></StgValue>
</operation>

<operation id="367" st_id="15" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:168 %sub14 = dsub i64 %c0_y_9, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="368" st_id="15" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:10 %phi = dmul i64 %div_i, i64 %conv2_i

]]></Node>
<StgValue><ssdm name="phi"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:146 %bitcast_ln150_13 = bitcast i64 %xor_ln150_6

]]></Node>
<StgValue><ssdm name="bitcast_ln150_13"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:147 %sub4 = dsub i64 %mul, i64 %bitcast_ln150_13

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="371" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:150 %bitcast_ln150_15 = bitcast i64 %xor_ln150_7

]]></Node>
<StgValue><ssdm name="bitcast_ln150_15"/></StgValue>
</operation>

<operation id="372" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:152 %sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="373" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:153 %add = dadd i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="374" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:154 %add10 = dadd i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="add10"/></StgValue>
</operation>

<operation id="375" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:155 %sub10 = dsub i64 %c0_x_6, i64 %add2

]]></Node>
<StgValue><ssdm name="sub10"/></StgValue>
</operation>

<operation id="376" st_id="16" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:156 %sub11 = dsub i64 %c0_y_6, i64 %add3

]]></Node>
<StgValue><ssdm name="sub11"/></StgValue>
</operation>

<operation id="377" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:161 %c0_x_15 = dadd i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_15"/></StgValue>
</operation>

<operation id="378" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:162 %c0_y_15 = dadd i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_15"/></StgValue>
</operation>

<operation id="379" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:163 %c0_x_16 = dsub i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_16"/></StgValue>
</operation>

<operation id="380" st_id="16" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:164 %c0_y_16 = dsub i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_16"/></StgValue>
</operation>

<operation id="381" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:165 %add13 = dadd i64 %c0_x_9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="382" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:166 %add14 = dadd i64 %c0_y_9, i64 %mul3

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="383" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:167 %tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1

]]></Node>
<StgValue><ssdm name="tmp_1_47"/></StgValue>
</operation>

<operation id="384" st_id="16" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:168 %sub14 = dsub i64 %c0_y_9, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="385" st_id="16" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.split:25 %add_ln28 = add i4 %select_ln115, i4 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i.split:26 %icmp_ln28_2 = icmp_eq  i4 %add_ln28, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln28_2"/></StgValue>
</operation>

<operation id="388" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc.i.split:27 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln153, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="389" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:28 %zext_ln156 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</operation>

<operation id="390" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:29 %DATA_x_addr = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="DATA_x_addr"/></StgValue>
</operation>

<operation id="391" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:51 %DATA_y_addr = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln156

]]></Node>
<StgValue><ssdm name="DATA_y_addr"/></StgValue>
</operation>

<operation id="392" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.split:59 %br_ln28 = br i1 %icmp_ln28_2, void %new.latch.for.inc.i.split, void %last.iter.for.inc.i.split

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="393" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:0 %store_ln156 = store i64 %add, i9 %DATA_x_addr

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="394" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
<literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:15 %store_ln165 = store i64 %add10, i9 %DATA_y_addr

]]></Node>
<StgValue><ssdm name="store_ln165"/></StgValue>
</operation>

<operation id="395" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.inc.i.split:2 %store_ln25 = store i4 %add_ln28, i4 %j

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="396" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:147 %sub4 = dsub i64 %mul, i64 %bitcast_ln150_13

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:152 %sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:161 %c0_x_15 = dadd i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_15"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:162 %c0_y_15 = dadd i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_15"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:163 %c0_x_16 = dsub i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_16"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:164 %c0_y_16 = dsub i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_16"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:165 %add13 = dadd i64 %c0_x_9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:166 %add14 = dadd i64 %c0_y_9, i64 %mul3

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:167 %tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1

]]></Node>
<StgValue><ssdm name="tmp_1_47"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:168 %sub14 = dsub i64 %c0_y_9, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="408" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:147 %sub4 = dsub i64 %mul, i64 %bitcast_ln150_13

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="409" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:152 %sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="410" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:161 %c0_x_15 = dadd i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_15"/></StgValue>
</operation>

<operation id="411" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:162 %c0_y_15 = dadd i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_15"/></StgValue>
</operation>

<operation id="412" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:163 %c0_x_16 = dsub i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_16"/></StgValue>
</operation>

<operation id="413" st_id="18" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:164 %c0_y_16 = dsub i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_16"/></StgValue>
</operation>

<operation id="414" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:165 %add13 = dadd i64 %c0_x_9, i64 %mul1

]]></Node>
<StgValue><ssdm name="add13"/></StgValue>
</operation>

<operation id="415" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:166 %add14 = dadd i64 %c0_y_9, i64 %mul3

]]></Node>
<StgValue><ssdm name="add14"/></StgValue>
</operation>

<operation id="416" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:167 %tmp_1_47 = dsub i64 %c0_x_9, i64 %mul1

]]></Node>
<StgValue><ssdm name="tmp_1_47"/></StgValue>
</operation>

<operation id="417" st_id="18" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:168 %sub14 = dsub i64 %c0_y_9, i64 %mul3

]]></Node>
<StgValue><ssdm name="sub14"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="420" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:147 %sub4 = dsub i64 %mul, i64 %bitcast_ln150_13

]]></Node>
<StgValue><ssdm name="sub4"/></StgValue>
</operation>

<operation id="421" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:152 %sub6 = dsub i64 %bitcast_ln150_15, i64 %mul2

]]></Node>
<StgValue><ssdm name="sub6"/></StgValue>
</operation>

<operation id="422" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:161 %c0_x_15 = dadd i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_15"/></StgValue>
</operation>

<operation id="423" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:162 %c0_y_15 = dadd i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_15"/></StgValue>
</operation>

<operation id="424" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:163 %c0_x_16 = dsub i64 %c0_x_8, i64 %sub9

]]></Node>
<StgValue><ssdm name="c0_x_16"/></StgValue>
</operation>

<operation id="425" st_id="19" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:164 %c0_y_16 = dsub i64 %c0_y_8, i64 %add9

]]></Node>
<StgValue><ssdm name="c0_y_16"/></StgValue>
</operation>

<operation id="426" st_id="19" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:169 %mul5 = dmul i64 %tmp_1_47, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="427" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:170 %bitcast_ln150_16 = bitcast i64 %sub14

]]></Node>
<StgValue><ssdm name="bitcast_ln150_16"/></StgValue>
</operation>

<operation id="428" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:171 %xor_ln150_8 = xor i64 %bitcast_ln150_16, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_8"/></StgValue>
</operation>

<operation id="429" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:174 %bitcast_ln150_18 = bitcast i64 %tmp_1_47

]]></Node>
<StgValue><ssdm name="bitcast_ln150_18"/></StgValue>
</operation>

<operation id="430" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:175 %xor_ln150_9 = xor i64 %bitcast_ln150_18, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="xor_ln150_9"/></StgValue>
</operation>

<operation id="431" st_id="19" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:177 %mul6 = dmul i64 %sub14, i64 0

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="432" st_id="19" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="433" st_id="19" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="434" st_id="20" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:169 %mul5 = dmul i64 %tmp_1_47, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="435" st_id="20" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:177 %mul6 = dmul i64 %sub14, i64 0

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="436" st_id="20" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="437" st_id="20" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="438" st_id="21" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:169 %mul5 = dmul i64 %tmp_1_47, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="439" st_id="21" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:177 %mul6 = dmul i64 %sub14, i64 0

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="440" st_id="21" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="441" st_id="21" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="442" st_id="22" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:157 %add11 = dadd i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="443" st_id="22" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:158 %add12 = dadd i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="444" st_id="22" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:169 %mul5 = dmul i64 %tmp_1_47, i64 0

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="445" st_id="22" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:177 %mul6 = dmul i64 %sub14, i64 0

]]></Node>
<StgValue><ssdm name="mul6"/></StgValue>
</operation>

<operation id="446" st_id="22" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="447" st_id="22" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="448" st_id="23" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:157 %add11 = dadd i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="449" st_id="23" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:158 %add12 = dadd i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="450" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:159 %sub12 = dsub i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="451" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:160 %sub13 = dsub i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="452" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:172 %bitcast_ln150_17 = bitcast i64 %xor_ln150_8

]]></Node>
<StgValue><ssdm name="bitcast_ln150_17"/></StgValue>
</operation>

<operation id="453" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:173 %sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="454" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64">
<![CDATA[
twiddles8.exit:176 %bitcast_ln150_19 = bitcast i64 %xor_ln150_9

]]></Node>
<StgValue><ssdm name="bitcast_ln150_19"/></StgValue>
</operation>

<operation id="455" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:178 %sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>

<operation id="456" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:179 %add15 = dadd i64 %c0_x_15, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="457" st_id="23" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:180 %add16 = dadd i64 %c0_y_15, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="458" st_id="23" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="459" st_id="23" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="460" st_id="24" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:157 %add11 = dadd i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="461" st_id="24" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:158 %add12 = dadd i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="462" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:159 %sub12 = dsub i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="463" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:160 %sub13 = dsub i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="464" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:173 %sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="465" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:178 %sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>

<operation id="466" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:179 %add15 = dadd i64 %c0_x_15, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="467" st_id="24" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:180 %add16 = dadd i64 %c0_y_15, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="468" st_id="24" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:181 %sub17 = dsub i64 %c0_x_15, i64 %add13

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="469" st_id="24" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:182 %sub18 = dsub i64 %c0_y_15, i64 %add14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>

<operation id="470" st_id="24" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:11 %phi_x = call i64 @sin_or_cos<double>, i64 %phi, i1 1, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_x"/></StgValue>
</operation>

<operation id="471" st_id="24" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="472" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:16 %data_x_addr_16 = getelementptr i64 %data_x, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_x_addr_16"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:17 %data_y_addr_16 = getelementptr i64 %data_y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_y_addr_16"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:157 %add11 = dadd i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="add11"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:158 %add12 = dadd i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="add12"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:159 %sub12 = dsub i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:160 %sub13 = dsub i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:173 %sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:178 %sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:179 %add15 = dadd i64 %c0_x_15, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:180 %add16 = dadd i64 %c0_y_15, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:181 %sub17 = dsub i64 %c0_x_15, i64 %add13

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:182 %sub18 = dsub i64 %c0_y_15, i64 %add14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:0 %store_ln150 = store i64 %add, i3 %data_x_addr_16

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="485" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:1 %store_ln150 = store i64 %add10, i3 %data_y_addr_16

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="486" st_id="25" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1" op_3_bw="256" op_4_bw="59" op_5_bw="52" op_6_bw="44" op_7_bw="33" op_8_bw="25">
<![CDATA[
for.inc.i.split:12 %phi_y = call i64 @sin_or_cos<double>, i64 %phi, i1 0, i256 %ref_4oPi_table_256, i59 %fourth_order_double_sin_cos_K0, i52 %fourth_order_double_sin_cos_K1, i44 %fourth_order_double_sin_cos_K2, i33 %fourth_order_double_sin_cos_K3, i25 %fourth_order_double_sin_cos_K4

]]></Node>
<StgValue><ssdm name="phi_y"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="487" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:2 %data_x_addr_9 = getelementptr i64 %data_x, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_x_addr_9"/></StgValue>
</operation>

<operation id="488" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:3 %data_x_addr_10 = getelementptr i64 %data_x, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_x_addr_10"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:9 %data_y_addr_9 = getelementptr i64 %data_y, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_y_addr_9"/></StgValue>
</operation>

<operation id="490" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:10 %data_y_addr_10 = getelementptr i64 %data_y, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="data_y_addr_10"/></StgValue>
</operation>

<operation id="491" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:159 %sub12 = dsub i64 %c0_x_7, i64 %sub4

]]></Node>
<StgValue><ssdm name="sub12"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:160 %sub13 = dsub i64 %c0_y_7, i64 %sub6

]]></Node>
<StgValue><ssdm name="sub13"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:173 %sub15 = dsub i64 %mul5, i64 %bitcast_ln150_17

]]></Node>
<StgValue><ssdm name="sub15"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:178 %sub16 = dsub i64 %bitcast_ln150_19, i64 %mul6

]]></Node>
<StgValue><ssdm name="sub16"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:179 %add15 = dadd i64 %c0_x_15, i64 %add13

]]></Node>
<StgValue><ssdm name="add15"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:180 %add16 = dadd i64 %c0_y_15, i64 %add14

]]></Node>
<StgValue><ssdm name="add16"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:181 %sub17 = dsub i64 %c0_x_15, i64 %add13

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:182 %sub18 = dsub i64 %c0_y_15, i64 %add14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:2 %store_ln150 = store i64 %sub10, i3 %data_x_addr_9

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:3 %store_ln150 = store i64 %sub11, i3 %data_y_addr_9

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:4 %store_ln150 = store i64 %add11, i3 %data_x_addr_10

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:5 %store_ln150 = store i64 %add12, i3 %data_y_addr_10

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="503" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:4 %data_x_addr_11 = getelementptr i64 %data_x, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_x_addr_11"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:5 %data_x_addr_12 = getelementptr i64 %data_x, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_x_addr_12"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:11 %data_y_addr_11 = getelementptr i64 %data_y, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="data_y_addr_11"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:12 %data_y_addr_12 = getelementptr i64 %data_y, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="data_y_addr_12"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:181 %sub17 = dsub i64 %c0_x_15, i64 %add13

]]></Node>
<StgValue><ssdm name="sub17"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:182 %sub18 = dsub i64 %c0_y_15, i64 %add14

]]></Node>
<StgValue><ssdm name="sub18"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:183 %add17 = dadd i64 %c0_x_16, i64 %sub15

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:184 %add18 = dadd i64 %c0_y_16, i64 %sub16

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="511" st_id="27" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:185 %sub = dsub i64 %c0_x_16, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="512" st_id="27" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:186 %sub19 = dsub i64 %c0_y_16, i64 %sub16

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>

<operation id="513" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:6 %store_ln150 = store i64 %sub12, i3 %data_x_addr_11

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="514" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:7 %store_ln150 = store i64 %sub13, i3 %data_y_addr_11

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="515" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:8 %store_ln150 = store i64 %add15, i3 %data_x_addr_12

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="516" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:9 %store_ln150 = store i64 %add16, i3 %data_y_addr_12

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:6 %data_x_addr_13 = getelementptr i64 %data_x, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_x_addr_13"/></StgValue>
</operation>

<operation id="518" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:13 %data_y_addr_13 = getelementptr i64 %data_y, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="data_y_addr_13"/></StgValue>
</operation>

<operation id="519" st_id="28" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:183 %add17 = dadd i64 %c0_x_16, i64 %sub15

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="520" st_id="28" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:184 %add18 = dadd i64 %c0_y_16, i64 %sub16

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="521" st_id="28" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:185 %sub = dsub i64 %c0_x_16, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:186 %sub19 = dsub i64 %c0_y_16, i64 %sub16

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:10 %store_ln150 = store i64 %sub17, i3 %data_x_addr_13

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:11 %store_ln150 = store i64 %sub18, i3 %data_y_addr_13

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="525" st_id="29" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:183 %add17 = dadd i64 %c0_x_16, i64 %sub15

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="526" st_id="29" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:184 %add18 = dadd i64 %c0_y_16, i64 %sub16

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="527" st_id="29" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:185 %sub = dsub i64 %c0_x_16, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="528" st_id="29" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:186 %sub19 = dsub i64 %c0_y_16, i64 %sub16

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="529" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:7 %data_x_addr_14 = getelementptr i64 %data_x, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_x_addr_14"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:8 %data_x_addr_15 = getelementptr i64 %data_x, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_x_addr_15"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:14 %data_y_addr_14 = getelementptr i64 %data_y, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="data_y_addr_14"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
twiddles8.exit:15 %data_y_addr_15 = getelementptr i64 %data_y, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="data_y_addr_15"/></StgValue>
</operation>

<operation id="533" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
twiddles8.exit:18 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop1_twiddles_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="534" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
twiddles8.exit:19 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 448, i64 448, i64 448

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="535" st_id="30" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:183 %add17 = dadd i64 %c0_x_16, i64 %sub15

]]></Node>
<StgValue><ssdm name="add17"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:184 %add18 = dadd i64 %c0_y_16, i64 %sub16

]]></Node>
<StgValue><ssdm name="add18"/></StgValue>
</operation>

<operation id="537" st_id="30" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:185 %sub = dsub i64 %c0_x_16, i64 %sub15

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="538" st_id="30" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
twiddles8.exit:186 %sub19 = dsub i64 %c0_y_16, i64 %sub16

]]></Node>
<StgValue><ssdm name="sub19"/></StgValue>
</operation>

<operation id="539" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:12 %store_ln150 = store i64 %add17, i3 %data_x_addr_14

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="540" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:13 %store_ln150 = store i64 %add18, i3 %data_y_addr_14

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:14 %store_ln150 = store i64 %sub, i3 %data_x_addr_15

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.first.iter.for.inc.i:15 %store_ln150 = store i64 %sub19, i3 %data_y_addr_15

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="543" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.for.inc.i:16 %br_ln28 = br void %for.inc.i.split

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="646" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0">
<![CDATA[
for.inc481.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="544" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.i.split:14 %tmp_14 = load i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="545" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.i.split:17 %data_y_load_7 = load i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="data_y_load_7"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="546" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.i.split:14 %tmp_14 = load i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="547" st_id="32" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %mul8_i = dmul i64 %tmp_14, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>

<operation id="548" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
for.inc.i.split:17 %data_y_load_7 = load i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="data_y_load_7"/></StgValue>
</operation>

<operation id="549" st_id="32" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:18 %mul11_i = dmul i64 %data_y_load_7, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:21 %mul14_i = dmul i64 %tmp_14, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="4" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:22 %mul17_i = dmul i64 %data_y_load_7, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="552" st_id="33" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %mul8_i = dmul i64 %tmp_14, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>

<operation id="553" st_id="33" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:18 %mul11_i = dmul i64 %data_y_load_7, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>

<operation id="554" st_id="33" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:21 %mul14_i = dmul i64 %tmp_14, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>

<operation id="555" st_id="33" stage="3" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:22 %mul17_i = dmul i64 %data_y_load_7, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="556" st_id="34" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %mul8_i = dmul i64 %tmp_14, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>

<operation id="557" st_id="34" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:18 %mul11_i = dmul i64 %data_y_load_7, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>

<operation id="558" st_id="34" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:21 %mul14_i = dmul i64 %tmp_14, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>

<operation id="559" st_id="34" stage="2" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:22 %mul17_i = dmul i64 %data_y_load_7, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="560" st_id="35" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %mul8_i = dmul i64 %tmp_14, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul8_i"/></StgValue>
</operation>

<operation id="561" st_id="35" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:18 %mul11_i = dmul i64 %data_y_load_7, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul11_i"/></StgValue>
</operation>

<operation id="562" st_id="35" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:21 %mul14_i = dmul i64 %tmp_14, i64 %phi_y

]]></Node>
<StgValue><ssdm name="mul14_i"/></StgValue>
</operation>

<operation id="563" st_id="35" stage="1" lat="4">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:22 %mul17_i = dmul i64 %data_y_load_7, i64 %phi_x

]]></Node>
<StgValue><ssdm name="mul17_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="564" st_id="36" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:19 %sub_i = dsub i64 %mul8_i, i64 %mul11_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="565" st_id="36" stage="4" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:23 %add_i = dadd i64 %mul14_i, i64 %mul17_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="566" st_id="37" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:19 %sub_i = dsub i64 %mul8_i, i64 %mul11_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="567" st_id="37" stage="3" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:23 %add_i = dadd i64 %mul14_i, i64 %mul17_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="568" st_id="38" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:19 %sub_i = dsub i64 %mul8_i, i64 %mul11_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="569" st_id="38" stage="2" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:23 %add_i = dadd i64 %mul14_i, i64 %mul17_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="570" st_id="39" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:19 %sub_i = dsub i64 %mul8_i, i64 %mul11_i

]]></Node>
<StgValue><ssdm name="sub_i"/></StgValue>
</operation>

<operation id="571" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.i.split:20 %store_ln34 = store i64 %sub_i, i3 %data_x_addr

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="572" st_id="39" stage="1" lat="4">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:23 %add_i = dadd i64 %mul14_i, i64 %mul17_i

]]></Node>
<StgValue><ssdm name="add_i"/></StgValue>
</operation>

<operation id="573" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="64" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc.i.split:24 %store_ln35 = store i64 %add_i, i3 %data_y_addr

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="574" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:3 %data_x_load_1 = load i3 %data_x_addr_10

]]></Node>
<StgValue><ssdm name="data_x_load_1"/></StgValue>
</operation>

<operation id="575" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:9 %data_x_load_4 = load i3 %data_x_addr_13

]]></Node>
<StgValue><ssdm name="data_x_load_4"/></StgValue>
</operation>

<operation id="576" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:18 %data_y_load_1 = load i3 %data_y_addr_10

]]></Node>
<StgValue><ssdm name="data_y_load_1"/></StgValue>
</operation>

<operation id="577" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:24 %data_y_load_4 = load i3 %data_y_addr_13

]]></Node>
<StgValue><ssdm name="data_y_load_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="578" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:33 %or_ln158 = or i9 %shl_ln, i9 2

]]></Node>
<StgValue><ssdm name="or_ln158"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:34 %zext_ln158 = zext i9 %or_ln158

]]></Node>
<StgValue><ssdm name="zext_ln158"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:35 %DATA_x_addr_9 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="DATA_x_addr_9"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:42 %or_ln161 = or i9 %shl_ln, i9 5

]]></Node>
<StgValue><ssdm name="or_ln161"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:43 %zext_ln161 = zext i9 %or_ln161

]]></Node>
<StgValue><ssdm name="zext_ln161"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:44 %DATA_x_addr_12 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="DATA_x_addr_12"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:53 %DATA_y_addr_2 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln158

]]></Node>
<StgValue><ssdm name="DATA_y_addr_2"/></StgValue>
</operation>

<operation id="585" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:56 %DATA_y_addr_5 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln161

]]></Node>
<StgValue><ssdm name="DATA_y_addr_5"/></StgValue>
</operation>

<operation id="586" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:3 %data_x_load_1 = load i3 %data_x_addr_10

]]></Node>
<StgValue><ssdm name="data_x_load_1"/></StgValue>
</operation>

<operation id="587" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:4 %store_ln158 = store i64 %data_x_load_1, i9 %DATA_x_addr_9

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="588" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:5 %data_x_load_2 = load i3 %data_x_addr_11

]]></Node>
<StgValue><ssdm name="data_x_load_2"/></StgValue>
</operation>

<operation id="589" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:7 %data_x_load_3 = load i3 %data_x_addr_12

]]></Node>
<StgValue><ssdm name="data_x_load_3"/></StgValue>
</operation>

<operation id="590" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:9 %data_x_load_4 = load i3 %data_x_addr_13

]]></Node>
<StgValue><ssdm name="data_x_load_4"/></StgValue>
</operation>

<operation id="591" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:10 %store_ln161 = store i64 %data_x_load_4, i9 %DATA_x_addr_12

]]></Node>
<StgValue><ssdm name="store_ln161"/></StgValue>
</operation>

<operation id="592" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:18 %data_y_load_1 = load i3 %data_y_addr_10

]]></Node>
<StgValue><ssdm name="data_y_load_1"/></StgValue>
</operation>

<operation id="593" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:19 %store_ln167 = store i64 %data_y_load_1, i9 %DATA_y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="594" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:20 %data_y_load_2 = load i3 %data_y_addr_11

]]></Node>
<StgValue><ssdm name="data_y_load_2"/></StgValue>
</operation>

<operation id="595" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:22 %data_y_load_3 = load i3 %data_y_addr_12

]]></Node>
<StgValue><ssdm name="data_y_load_3"/></StgValue>
</operation>

<operation id="596" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:24 %data_y_load_4 = load i3 %data_y_addr_13

]]></Node>
<StgValue><ssdm name="data_y_load_4"/></StgValue>
</operation>

<operation id="597" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:25 %store_ln170 = store i64 %data_y_load_4, i9 %DATA_y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="598" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:36 %or_ln159 = or i9 %shl_ln, i9 3

]]></Node>
<StgValue><ssdm name="or_ln159"/></StgValue>
</operation>

<operation id="599" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:37 %zext_ln159 = zext i9 %or_ln159

]]></Node>
<StgValue><ssdm name="zext_ln159"/></StgValue>
</operation>

<operation id="600" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:38 %DATA_x_addr_10 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="DATA_x_addr_10"/></StgValue>
</operation>

<operation id="601" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:39 %or_ln160 = or i9 %shl_ln, i9 4

]]></Node>
<StgValue><ssdm name="or_ln160"/></StgValue>
</operation>

<operation id="602" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:40 %zext_ln160 = zext i9 %or_ln160

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="603" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:41 %DATA_x_addr_11 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="DATA_x_addr_11"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:54 %DATA_y_addr_3 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln159

]]></Node>
<StgValue><ssdm name="DATA_y_addr_3"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:55 %DATA_y_addr_4 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="DATA_y_addr_4"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:1 %data_x_load = load i3 %data_x_addr_9

]]></Node>
<StgValue><ssdm name="data_x_load"/></StgValue>
</operation>

<operation id="607" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:5 %data_x_load_2 = load i3 %data_x_addr_11

]]></Node>
<StgValue><ssdm name="data_x_load_2"/></StgValue>
</operation>

<operation id="608" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:6 %store_ln159 = store i64 %data_x_load_2, i9 %DATA_x_addr_10

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="609" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:7 %data_x_load_3 = load i3 %data_x_addr_12

]]></Node>
<StgValue><ssdm name="data_x_load_3"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:8 %store_ln160 = store i64 %data_x_load_3, i9 %DATA_x_addr_11

]]></Node>
<StgValue><ssdm name="store_ln160"/></StgValue>
</operation>

<operation id="611" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:16 %data_y_load = load i3 %data_y_addr_9

]]></Node>
<StgValue><ssdm name="data_y_load"/></StgValue>
</operation>

<operation id="612" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:20 %data_y_load_2 = load i3 %data_y_addr_11

]]></Node>
<StgValue><ssdm name="data_y_load_2"/></StgValue>
</operation>

<operation id="613" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:21 %store_ln168 = store i64 %data_y_load_2, i9 %DATA_y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="614" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:22 %data_y_load_3 = load i3 %data_y_addr_12

]]></Node>
<StgValue><ssdm name="data_y_load_3"/></StgValue>
</operation>

<operation id="615" st_id="42" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:23 %store_ln169 = store i64 %data_y_load_3, i9 %DATA_y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="616" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:30 %or_ln157 = or i9 %shl_ln, i9 1

]]></Node>
<StgValue><ssdm name="or_ln157"/></StgValue>
</operation>

<operation id="617" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:31 %zext_ln157 = zext i9 %or_ln157

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="618" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:32 %DATA_x_addr_8 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="DATA_x_addr_8"/></StgValue>
</operation>

<operation id="619" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:52 %DATA_y_addr_1 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln157

]]></Node>
<StgValue><ssdm name="DATA_y_addr_1"/></StgValue>
</operation>

<operation id="620" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:1 %data_x_load = load i3 %data_x_addr_9

]]></Node>
<StgValue><ssdm name="data_x_load"/></StgValue>
</operation>

<operation id="621" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:2 %store_ln157 = store i64 %data_x_load, i9 %DATA_x_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="622" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:16 %data_y_load = load i3 %data_y_addr_9

]]></Node>
<StgValue><ssdm name="data_y_load"/></StgValue>
</operation>

<operation id="623" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:17 %store_ln166 = store i64 %data_y_load, i9 %DATA_y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">
</state>

<state id="45" st_id="46">

<operation id="624" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:11 %data_x_load_5 = load i3 %data_x_addr_14

]]></Node>
<StgValue><ssdm name="data_x_load_5"/></StgValue>
</operation>

<operation id="625" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:26 %data_y_load_5 = load i3 %data_y_addr_14

]]></Node>
<StgValue><ssdm name="data_y_load_5"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="626" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:45 %or_ln162 = or i9 %shl_ln, i9 6

]]></Node>
<StgValue><ssdm name="or_ln162"/></StgValue>
</operation>

<operation id="627" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:46 %zext_ln162 = zext i9 %or_ln162

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="628" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:47 %DATA_x_addr_13 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="DATA_x_addr_13"/></StgValue>
</operation>

<operation id="629" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:57 %DATA_y_addr_6 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="DATA_y_addr_6"/></StgValue>
</operation>

<operation id="630" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:11 %data_x_load_5 = load i3 %data_x_addr_14

]]></Node>
<StgValue><ssdm name="data_x_load_5"/></StgValue>
</operation>

<operation id="631" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:12 %store_ln162 = store i64 %data_x_load_5, i9 %DATA_x_addr_13

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="632" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:13 %data_x_load_6 = load i3 %data_x_addr_15

]]></Node>
<StgValue><ssdm name="data_x_load_6"/></StgValue>
</operation>

<operation id="633" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:26 %data_y_load_5 = load i3 %data_y_addr_14

]]></Node>
<StgValue><ssdm name="data_y_load_5"/></StgValue>
</operation>

<operation id="634" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:27 %store_ln171 = store i64 %data_y_load_5, i9 %DATA_y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="635" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:28 %data_y_load_6 = load i3 %data_y_addr_15

]]></Node>
<StgValue><ssdm name="data_y_load_6"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="636" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:4 %specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln25"/></StgValue>
</operation>

<operation id="637" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i.split:48 %or_ln163 = or i9 %shl_ln, i9 7

]]></Node>
<StgValue><ssdm name="or_ln163"/></StgValue>
</operation>

<operation id="638" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="9">
<![CDATA[
for.inc.i.split:49 %zext_ln163 = zext i9 %or_ln163

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="639" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:50 %DATA_x_addr_14 = getelementptr i64 %DATA_x_r, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="DATA_x_addr_14"/></StgValue>
</operation>

<operation id="640" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:58 %DATA_y_addr_7 = getelementptr i64 %DATA_y_r, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="DATA_y_addr_7"/></StgValue>
</operation>

<operation id="641" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:13 %data_x_load_6 = load i3 %data_x_addr_15

]]></Node>
<StgValue><ssdm name="data_x_load_6"/></StgValue>
</operation>

<operation id="642" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:14 %store_ln163 = store i64 %data_x_load_6, i9 %DATA_x_addr_14

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="643" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="3" op_1_bw="0" op_2_bw="0">
<![CDATA[
last.iter.for.inc.i.split:28 %data_y_load_6 = load i3 %data_y_addr_15

]]></Node>
<StgValue><ssdm name="data_y_load_6"/></StgValue>
</operation>

<operation id="644" st_id="47" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="64" op_1_bw="9">
<![CDATA[
last.iter.for.inc.i.split:29 %store_ln172 = store i64 %data_y_load_6, i9 %DATA_y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln172"/></StgValue>
</operation>

<operation id="645" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.inc.i.split:30 %br_ln28 = br void %new.latch.for.inc.i.split

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
