// Seed: 2710954630
module module_0 #(
    parameter id_3 = 32'd38
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  inout wire id_1;
  wire [id_3 : 1] id_4;
  wire id_5;
  logic id_6;
  wire id_7, id_8, id_9;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    output wire id_2,
    input tri1 id_3,
    inout wor id_4,
    input wor id_5,
    output uwire id_6,
    output tri1 id_7,
    input wire id_8,
    input supply1 id_9,
    input wire id_10,
    output tri1 id_11,
    input wire id_12,
    output tri id_13,
    input supply1 id_14,
    input wand id_15,
    input wire id_16,
    output supply1 id_17,
    input wor id_18,
    input tri0 id_19,
    output tri1 id_20,
    input tri id_21,
    input supply1 id_22
);
  assign id_2 = id_16;
  assign id_0 = -1;
  logic [7:0] id_24;
  assign  #  id_25  id_17  =  (  id_24  [  1  ]  )  ?  -1 'b0 :  id_25  ?  id_9  :  id_15  ?  id_9  :  id_19  ?  -1  :  1  ?  -1  :  -1  ?  -1  -  -1  :  id_18  ?  id_24  !==  -1  :  1  ?  -1  :  1 'b0 ;
  wire id_26;
  module_0 modCall_1 (
      id_26,
      id_26,
      id_25
  );
  wire [1 : -1] id_27;
endmodule
