// Seed: 3137344042
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    output uwire id_3,
    input wand id_4,
    input wand id_5
);
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    input logic id_1,
    output logic id_2,
    output wor id_3,
    output supply1 id_4,
    input wire id_5,
    input logic id_6,
    input tri1 id_7
);
  assign {1, id_6} = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_3,
      id_0,
      id_5
  );
  assign modCall_1.type_3 = 0;
  initial begin : LABEL_0
    id_2 <= id_6;
  end
  wire id_9;
endmodule
