#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan  3 21:18:02 2024
# Process ID: 25562
# Current directory: /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/gsnh/xsim_script.tcl}
# Log file: /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/xsim.log
# Journal file: /home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/gsnh/xsim_script.tcl
# xsim {gsnh} -autoloadwcfg -tclbatch {gsnh.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source gsnh.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "106000"
// RTL Simulation : 1 / 1 [100.00%] @ "2627621000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2627631250 ps : File "/home/bryanxz2/ece527_taskpar/fpga_dataflow/gsnh_hls/test.prj/solution1/sim/verilog/gsnh_gsnh.autotb.v" Line 582
run: Time (s): cpu = 00:00:00.06 ; elapsed = 00:05:41 . Memory (MB): peak = 1390.805 ; gain = 0.000 ; free physical = 66611 ; free virtual = 145925
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan  3 21:23:53 2024...
