

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_60_3'
================================================================
* Date:           Tue Jan 27 00:32:29 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        7|        7|  0.176 us|  0.176 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_3  |        5|        5|         3|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [top.cpp:62]   --->   Operation 6 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:65]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%row_buf = alloca i32 1" [top.cpp:52]   --->   Operation 8 'alloca' 'row_buf' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%row_buf_1 = alloca i32 1" [top.cpp:52]   --->   Operation 9 'alloca' 'row_buf_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%row_buf_2 = alloca i32 1" [top.cpp:52]   --->   Operation 10 'alloca' 'row_buf_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%row_buf_3 = alloca i32 1" [top.cpp:52]   --->   Operation 11 'alloca' 'row_buf_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%row_buf_4 = alloca i32 1" [top.cpp:52]   --->   Operation 12 'alloca' 'row_buf_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%row_buf_5 = alloca i32 1" [top.cpp:52]   --->   Operation 13 'alloca' 'row_buf_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%row_buf_6 = alloca i32 1" [top.cpp:52]   --->   Operation 14 'alloca' 'row_buf_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%row_buf_7 = alloca i32 1" [top.cpp:52]   --->   Operation 15 'alloca' 'row_buf_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%row_buf_8 = alloca i32 1" [top.cpp:52]   --->   Operation 16 'alloca' 'row_buf_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%row_buf_9 = alloca i32 1" [top.cpp:52]   --->   Operation 17 'alloca' 'row_buf_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%row_buf_10 = alloca i32 1" [top.cpp:52]   --->   Operation 18 'alloca' 'row_buf_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%row_buf_11 = alloca i32 1" [top.cpp:52]   --->   Operation 19 'alloca' 'row_buf_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%row_buf_12 = alloca i32 1" [top.cpp:52]   --->   Operation 20 'alloca' 'row_buf_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%row_buf_13 = alloca i32 1" [top.cpp:52]   --->   Operation 21 'alloca' 'row_buf_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%row_buf_14 = alloca i32 1" [top.cpp:52]   --->   Operation 22 'alloca' 'row_buf_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%row_buf_15 = alloca i32 1" [top.cpp:52]   --->   Operation 23 'alloca' 'row_buf_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%row_buf_16 = alloca i32 1" [top.cpp:52]   --->   Operation 24 'alloca' 'row_buf_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%row_buf_17 = alloca i32 1" [top.cpp:52]   --->   Operation 25 'alloca' 'row_buf_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%row_buf_18 = alloca i32 1" [top.cpp:52]   --->   Operation 26 'alloca' 'row_buf_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%row_buf_19 = alloca i32 1" [top.cpp:52]   --->   Operation 27 'alloca' 'row_buf_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%row_buf_20 = alloca i32 1" [top.cpp:52]   --->   Operation 28 'alloca' 'row_buf_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%row_buf_21 = alloca i32 1" [top.cpp:52]   --->   Operation 29 'alloca' 'row_buf_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%row_buf_22 = alloca i32 1" [top.cpp:52]   --->   Operation 30 'alloca' 'row_buf_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%row_buf_23 = alloca i32 1" [top.cpp:52]   --->   Operation 31 'alloca' 'row_buf_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%row_buf_24 = alloca i32 1" [top.cpp:52]   --->   Operation 32 'alloca' 'row_buf_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%row_buf_25 = alloca i32 1" [top.cpp:52]   --->   Operation 33 'alloca' 'row_buf_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%row_buf_26 = alloca i32 1" [top.cpp:52]   --->   Operation 34 'alloca' 'row_buf_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%row_buf_27 = alloca i32 1" [top.cpp:52]   --->   Operation 35 'alloca' 'row_buf_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%row_buf_28 = alloca i32 1" [top.cpp:52]   --->   Operation 36 'alloca' 'row_buf_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%row_buf_29 = alloca i32 1" [top.cpp:52]   --->   Operation 37 'alloca' 'row_buf_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%row_buf_30 = alloca i32 1" [top.cpp:52]   --->   Operation 38 'alloca' 'row_buf_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%row_buf_31 = alloca i32 1" [top.cpp:52]   --->   Operation 39 'alloca' 'row_buf_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%row_buf_32 = alloca i32 1" [top.cpp:52]   --->   Operation 40 'alloca' 'row_buf_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%row_buf_33 = alloca i32 1" [top.cpp:52]   --->   Operation 41 'alloca' 'row_buf_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%row_buf_34 = alloca i32 1" [top.cpp:52]   --->   Operation 42 'alloca' 'row_buf_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%row_buf_35 = alloca i32 1" [top.cpp:52]   --->   Operation 43 'alloca' 'row_buf_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%row_buf_36 = alloca i32 1" [top.cpp:52]   --->   Operation 44 'alloca' 'row_buf_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%row_buf_37 = alloca i32 1" [top.cpp:52]   --->   Operation 45 'alloca' 'row_buf_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%row_buf_38 = alloca i32 1" [top.cpp:52]   --->   Operation 46 'alloca' 'row_buf_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%row_buf_39 = alloca i32 1" [top.cpp:52]   --->   Operation 47 'alloca' 'row_buf_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%row_buf_40 = alloca i32 1" [top.cpp:52]   --->   Operation 48 'alloca' 'row_buf_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%row_buf_41 = alloca i32 1" [top.cpp:52]   --->   Operation 49 'alloca' 'row_buf_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%row_buf_42 = alloca i32 1" [top.cpp:52]   --->   Operation 50 'alloca' 'row_buf_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%row_buf_43 = alloca i32 1" [top.cpp:52]   --->   Operation 51 'alloca' 'row_buf_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%row_buf_44 = alloca i32 1" [top.cpp:52]   --->   Operation 52 'alloca' 'row_buf_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%row_buf_45 = alloca i32 1" [top.cpp:52]   --->   Operation 53 'alloca' 'row_buf_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%row_buf_46 = alloca i32 1" [top.cpp:52]   --->   Operation 54 'alloca' 'row_buf_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%row_buf_47 = alloca i32 1" [top.cpp:52]   --->   Operation 55 'alloca' 'row_buf_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%row_buf_48 = alloca i32 1" [top.cpp:52]   --->   Operation 56 'alloca' 'row_buf_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%row_buf_49 = alloca i32 1" [top.cpp:52]   --->   Operation 57 'alloca' 'row_buf_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%row_buf_50 = alloca i32 1" [top.cpp:52]   --->   Operation 58 'alloca' 'row_buf_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%row_buf_51 = alloca i32 1" [top.cpp:52]   --->   Operation 59 'alloca' 'row_buf_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%row_buf_52 = alloca i32 1" [top.cpp:52]   --->   Operation 60 'alloca' 'row_buf_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%row_buf_53 = alloca i32 1" [top.cpp:52]   --->   Operation 61 'alloca' 'row_buf_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%row_buf_54 = alloca i32 1" [top.cpp:52]   --->   Operation 62 'alloca' 'row_buf_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%row_buf_55 = alloca i32 1" [top.cpp:52]   --->   Operation 63 'alloca' 'row_buf_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%row_buf_56 = alloca i32 1" [top.cpp:52]   --->   Operation 64 'alloca' 'row_buf_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%row_buf_57 = alloca i32 1" [top.cpp:52]   --->   Operation 65 'alloca' 'row_buf_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%row_buf_58 = alloca i32 1" [top.cpp:52]   --->   Operation 66 'alloca' 'row_buf_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%row_buf_59 = alloca i32 1" [top.cpp:52]   --->   Operation 67 'alloca' 'row_buf_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%row_buf_60 = alloca i32 1" [top.cpp:52]   --->   Operation 68 'alloca' 'row_buf_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%row_buf_61 = alloca i32 1" [top.cpp:52]   --->   Operation 69 'alloca' 'row_buf_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%row_buf_62 = alloca i32 1" [top.cpp:52]   --->   Operation 70 'alloca' 'row_buf_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%row_buf_63 = alloca i32 1" [top.cpp:52]   --->   Operation 71 'alloca' 'row_buf_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_15, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_14, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_13, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_12, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_11, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_10, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_9, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_8, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_7, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_6, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_5, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_4, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_3, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_2, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_1, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %A_0, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %i"   --->   Operation 88 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.48ns)   --->   "%store_ln65 = store i7 0, i7 %j" [top.cpp:65]   --->   Operation 89 'store' 'store_ln65' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 90 [1/1] (0.48ns)   --->   "%store_ln62 = store i24 0, i24 %acc" [top.cpp:62]   --->   Operation 90 'store' 'store_ln62' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_63_4"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%jb = load i7 %j" [top.cpp:60]   --->   Operation 92 'load' 'jb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb, i32 6" [top.cpp:60]   --->   Operation 93 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln60 = br i1 %tmp, void %VITIS_LOOP_63_4.split, void %for.end25.exitStub" [top.cpp:60]   --->   Operation 94 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i7 %jb" [top.cpp:60]   --->   Operation 95 'trunc' 'trunc_ln60' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %jb, i32 4, i32 5" [top.cpp:60]   --->   Operation 96 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %i_read, i2 %lshr_ln" [top.cpp:66]   --->   Operation 97 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i10 %tmp_s" [top.cpp:66]   --->   Operation 98 'zext' 'zext_ln66' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i24 %A_0, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 99 'getelementptr' 'A_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 100 [2/2] (1.35ns)   --->   "%a = load i10 %A_0_addr" [top.cpp:66]   --->   Operation 100 'load' 'a' <Predicate = (!tmp)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_1 : Operation 101 [1/1] (0.88ns)   --->   "%switch_ln67 = switch i6 %trunc_ln60, void %arrayidx19.15.case.63, i6 0, void %arrayidx19.15.case.15, i6 16, void %arrayidx19.15.case.31, i6 32, void %VITIS_LOOP_63_4.split.arrayidx19.15.exit_crit_edge" [top.cpp:67]   --->   Operation 101 'switch' 'switch_ln67' <Predicate = (!tmp)> <Delay = 0.88>
ST_1 : Operation 102 [1/1] (0.89ns)   --->   "%add_ln60 = add i7 %jb, i7 16" [top.cpp:60]   --->   Operation 102 'add' 'add_ln60' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.48ns)   --->   "%store_ln65 = store i7 %add_ln60, i7 %j" [top.cpp:65]   --->   Operation 103 'store' 'store_ln65' <Predicate = (!tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 104 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i24 %A_2, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 105 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i24 %A_3, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 106 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i24 %A_4, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 107 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i24 %A_5, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 108 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i24 %A_6, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 109 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i24 %A_7, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 110 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i24 %A_8, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 111 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i24 %A_9, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 112 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i24 %A_10, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 113 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i24 %A_11, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 114 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i24 %A_12, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 115 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i24 %A_13, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 116 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i24 %A_14, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 117 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i24 %A_15, i64 0, i64 %zext_ln66" [top.cpp:66]   --->   Operation 118 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a = load i10 %A_0_addr" [top.cpp:66]   --->   Operation 119 'load' 'a' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 120 [2/2] (1.35ns)   --->   "%a_16 = load i10 %A_1_addr" [top.cpp:66]   --->   Operation 120 'load' 'a_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 121 [2/2] (1.35ns)   --->   "%a_17 = load i10 %A_2_addr" [top.cpp:66]   --->   Operation 121 'load' 'a_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 122 [2/2] (1.35ns)   --->   "%a_18 = load i10 %A_3_addr" [top.cpp:66]   --->   Operation 122 'load' 'a_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 123 [2/2] (1.35ns)   --->   "%a_19 = load i10 %A_4_addr" [top.cpp:66]   --->   Operation 123 'load' 'a_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 124 [2/2] (1.35ns)   --->   "%a_20 = load i10 %A_5_addr" [top.cpp:66]   --->   Operation 124 'load' 'a_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 125 [2/2] (1.35ns)   --->   "%a_21 = load i10 %A_6_addr" [top.cpp:66]   --->   Operation 125 'load' 'a_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 126 [2/2] (1.35ns)   --->   "%a_22 = load i10 %A_7_addr" [top.cpp:66]   --->   Operation 126 'load' 'a_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 127 [2/2] (1.35ns)   --->   "%a_23 = load i10 %A_8_addr" [top.cpp:66]   --->   Operation 127 'load' 'a_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 128 [2/2] (1.35ns)   --->   "%a_24 = load i10 %A_9_addr" [top.cpp:66]   --->   Operation 128 'load' 'a_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 129 [2/2] (1.35ns)   --->   "%a_25 = load i10 %A_10_addr" [top.cpp:66]   --->   Operation 129 'load' 'a_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 130 [2/2] (1.35ns)   --->   "%a_26 = load i10 %A_11_addr" [top.cpp:66]   --->   Operation 130 'load' 'a_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 131 [2/2] (1.35ns)   --->   "%a_27 = load i10 %A_12_addr" [top.cpp:66]   --->   Operation 131 'load' 'a_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 132 [2/2] (1.35ns)   --->   "%a_28 = load i10 %A_13_addr" [top.cpp:66]   --->   Operation 132 'load' 'a_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 133 [2/2] (1.35ns)   --->   "%a_29 = load i10 %A_14_addr" [top.cpp:66]   --->   Operation 133 'load' 'a_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 134 [2/2] (1.35ns)   --->   "%a_30 = load i10 %A_15_addr" [top.cpp:66]   --->   Operation 134 'load' 'a_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%acc_load_1 = load i24 %acc"   --->   Operation 400 'load' 'acc_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%row_buf_load = load i24 %row_buf"   --->   Operation 401 'load' 'row_buf_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.00ns)   --->   "%row_buf_1_load = load i24 %row_buf_1"   --->   Operation 402 'load' 'row_buf_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%row_buf_2_load = load i24 %row_buf_2"   --->   Operation 403 'load' 'row_buf_2_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%row_buf_3_load = load i24 %row_buf_3"   --->   Operation 404 'load' 'row_buf_3_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%row_buf_4_load = load i24 %row_buf_4"   --->   Operation 405 'load' 'row_buf_4_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%row_buf_5_load = load i24 %row_buf_5"   --->   Operation 406 'load' 'row_buf_5_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%row_buf_6_load = load i24 %row_buf_6"   --->   Operation 407 'load' 'row_buf_6_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%row_buf_7_load = load i24 %row_buf_7"   --->   Operation 408 'load' 'row_buf_7_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%row_buf_8_load = load i24 %row_buf_8"   --->   Operation 409 'load' 'row_buf_8_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%row_buf_9_load = load i24 %row_buf_9"   --->   Operation 410 'load' 'row_buf_9_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns)   --->   "%row_buf_10_load = load i24 %row_buf_10"   --->   Operation 411 'load' 'row_buf_10_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%row_buf_11_load = load i24 %row_buf_11"   --->   Operation 412 'load' 'row_buf_11_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%row_buf_12_load = load i24 %row_buf_12"   --->   Operation 413 'load' 'row_buf_12_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.00ns)   --->   "%row_buf_13_load = load i24 %row_buf_13"   --->   Operation 414 'load' 'row_buf_13_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%row_buf_14_load = load i24 %row_buf_14"   --->   Operation 415 'load' 'row_buf_14_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%row_buf_15_load = load i24 %row_buf_15"   --->   Operation 416 'load' 'row_buf_15_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns)   --->   "%row_buf_16_load = load i24 %row_buf_16"   --->   Operation 417 'load' 'row_buf_16_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%row_buf_17_load = load i24 %row_buf_17"   --->   Operation 418 'load' 'row_buf_17_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%row_buf_18_load = load i24 %row_buf_18"   --->   Operation 419 'load' 'row_buf_18_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns)   --->   "%row_buf_19_load = load i24 %row_buf_19"   --->   Operation 420 'load' 'row_buf_19_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%row_buf_20_load = load i24 %row_buf_20"   --->   Operation 421 'load' 'row_buf_20_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%row_buf_21_load = load i24 %row_buf_21"   --->   Operation 422 'load' 'row_buf_21_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.00ns)   --->   "%row_buf_22_load = load i24 %row_buf_22"   --->   Operation 423 'load' 'row_buf_22_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%row_buf_23_load = load i24 %row_buf_23"   --->   Operation 424 'load' 'row_buf_23_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%row_buf_24_load = load i24 %row_buf_24"   --->   Operation 425 'load' 'row_buf_24_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%row_buf_25_load = load i24 %row_buf_25"   --->   Operation 426 'load' 'row_buf_25_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%row_buf_26_load = load i24 %row_buf_26"   --->   Operation 427 'load' 'row_buf_26_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%row_buf_27_load = load i24 %row_buf_27"   --->   Operation 428 'load' 'row_buf_27_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns)   --->   "%row_buf_28_load = load i24 %row_buf_28"   --->   Operation 429 'load' 'row_buf_28_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%row_buf_29_load = load i24 %row_buf_29"   --->   Operation 430 'load' 'row_buf_29_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%row_buf_30_load = load i24 %row_buf_30"   --->   Operation 431 'load' 'row_buf_30_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%row_buf_31_load = load i24 %row_buf_31"   --->   Operation 432 'load' 'row_buf_31_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%row_buf_32_load = load i24 %row_buf_32"   --->   Operation 433 'load' 'row_buf_32_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%row_buf_33_load = load i24 %row_buf_33"   --->   Operation 434 'load' 'row_buf_33_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns)   --->   "%row_buf_34_load = load i24 %row_buf_34"   --->   Operation 435 'load' 'row_buf_34_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%row_buf_35_load = load i24 %row_buf_35"   --->   Operation 436 'load' 'row_buf_35_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%row_buf_36_load = load i24 %row_buf_36"   --->   Operation 437 'load' 'row_buf_36_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.00ns)   --->   "%row_buf_37_load = load i24 %row_buf_37"   --->   Operation 438 'load' 'row_buf_37_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%row_buf_38_load = load i24 %row_buf_38"   --->   Operation 439 'load' 'row_buf_38_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%row_buf_39_load = load i24 %row_buf_39"   --->   Operation 440 'load' 'row_buf_39_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.00ns)   --->   "%row_buf_40_load = load i24 %row_buf_40"   --->   Operation 441 'load' 'row_buf_40_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%row_buf_41_load = load i24 %row_buf_41"   --->   Operation 442 'load' 'row_buf_41_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%row_buf_42_load = load i24 %row_buf_42"   --->   Operation 443 'load' 'row_buf_42_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%row_buf_43_load = load i24 %row_buf_43"   --->   Operation 444 'load' 'row_buf_43_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%row_buf_44_load = load i24 %row_buf_44"   --->   Operation 445 'load' 'row_buf_44_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%row_buf_45_load = load i24 %row_buf_45"   --->   Operation 446 'load' 'row_buf_45_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%row_buf_46_load = load i24 %row_buf_46"   --->   Operation 447 'load' 'row_buf_46_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%row_buf_47_load = load i24 %row_buf_47"   --->   Operation 448 'load' 'row_buf_47_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%row_buf_48_load = load i24 %row_buf_48"   --->   Operation 449 'load' 'row_buf_48_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%row_buf_49_load = load i24 %row_buf_49"   --->   Operation 450 'load' 'row_buf_49_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%row_buf_50_load = load i24 %row_buf_50"   --->   Operation 451 'load' 'row_buf_50_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%row_buf_51_load = load i24 %row_buf_51"   --->   Operation 452 'load' 'row_buf_51_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%row_buf_52_load = load i24 %row_buf_52"   --->   Operation 453 'load' 'row_buf_52_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%row_buf_53_load = load i24 %row_buf_53"   --->   Operation 454 'load' 'row_buf_53_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%row_buf_54_load = load i24 %row_buf_54"   --->   Operation 455 'load' 'row_buf_54_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%row_buf_55_load = load i24 %row_buf_55"   --->   Operation 456 'load' 'row_buf_55_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%row_buf_56_load = load i24 %row_buf_56"   --->   Operation 457 'load' 'row_buf_56_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%row_buf_57_load = load i24 %row_buf_57"   --->   Operation 458 'load' 'row_buf_57_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%row_buf_58_load = load i24 %row_buf_58"   --->   Operation 459 'load' 'row_buf_58_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%row_buf_59_load = load i24 %row_buf_59"   --->   Operation 460 'load' 'row_buf_59_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%row_buf_60_load = load i24 %row_buf_60"   --->   Operation 461 'load' 'row_buf_60_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%row_buf_61_load = load i24 %row_buf_61"   --->   Operation 462 'load' 'row_buf_61_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%row_buf_62_load = load i24 %row_buf_62"   --->   Operation 463 'load' 'row_buf_62_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%row_buf_63_load = load i24 %row_buf_63"   --->   Operation 464 'load' 'row_buf_63_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_63_out, i24 %row_buf_63_load"   --->   Operation 465 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_62_out, i24 %row_buf_62_load"   --->   Operation 466 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_61_out, i24 %row_buf_61_load"   --->   Operation 467 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_60_out, i24 %row_buf_60_load"   --->   Operation 468 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_59_out, i24 %row_buf_59_load"   --->   Operation 469 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_58_out, i24 %row_buf_58_load"   --->   Operation 470 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_57_out, i24 %row_buf_57_load"   --->   Operation 471 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_56_out, i24 %row_buf_56_load"   --->   Operation 472 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_55_out, i24 %row_buf_55_load"   --->   Operation 473 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_54_out, i24 %row_buf_54_load"   --->   Operation 474 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_53_out, i24 %row_buf_53_load"   --->   Operation 475 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_52_out, i24 %row_buf_52_load"   --->   Operation 476 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_51_out, i24 %row_buf_51_load"   --->   Operation 477 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_50_out, i24 %row_buf_50_load"   --->   Operation 478 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_49_out, i24 %row_buf_49_load"   --->   Operation 479 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_48_out, i24 %row_buf_48_load"   --->   Operation 480 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_47_out, i24 %row_buf_47_load"   --->   Operation 481 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_46_out, i24 %row_buf_46_load"   --->   Operation 482 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_45_out, i24 %row_buf_45_load"   --->   Operation 483 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_44_out, i24 %row_buf_44_load"   --->   Operation 484 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_43_out, i24 %row_buf_43_load"   --->   Operation 485 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_42_out, i24 %row_buf_42_load"   --->   Operation 486 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_41_out, i24 %row_buf_41_load"   --->   Operation 487 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_40_out, i24 %row_buf_40_load"   --->   Operation 488 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_39_out, i24 %row_buf_39_load"   --->   Operation 489 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_38_out, i24 %row_buf_38_load"   --->   Operation 490 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_37_out, i24 %row_buf_37_load"   --->   Operation 491 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_36_out, i24 %row_buf_36_load"   --->   Operation 492 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_35_out, i24 %row_buf_35_load"   --->   Operation 493 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_34_out, i24 %row_buf_34_load"   --->   Operation 494 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_33_out, i24 %row_buf_33_load"   --->   Operation 495 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_32_out, i24 %row_buf_32_load"   --->   Operation 496 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_31_out, i24 %row_buf_31_load"   --->   Operation 497 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_30_out, i24 %row_buf_30_load"   --->   Operation 498 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_29_out, i24 %row_buf_29_load"   --->   Operation 499 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_28_out, i24 %row_buf_28_load"   --->   Operation 500 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_27_out, i24 %row_buf_27_load"   --->   Operation 501 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_26_out, i24 %row_buf_26_load"   --->   Operation 502 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_25_out, i24 %row_buf_25_load"   --->   Operation 503 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_24_out, i24 %row_buf_24_load"   --->   Operation 504 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_23_out, i24 %row_buf_23_load"   --->   Operation 505 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_22_out, i24 %row_buf_22_load"   --->   Operation 506 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_21_out, i24 %row_buf_21_load"   --->   Operation 507 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_20_out, i24 %row_buf_20_load"   --->   Operation 508 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_19_out, i24 %row_buf_19_load"   --->   Operation 509 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_18_out, i24 %row_buf_18_load"   --->   Operation 510 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_17_out, i24 %row_buf_17_load"   --->   Operation 511 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_16_out, i24 %row_buf_16_load"   --->   Operation 512 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_15_out, i24 %row_buf_15_load"   --->   Operation 513 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_14_out, i24 %row_buf_14_load"   --->   Operation 514 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_13_out, i24 %row_buf_13_load"   --->   Operation 515 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_12_out, i24 %row_buf_12_load"   --->   Operation 516 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_11_out, i24 %row_buf_11_load"   --->   Operation 517 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_10_out, i24 %row_buf_10_load"   --->   Operation 518 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_9_out, i24 %row_buf_9_load"   --->   Operation 519 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_8_out, i24 %row_buf_8_load"   --->   Operation 520 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_7_out, i24 %row_buf_7_load"   --->   Operation 521 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_6_out, i24 %row_buf_6_load"   --->   Operation 522 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_5_out, i24 %row_buf_5_load"   --->   Operation 523 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_4_out, i24 %row_buf_4_load"   --->   Operation 524 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_3_out, i24 %row_buf_3_load"   --->   Operation 525 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_2_out, i24 %row_buf_2_load"   --->   Operation 526 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_1_out, i24 %row_buf_1_load"   --->   Operation 527 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %row_buf_out, i24 %row_buf_load"   --->   Operation 528 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %acc_out, i24 %acc_load_1"   --->   Operation 529 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 530 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 25.2>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%acc_load = load i24 %acc" [top.cpp:68]   --->   Operation 135 'load' 'acc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln61 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [top.cpp:61]   --->   Operation 136 'specpipeline' 'specpipeline_ln61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln52 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [top.cpp:52]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln60 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:60]   --->   Operation 138 'specloopname' 'specloopname_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i24 %acc_load" [top.cpp:68]   --->   Operation 139 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i24 %a" [top.cpp:68]   --->   Operation 140 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (1.10ns)   --->   "%acc_1 = add i24 %a, i24 %acc_load" [top.cpp:68]   --->   Operation 141 'add' 'acc_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (1.10ns)   --->   "%add_ln68_1 = add i25 %sext_ln68_1, i25 %sext_ln68" [top.cpp:68]   --->   Operation 142 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_1, i32 24" [top.cpp:68]   --->   Operation 143 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_1, i32 23" [top.cpp:68]   --->   Operation 144 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%xor_ln68 = xor i1 %tmp_168, i1 1" [top.cpp:68]   --->   Operation 145 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%and_ln68 = and i1 %tmp_169, i1 %xor_ln68" [top.cpp:68]   --->   Operation 146 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%xor_ln68_1 = xor i1 %tmp_168, i1 %tmp_169" [top.cpp:68]   --->   Operation 147 'xor' 'xor_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%select_ln68 = select i1 %and_ln68, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 148 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_2 = select i1 %xor_ln68_1, i24 %select_ln68, i24 %acc_1" [top.cpp:68]   --->   Operation 149 'select' 'acc_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_16 = load i10 %A_1_addr" [top.cpp:66]   --->   Operation 150 'load' 'a_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i24 %acc_2" [top.cpp:68]   --->   Operation 151 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i24 %a_16" [top.cpp:68]   --->   Operation 152 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.10ns)   --->   "%acc_3 = add i24 %a_16, i24 %acc_2" [top.cpp:68]   --->   Operation 153 'add' 'acc_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (1.10ns)   --->   "%add_ln68_2 = add i25 %sext_ln68_2, i25 %sext_ln68_3" [top.cpp:68]   --->   Operation 154 'add' 'add_ln68_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_2, i32 24" [top.cpp:68]   --->   Operation 155 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_3, i32 23" [top.cpp:68]   --->   Operation 156 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node acc_4)   --->   "%xor_ln68_2 = xor i1 %tmp_170, i1 1" [top.cpp:68]   --->   Operation 157 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node acc_4)   --->   "%and_ln68_1 = and i1 %tmp_171, i1 %xor_ln68_2" [top.cpp:68]   --->   Operation 158 'and' 'and_ln68_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node acc_4)   --->   "%xor_ln68_3 = xor i1 %tmp_170, i1 %tmp_171" [top.cpp:68]   --->   Operation 159 'xor' 'xor_ln68_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node acc_4)   --->   "%select_ln68_2 = select i1 %and_ln68_1, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 160 'select' 'select_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_4 = select i1 %xor_ln68_3, i24 %select_ln68_2, i24 %acc_3" [top.cpp:68]   --->   Operation 161 'select' 'acc_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_17 = load i10 %A_2_addr" [top.cpp:66]   --->   Operation 162 'load' 'a_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln68_4 = sext i24 %acc_4" [top.cpp:68]   --->   Operation 163 'sext' 'sext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln68_5 = sext i24 %a_17" [top.cpp:68]   --->   Operation 164 'sext' 'sext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.10ns)   --->   "%acc_5 = add i24 %a_17, i24 %acc_4" [top.cpp:68]   --->   Operation 165 'add' 'acc_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (1.10ns)   --->   "%add_ln68_3 = add i25 %sext_ln68_4, i25 %sext_ln68_5" [top.cpp:68]   --->   Operation 166 'add' 'add_ln68_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_3, i32 24" [top.cpp:68]   --->   Operation 167 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_5, i32 23" [top.cpp:68]   --->   Operation 168 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node acc_6)   --->   "%xor_ln68_4 = xor i1 %tmp_172, i1 1" [top.cpp:68]   --->   Operation 169 'xor' 'xor_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node acc_6)   --->   "%and_ln68_2 = and i1 %tmp_173, i1 %xor_ln68_4" [top.cpp:68]   --->   Operation 170 'and' 'and_ln68_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node acc_6)   --->   "%xor_ln68_5 = xor i1 %tmp_172, i1 %tmp_173" [top.cpp:68]   --->   Operation 171 'xor' 'xor_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node acc_6)   --->   "%select_ln68_4 = select i1 %and_ln68_2, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 172 'select' 'select_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_6 = select i1 %xor_ln68_5, i24 %select_ln68_4, i24 %acc_5" [top.cpp:68]   --->   Operation 173 'select' 'acc_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 174 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_18 = load i10 %A_3_addr" [top.cpp:66]   --->   Operation 174 'load' 'a_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln68_6 = sext i24 %acc_6" [top.cpp:68]   --->   Operation 175 'sext' 'sext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln68_7 = sext i24 %a_18" [top.cpp:68]   --->   Operation 176 'sext' 'sext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.10ns)   --->   "%acc_7 = add i24 %a_18, i24 %acc_6" [top.cpp:68]   --->   Operation 177 'add' 'acc_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (1.10ns)   --->   "%add_ln68_4 = add i25 %sext_ln68_6, i25 %sext_ln68_7" [top.cpp:68]   --->   Operation 178 'add' 'add_ln68_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_4, i32 24" [top.cpp:68]   --->   Operation 179 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_7, i32 23" [top.cpp:68]   --->   Operation 180 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node acc_8)   --->   "%xor_ln68_6 = xor i1 %tmp_174, i1 1" [top.cpp:68]   --->   Operation 181 'xor' 'xor_ln68_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node acc_8)   --->   "%and_ln68_3 = and i1 %tmp_175, i1 %xor_ln68_6" [top.cpp:68]   --->   Operation 182 'and' 'and_ln68_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node acc_8)   --->   "%xor_ln68_7 = xor i1 %tmp_174, i1 %tmp_175" [top.cpp:68]   --->   Operation 183 'xor' 'xor_ln68_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node acc_8)   --->   "%select_ln68_6 = select i1 %and_ln68_3, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 184 'select' 'select_ln68_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_8 = select i1 %xor_ln68_7, i24 %select_ln68_6, i24 %acc_7" [top.cpp:68]   --->   Operation 185 'select' 'acc_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_19 = load i10 %A_4_addr" [top.cpp:66]   --->   Operation 186 'load' 'a_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln68_8 = sext i24 %acc_8" [top.cpp:68]   --->   Operation 187 'sext' 'sext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln68_9 = sext i24 %a_19" [top.cpp:68]   --->   Operation 188 'sext' 'sext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (1.10ns)   --->   "%acc_9 = add i24 %a_19, i24 %acc_8" [top.cpp:68]   --->   Operation 189 'add' 'acc_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (1.10ns)   --->   "%add_ln68_5 = add i25 %sext_ln68_8, i25 %sext_ln68_9" [top.cpp:68]   --->   Operation 190 'add' 'add_ln68_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_5, i32 24" [top.cpp:68]   --->   Operation 191 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_9, i32 23" [top.cpp:68]   --->   Operation 192 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%xor_ln68_8 = xor i1 %tmp_176, i1 1" [top.cpp:68]   --->   Operation 193 'xor' 'xor_ln68_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%and_ln68_4 = and i1 %tmp_177, i1 %xor_ln68_8" [top.cpp:68]   --->   Operation 194 'and' 'and_ln68_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%xor_ln68_9 = xor i1 %tmp_176, i1 %tmp_177" [top.cpp:68]   --->   Operation 195 'xor' 'xor_ln68_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node acc_10)   --->   "%select_ln68_8 = select i1 %and_ln68_4, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 196 'select' 'select_ln68_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_10 = select i1 %xor_ln68_9, i24 %select_ln68_8, i24 %acc_9" [top.cpp:68]   --->   Operation 197 'select' 'acc_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 198 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_20 = load i10 %A_5_addr" [top.cpp:66]   --->   Operation 198 'load' 'a_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln68_10 = sext i24 %acc_10" [top.cpp:68]   --->   Operation 199 'sext' 'sext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln68_11 = sext i24 %a_20" [top.cpp:68]   --->   Operation 200 'sext' 'sext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (1.10ns)   --->   "%acc_11 = add i24 %a_20, i24 %acc_10" [top.cpp:68]   --->   Operation 201 'add' 'acc_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (1.10ns)   --->   "%add_ln68_6 = add i25 %sext_ln68_10, i25 %sext_ln68_11" [top.cpp:68]   --->   Operation 202 'add' 'add_ln68_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_6, i32 24" [top.cpp:68]   --->   Operation 203 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_11, i32 23" [top.cpp:68]   --->   Operation 204 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node acc_12)   --->   "%xor_ln68_10 = xor i1 %tmp_178, i1 1" [top.cpp:68]   --->   Operation 205 'xor' 'xor_ln68_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node acc_12)   --->   "%and_ln68_5 = and i1 %tmp_179, i1 %xor_ln68_10" [top.cpp:68]   --->   Operation 206 'and' 'and_ln68_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node acc_12)   --->   "%xor_ln68_11 = xor i1 %tmp_178, i1 %tmp_179" [top.cpp:68]   --->   Operation 207 'xor' 'xor_ln68_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node acc_12)   --->   "%select_ln68_10 = select i1 %and_ln68_5, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 208 'select' 'select_ln68_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_12 = select i1 %xor_ln68_11, i24 %select_ln68_10, i24 %acc_11" [top.cpp:68]   --->   Operation 209 'select' 'acc_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 210 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_21 = load i10 %A_6_addr" [top.cpp:66]   --->   Operation 210 'load' 'a_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln68_12 = sext i24 %acc_12" [top.cpp:68]   --->   Operation 211 'sext' 'sext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln68_13 = sext i24 %a_21" [top.cpp:68]   --->   Operation 212 'sext' 'sext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (1.10ns)   --->   "%acc_13 = add i24 %a_21, i24 %acc_12" [top.cpp:68]   --->   Operation 213 'add' 'acc_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (1.10ns)   --->   "%add_ln68_7 = add i25 %sext_ln68_12, i25 %sext_ln68_13" [top.cpp:68]   --->   Operation 214 'add' 'add_ln68_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_7, i32 24" [top.cpp:68]   --->   Operation 215 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_13, i32 23" [top.cpp:68]   --->   Operation 216 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node acc_14)   --->   "%xor_ln68_12 = xor i1 %tmp_180, i1 1" [top.cpp:68]   --->   Operation 217 'xor' 'xor_ln68_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node acc_14)   --->   "%and_ln68_6 = and i1 %tmp_181, i1 %xor_ln68_12" [top.cpp:68]   --->   Operation 218 'and' 'and_ln68_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node acc_14)   --->   "%xor_ln68_13 = xor i1 %tmp_180, i1 %tmp_181" [top.cpp:68]   --->   Operation 219 'xor' 'xor_ln68_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node acc_14)   --->   "%select_ln68_12 = select i1 %and_ln68_6, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 220 'select' 'select_ln68_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_14 = select i1 %xor_ln68_13, i24 %select_ln68_12, i24 %acc_13" [top.cpp:68]   --->   Operation 221 'select' 'acc_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 222 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_22 = load i10 %A_7_addr" [top.cpp:66]   --->   Operation 222 'load' 'a_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln68_14 = sext i24 %acc_14" [top.cpp:68]   --->   Operation 223 'sext' 'sext_ln68_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln68_15 = sext i24 %a_22" [top.cpp:68]   --->   Operation 224 'sext' 'sext_ln68_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (1.10ns)   --->   "%acc_15 = add i24 %a_22, i24 %acc_14" [top.cpp:68]   --->   Operation 225 'add' 'acc_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (1.10ns)   --->   "%add_ln68_8 = add i25 %sext_ln68_14, i25 %sext_ln68_15" [top.cpp:68]   --->   Operation 226 'add' 'add_ln68_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_8, i32 24" [top.cpp:68]   --->   Operation 227 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_15, i32 23" [top.cpp:68]   --->   Operation 228 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node acc_16)   --->   "%xor_ln68_14 = xor i1 %tmp_182, i1 1" [top.cpp:68]   --->   Operation 229 'xor' 'xor_ln68_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node acc_16)   --->   "%and_ln68_7 = and i1 %tmp_183, i1 %xor_ln68_14" [top.cpp:68]   --->   Operation 230 'and' 'and_ln68_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node acc_16)   --->   "%xor_ln68_15 = xor i1 %tmp_182, i1 %tmp_183" [top.cpp:68]   --->   Operation 231 'xor' 'xor_ln68_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node acc_16)   --->   "%select_ln68_14 = select i1 %and_ln68_7, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 232 'select' 'select_ln68_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_16 = select i1 %xor_ln68_15, i24 %select_ln68_14, i24 %acc_15" [top.cpp:68]   --->   Operation 233 'select' 'acc_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 234 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_23 = load i10 %A_8_addr" [top.cpp:66]   --->   Operation 234 'load' 'a_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln68_16 = sext i24 %acc_16" [top.cpp:68]   --->   Operation 235 'sext' 'sext_ln68_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln68_17 = sext i24 %a_23" [top.cpp:68]   --->   Operation 236 'sext' 'sext_ln68_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (1.10ns)   --->   "%acc_17 = add i24 %a_23, i24 %acc_16" [top.cpp:68]   --->   Operation 237 'add' 'acc_17' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (1.10ns)   --->   "%add_ln68_9 = add i25 %sext_ln68_16, i25 %sext_ln68_17" [top.cpp:68]   --->   Operation 238 'add' 'add_ln68_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_9, i32 24" [top.cpp:68]   --->   Operation 239 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_17, i32 23" [top.cpp:68]   --->   Operation 240 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node acc_18)   --->   "%xor_ln68_16 = xor i1 %tmp_184, i1 1" [top.cpp:68]   --->   Operation 241 'xor' 'xor_ln68_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node acc_18)   --->   "%and_ln68_8 = and i1 %tmp_185, i1 %xor_ln68_16" [top.cpp:68]   --->   Operation 242 'and' 'and_ln68_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node acc_18)   --->   "%xor_ln68_17 = xor i1 %tmp_184, i1 %tmp_185" [top.cpp:68]   --->   Operation 243 'xor' 'xor_ln68_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node acc_18)   --->   "%select_ln68_16 = select i1 %and_ln68_8, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 244 'select' 'select_ln68_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_18 = select i1 %xor_ln68_17, i24 %select_ln68_16, i24 %acc_17" [top.cpp:68]   --->   Operation 245 'select' 'acc_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 246 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_24 = load i10 %A_9_addr" [top.cpp:66]   --->   Operation 246 'load' 'a_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln68_18 = sext i24 %acc_18" [top.cpp:68]   --->   Operation 247 'sext' 'sext_ln68_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln68_19 = sext i24 %a_24" [top.cpp:68]   --->   Operation 248 'sext' 'sext_ln68_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (1.10ns)   --->   "%acc_19 = add i24 %a_24, i24 %acc_18" [top.cpp:68]   --->   Operation 249 'add' 'acc_19' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (1.10ns)   --->   "%add_ln68_10 = add i25 %sext_ln68_18, i25 %sext_ln68_19" [top.cpp:68]   --->   Operation 250 'add' 'add_ln68_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_10, i32 24" [top.cpp:68]   --->   Operation 251 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_19, i32 23" [top.cpp:68]   --->   Operation 252 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node acc_20)   --->   "%xor_ln68_18 = xor i1 %tmp_186, i1 1" [top.cpp:68]   --->   Operation 253 'xor' 'xor_ln68_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node acc_20)   --->   "%and_ln68_9 = and i1 %tmp_187, i1 %xor_ln68_18" [top.cpp:68]   --->   Operation 254 'and' 'and_ln68_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node acc_20)   --->   "%xor_ln68_19 = xor i1 %tmp_186, i1 %tmp_187" [top.cpp:68]   --->   Operation 255 'xor' 'xor_ln68_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node acc_20)   --->   "%select_ln68_18 = select i1 %and_ln68_9, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 256 'select' 'select_ln68_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 257 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_20 = select i1 %xor_ln68_19, i24 %select_ln68_18, i24 %acc_19" [top.cpp:68]   --->   Operation 257 'select' 'acc_20' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 258 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_25 = load i10 %A_10_addr" [top.cpp:66]   --->   Operation 258 'load' 'a_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln68_20 = sext i24 %acc_20" [top.cpp:68]   --->   Operation 259 'sext' 'sext_ln68_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln68_21 = sext i24 %a_25" [top.cpp:68]   --->   Operation 260 'sext' 'sext_ln68_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (1.10ns)   --->   "%acc_21 = add i24 %a_25, i24 %acc_20" [top.cpp:68]   --->   Operation 261 'add' 'acc_21' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 262 [1/1] (1.10ns)   --->   "%add_ln68_11 = add i25 %sext_ln68_20, i25 %sext_ln68_21" [top.cpp:68]   --->   Operation 262 'add' 'add_ln68_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_11, i32 24" [top.cpp:68]   --->   Operation 263 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_21, i32 23" [top.cpp:68]   --->   Operation 264 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node acc_22)   --->   "%xor_ln68_20 = xor i1 %tmp_188, i1 1" [top.cpp:68]   --->   Operation 265 'xor' 'xor_ln68_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node acc_22)   --->   "%and_ln68_10 = and i1 %tmp_189, i1 %xor_ln68_20" [top.cpp:68]   --->   Operation 266 'and' 'and_ln68_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node acc_22)   --->   "%xor_ln68_21 = xor i1 %tmp_188, i1 %tmp_189" [top.cpp:68]   --->   Operation 267 'xor' 'xor_ln68_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node acc_22)   --->   "%select_ln68_20 = select i1 %and_ln68_10, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 268 'select' 'select_ln68_20' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_22 = select i1 %xor_ln68_21, i24 %select_ln68_20, i24 %acc_21" [top.cpp:68]   --->   Operation 269 'select' 'acc_22' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 270 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_26 = load i10 %A_11_addr" [top.cpp:66]   --->   Operation 270 'load' 'a_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln68_22 = sext i24 %acc_22" [top.cpp:68]   --->   Operation 271 'sext' 'sext_ln68_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln68_23 = sext i24 %a_26" [top.cpp:68]   --->   Operation 272 'sext' 'sext_ln68_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (1.10ns)   --->   "%acc_23 = add i24 %a_26, i24 %acc_22" [top.cpp:68]   --->   Operation 273 'add' 'acc_23' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 274 [1/1] (1.10ns)   --->   "%add_ln68_12 = add i25 %sext_ln68_22, i25 %sext_ln68_23" [top.cpp:68]   --->   Operation 274 'add' 'add_ln68_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_12, i32 24" [top.cpp:68]   --->   Operation 275 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_23, i32 23" [top.cpp:68]   --->   Operation 276 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node acc_24)   --->   "%xor_ln68_22 = xor i1 %tmp_190, i1 1" [top.cpp:68]   --->   Operation 277 'xor' 'xor_ln68_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node acc_24)   --->   "%and_ln68_11 = and i1 %tmp_191, i1 %xor_ln68_22" [top.cpp:68]   --->   Operation 278 'and' 'and_ln68_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node acc_24)   --->   "%xor_ln68_23 = xor i1 %tmp_190, i1 %tmp_191" [top.cpp:68]   --->   Operation 279 'xor' 'xor_ln68_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node acc_24)   --->   "%select_ln68_22 = select i1 %and_ln68_11, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 280 'select' 'select_ln68_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 281 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_24 = select i1 %xor_ln68_23, i24 %select_ln68_22, i24 %acc_23" [top.cpp:68]   --->   Operation 281 'select' 'acc_24' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 282 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_27 = load i10 %A_12_addr" [top.cpp:66]   --->   Operation 282 'load' 'a_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln68_24 = sext i24 %acc_24" [top.cpp:68]   --->   Operation 283 'sext' 'sext_ln68_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln68_25 = sext i24 %a_27" [top.cpp:68]   --->   Operation 284 'sext' 'sext_ln68_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (1.10ns)   --->   "%acc_25 = add i24 %a_27, i24 %acc_24" [top.cpp:68]   --->   Operation 285 'add' 'acc_25' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (1.10ns)   --->   "%add_ln68_13 = add i25 %sext_ln68_24, i25 %sext_ln68_25" [top.cpp:68]   --->   Operation 286 'add' 'add_ln68_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_13, i32 24" [top.cpp:68]   --->   Operation 287 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_25, i32 23" [top.cpp:68]   --->   Operation 288 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node acc_26)   --->   "%xor_ln68_24 = xor i1 %tmp_192, i1 1" [top.cpp:68]   --->   Operation 289 'xor' 'xor_ln68_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node acc_26)   --->   "%and_ln68_12 = and i1 %tmp_193, i1 %xor_ln68_24" [top.cpp:68]   --->   Operation 290 'and' 'and_ln68_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node acc_26)   --->   "%xor_ln68_25 = xor i1 %tmp_192, i1 %tmp_193" [top.cpp:68]   --->   Operation 291 'xor' 'xor_ln68_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node acc_26)   --->   "%select_ln68_24 = select i1 %and_ln68_12, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 292 'select' 'select_ln68_24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_26 = select i1 %xor_ln68_25, i24 %select_ln68_24, i24 %acc_25" [top.cpp:68]   --->   Operation 293 'select' 'acc_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 294 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_28 = load i10 %A_13_addr" [top.cpp:66]   --->   Operation 294 'load' 'a_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln68_26 = sext i24 %acc_26" [top.cpp:68]   --->   Operation 295 'sext' 'sext_ln68_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln68_27 = sext i24 %a_28" [top.cpp:68]   --->   Operation 296 'sext' 'sext_ln68_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (1.10ns)   --->   "%acc_27 = add i24 %a_28, i24 %acc_26" [top.cpp:68]   --->   Operation 297 'add' 'acc_27' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (1.10ns)   --->   "%add_ln68_14 = add i25 %sext_ln68_26, i25 %sext_ln68_27" [top.cpp:68]   --->   Operation 298 'add' 'add_ln68_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_14, i32 24" [top.cpp:68]   --->   Operation 299 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_27, i32 23" [top.cpp:68]   --->   Operation 300 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node acc_28)   --->   "%xor_ln68_26 = xor i1 %tmp_194, i1 1" [top.cpp:68]   --->   Operation 301 'xor' 'xor_ln68_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node acc_28)   --->   "%and_ln68_13 = and i1 %tmp_195, i1 %xor_ln68_26" [top.cpp:68]   --->   Operation 302 'and' 'and_ln68_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node acc_28)   --->   "%xor_ln68_27 = xor i1 %tmp_194, i1 %tmp_195" [top.cpp:68]   --->   Operation 303 'xor' 'xor_ln68_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node acc_28)   --->   "%select_ln68_26 = select i1 %and_ln68_13, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 304 'select' 'select_ln68_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_28 = select i1 %xor_ln68_27, i24 %select_ln68_26, i24 %acc_27" [top.cpp:68]   --->   Operation 305 'select' 'acc_28' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 306 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_29 = load i10 %A_14_addr" [top.cpp:66]   --->   Operation 306 'load' 'a_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln68_28 = sext i24 %acc_28" [top.cpp:68]   --->   Operation 307 'sext' 'sext_ln68_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln68_29 = sext i24 %a_29" [top.cpp:68]   --->   Operation 308 'sext' 'sext_ln68_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 309 [1/1] (1.10ns)   --->   "%acc_29 = add i24 %a_29, i24 %acc_28" [top.cpp:68]   --->   Operation 309 'add' 'acc_29' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (1.10ns)   --->   "%add_ln68_15 = add i25 %sext_ln68_28, i25 %sext_ln68_29" [top.cpp:68]   --->   Operation 310 'add' 'add_ln68_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_15, i32 24" [top.cpp:68]   --->   Operation 311 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_29, i32 23" [top.cpp:68]   --->   Operation 312 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node acc_30)   --->   "%xor_ln68_28 = xor i1 %tmp_196, i1 1" [top.cpp:68]   --->   Operation 313 'xor' 'xor_ln68_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node acc_30)   --->   "%and_ln68_14 = and i1 %tmp_197, i1 %xor_ln68_28" [top.cpp:68]   --->   Operation 314 'and' 'and_ln68_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node acc_30)   --->   "%xor_ln68_29 = xor i1 %tmp_196, i1 %tmp_197" [top.cpp:68]   --->   Operation 315 'xor' 'xor_ln68_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node acc_30)   --->   "%select_ln68_28 = select i1 %and_ln68_14, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 316 'select' 'select_ln68_28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 317 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_30 = select i1 %xor_ln68_29, i24 %select_ln68_28, i24 %acc_29" [top.cpp:68]   --->   Operation 317 'select' 'acc_30' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 318 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a_30 = load i10 %A_15_addr" [top.cpp:66]   --->   Operation 318 'load' 'a_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_30, i24 %row_buf_47" [top.cpp:52]   --->   Operation 319 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_29, i24 %row_buf_46" [top.cpp:52]   --->   Operation 320 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_28, i24 %row_buf_45" [top.cpp:52]   --->   Operation 321 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_27, i24 %row_buf_44" [top.cpp:52]   --->   Operation 322 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_26, i24 %row_buf_43" [top.cpp:52]   --->   Operation 323 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 324 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_25, i24 %row_buf_42" [top.cpp:52]   --->   Operation 324 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_24, i24 %row_buf_41" [top.cpp:52]   --->   Operation 325 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 326 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_23, i24 %row_buf_40" [top.cpp:52]   --->   Operation 326 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_22, i24 %row_buf_39" [top.cpp:52]   --->   Operation 327 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 328 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_21, i24 %row_buf_38" [top.cpp:52]   --->   Operation 328 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_20, i24 %row_buf_37" [top.cpp:52]   --->   Operation 329 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_19, i24 %row_buf_36" [top.cpp:52]   --->   Operation 330 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_18, i24 %row_buf_35" [top.cpp:52]   --->   Operation 331 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_17, i24 %row_buf_34" [top.cpp:52]   --->   Operation 332 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_16, i24 %row_buf_33" [top.cpp:52]   --->   Operation 333 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a, i24 %row_buf_32" [top.cpp:52]   --->   Operation 334 'store' 'store_ln52' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx19.15.exit" [top.cpp:67]   --->   Operation 335 'br' 'br_ln67' <Predicate = (trunc_ln60 == 32)> <Delay = 0.00>
ST_3 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_30, i24 %row_buf_31" [top.cpp:52]   --->   Operation 336 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_29, i24 %row_buf_30" [top.cpp:52]   --->   Operation 337 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_28, i24 %row_buf_29" [top.cpp:52]   --->   Operation 338 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_27, i24 %row_buf_28" [top.cpp:52]   --->   Operation 339 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_26, i24 %row_buf_27" [top.cpp:52]   --->   Operation 340 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_25, i24 %row_buf_26" [top.cpp:52]   --->   Operation 341 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_24, i24 %row_buf_25" [top.cpp:52]   --->   Operation 342 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_23, i24 %row_buf_24" [top.cpp:52]   --->   Operation 343 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_22, i24 %row_buf_23" [top.cpp:52]   --->   Operation 344 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_21, i24 %row_buf_22" [top.cpp:52]   --->   Operation 345 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_20, i24 %row_buf_21" [top.cpp:52]   --->   Operation 346 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_19, i24 %row_buf_20" [top.cpp:52]   --->   Operation 347 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_18, i24 %row_buf_19" [top.cpp:52]   --->   Operation 348 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_17, i24 %row_buf_18" [top.cpp:52]   --->   Operation 349 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_16, i24 %row_buf_17" [top.cpp:52]   --->   Operation 350 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a, i24 %row_buf_16" [top.cpp:52]   --->   Operation 351 'store' 'store_ln52' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx19.15.exit" [top.cpp:67]   --->   Operation 352 'br' 'br_ln67' <Predicate = (trunc_ln60 == 16)> <Delay = 0.00>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_30, i24 %row_buf_15" [top.cpp:52]   --->   Operation 353 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_29, i24 %row_buf_14" [top.cpp:52]   --->   Operation 354 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_28, i24 %row_buf_13" [top.cpp:52]   --->   Operation 355 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_27, i24 %row_buf_12" [top.cpp:52]   --->   Operation 356 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_26, i24 %row_buf_11" [top.cpp:52]   --->   Operation 357 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_25, i24 %row_buf_10" [top.cpp:52]   --->   Operation 358 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_24, i24 %row_buf_9" [top.cpp:52]   --->   Operation 359 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_23, i24 %row_buf_8" [top.cpp:52]   --->   Operation 360 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_22, i24 %row_buf_7" [top.cpp:52]   --->   Operation 361 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_21, i24 %row_buf_6" [top.cpp:52]   --->   Operation 362 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 363 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_20, i24 %row_buf_5" [top.cpp:52]   --->   Operation 363 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_19, i24 %row_buf_4" [top.cpp:52]   --->   Operation 364 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_18, i24 %row_buf_3" [top.cpp:52]   --->   Operation 365 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_17, i24 %row_buf_2" [top.cpp:52]   --->   Operation 366 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_16, i24 %row_buf_1" [top.cpp:52]   --->   Operation 367 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a, i24 %row_buf" [top.cpp:52]   --->   Operation 368 'store' 'store_ln52' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx19.15.exit" [top.cpp:67]   --->   Operation 369 'br' 'br_ln67' <Predicate = (trunc_ln60 == 0)> <Delay = 0.00>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_30, i24 %row_buf_63" [top.cpp:52]   --->   Operation 370 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_29, i24 %row_buf_62" [top.cpp:52]   --->   Operation 371 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_28, i24 %row_buf_61" [top.cpp:52]   --->   Operation 372 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_27, i24 %row_buf_60" [top.cpp:52]   --->   Operation 373 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_26, i24 %row_buf_59" [top.cpp:52]   --->   Operation 374 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_25, i24 %row_buf_58" [top.cpp:52]   --->   Operation 375 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_24, i24 %row_buf_57" [top.cpp:52]   --->   Operation 376 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 377 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_23, i24 %row_buf_56" [top.cpp:52]   --->   Operation 377 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_22, i24 %row_buf_55" [top.cpp:52]   --->   Operation 378 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 379 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_21, i24 %row_buf_54" [top.cpp:52]   --->   Operation 379 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_20, i24 %row_buf_53" [top.cpp:52]   --->   Operation 380 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_19, i24 %row_buf_52" [top.cpp:52]   --->   Operation 381 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 382 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_18, i24 %row_buf_51" [top.cpp:52]   --->   Operation 382 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_17, i24 %row_buf_50" [top.cpp:52]   --->   Operation 383 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a_16, i24 %row_buf_49" [top.cpp:52]   --->   Operation 384 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln52 = store i24 %a, i24 %row_buf_48" [top.cpp:52]   --->   Operation 385 'store' 'store_ln52' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx19.15.exit" [top.cpp:67]   --->   Operation 386 'br' 'br_ln67' <Predicate = (trunc_ln60 != 0 & trunc_ln60 != 16 & trunc_ln60 != 32)> <Delay = 0.00>
ST_3 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln68_30 = sext i24 %acc_30" [top.cpp:68]   --->   Operation 387 'sext' 'sext_ln68_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln68_31 = sext i24 %a_30" [top.cpp:68]   --->   Operation 388 'sext' 'sext_ln68_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (1.10ns)   --->   "%acc_31 = add i24 %a_30, i24 %acc_30" [top.cpp:68]   --->   Operation 389 'add' 'acc_31' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (1.10ns)   --->   "%add_ln68_16 = add i25 %sext_ln68_30, i25 %sext_ln68_31" [top.cpp:68]   --->   Operation 390 'add' 'add_ln68_16' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln68_16, i32 24" [top.cpp:68]   --->   Operation 391 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 392 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %acc_31, i32 23" [top.cpp:68]   --->   Operation 392 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node acc_32)   --->   "%xor_ln68_30 = xor i1 %tmp_198, i1 1" [top.cpp:68]   --->   Operation 393 'xor' 'xor_ln68_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node acc_32)   --->   "%and_ln68_15 = and i1 %tmp_199, i1 %xor_ln68_30" [top.cpp:68]   --->   Operation 394 'and' 'and_ln68_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node acc_32)   --->   "%xor_ln68_31 = xor i1 %tmp_198, i1 %tmp_199" [top.cpp:68]   --->   Operation 395 'xor' 'xor_ln68_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node acc_32)   --->   "%select_ln68_30 = select i1 %and_ln68_15, i24 8388607, i24 8388608" [top.cpp:68]   --->   Operation 396 'select' 'select_ln68_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.43ns) (out node of the LUT)   --->   "%acc_32 = select i1 %xor_ln68_31, i24 %select_ln68_30, i24 %acc_31" [top.cpp:68]   --->   Operation 397 'select' 'acc_32' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.48ns)   --->   "%store_ln62 = store i24 %acc_32, i24 %acc" [top.cpp:62]   --->   Operation 398 'store' 'store_ln62' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln60 = br void %VITIS_LOOP_63_4" [top.cpp:60]   --->   Operation 399 'br' 'br_ln60' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln65', top.cpp:65) of constant 0 on local variable 'j', top.cpp:65 [166]  (0.489 ns)
	'load' operation 7 bit ('jb', top.cpp:60) on local variable 'j', top.cpp:65 [170]  (0.000 ns)
	'add' operation 7 bit ('add_ln60', top.cpp:60) [464]  (0.897 ns)
	'store' operation 0 bit ('store_ln65', top.cpp:65) of variable 'add_ln60', top.cpp:60 on local variable 'j', top.cpp:65 [465]  (0.489 ns)

 <State 2>: 1.352ns
The critical path consists of the following:
	'load' operation 24 bit ('a', top.cpp:66) on array 'A_0' [198]  (1.352 ns)

 <State 3>: 25.201ns
The critical path consists of the following:
	'load' operation 24 bit ('acc_load', top.cpp:68) on local variable 'acc', top.cpp:62 [174]  (0.000 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [201]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [209]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [213]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [221]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [225]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [233]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [237]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [245]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [249]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [257]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [261]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [269]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [273]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [281]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [285]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [293]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [297]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [305]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [309]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [317]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [321]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [329]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [333]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [341]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [345]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [353]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [357]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [365]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [369]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [377]  (0.435 ns)
	'add' operation 24 bit ('acc', top.cpp:68) [455]  (1.110 ns)
	'select' operation 24 bit ('acc', top.cpp:68) [463]  (0.435 ns)
	'store' operation 0 bit ('store_ln62', top.cpp:62) of variable 'acc', top.cpp:68 on local variable 'acc', top.cpp:62 [466]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
