ISim log file
Running: C:\Users\guill\Desktop\Creation\electronique\Xilinx\ALUGP8B\testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/testbench_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING: File "C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/main.v" Line 225.  For instance uut/shiftR/, width 3 of formal port r is not equal to width 8 of actual signal numRightReg.
WARNING: File "C:/Users/guill/Desktop/Creation/electronique/Xilinx/ALUGP8B/main.v" Line 225.  For instance uut/shiftL/, width 3 of formal port r is not equal to width 8 of actual signal numRightReg.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
