<stg><name>relu<array<ap_fixed,10u>,array<ap_fixed<16,2,5,3,0>,10u>,relu_config5></name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="8" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i160 %layer5_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %layer4_out, void @empty_4, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:3 %store_ln41 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
ReLUPackLoop:0 %i_3 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:1 %icmp_ln41 = icmp_eq  i8 %i_3, i8 238

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
ReLUPackLoop:2 %i_4 = add i8 %i_3, i8 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReLUPackLoop:3 %br_ln41 = br i1 %icmp_ln41, void %ReLUPackLoop.split, void %for.end15

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ReLUPackLoop.split:66 %store_ln41 = store i8 %i_4, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="16" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="120" op_0_bw="120" op_1_bw="120">
<![CDATA[
ReLUPackLoop.split:3 %layer4_out_read = read i120 @_ssdm_op_Read.ap_fifo.volatile.i120P0A, i120 %layer4_out

]]></Node>
<StgValue><ssdm name="layer4_out_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="120">
<![CDATA[
ReLUPackLoop.split:4 %trunc_ln44 = trunc i120 %layer4_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:5 %trunc_ln44_s = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 12, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln44_s"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:6 %trunc_ln44_19 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 24, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln44_19"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:7 %trunc_ln44_20 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 36, i32 47

]]></Node>
<StgValue><ssdm name="trunc_ln44_20"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:8 %trunc_ln44_21 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 48, i32 59

]]></Node>
<StgValue><ssdm name="trunc_ln44_21"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:9 %trunc_ln44_22 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 60, i32 71

]]></Node>
<StgValue><ssdm name="trunc_ln44_22"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:10 %trunc_ln44_23 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 72, i32 83

]]></Node>
<StgValue><ssdm name="trunc_ln44_23"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:11 %trunc_ln44_24 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 84, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln44_24"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:12 %trunc_ln44_25 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 96, i32 107

]]></Node>
<StgValue><ssdm name="trunc_ln44_25"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:13 %trunc_ln44_26 = partselect i12 @_ssdm_op_PartSelect.i12.i120.i32.i32, i120 %layer4_out_read, i32 108, i32 119

]]></Node>
<StgValue><ssdm name="trunc_ln44_26"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:14 %icmp_ln51 = icmp_sgt  i12 %trunc_ln44, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="120">
<![CDATA[
ReLUPackLoop.split:15 %trunc_ln52 = trunc i120 %layer4_out_read

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:19 %icmp_ln51_20 = icmp_sgt  i12 %trunc_ln44_s, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_20"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:20 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 12, i32 22

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:24 %icmp_ln51_21 = icmp_sgt  i12 %trunc_ln44_19, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_21"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="11" op_0_bw="11" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:25 %tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 24, i32 34

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:29 %icmp_ln51_22 = icmp_sgt  i12 %trunc_ln44_20, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_22"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="11" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:30 %tmp_20 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 36, i32 46

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:34 %icmp_ln51_23 = icmp_sgt  i12 %trunc_ln44_21, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_23"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:35 %tmp_21 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 48, i32 58

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:39 %icmp_ln51_24 = icmp_sgt  i12 %trunc_ln44_22, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_24"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="11" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:40 %tmp_22 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 60, i32 70

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:44 %icmp_ln51_25 = icmp_sgt  i12 %trunc_ln44_23, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_25"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:45 %tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 72, i32 82

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:49 %icmp_ln51_26 = icmp_sgt  i12 %trunc_ln44_24, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_26"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="11" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:50 %tmp_24 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 84, i32 94

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:54 %icmp_ln51_27 = icmp_sgt  i12 %trunc_ln44_25, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_27"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:55 %tmp_25 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 96, i32 106

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
ReLUPackLoop.split:59 %icmp_ln51_28 = icmp_sgt  i12 %trunc_ln44_26, i12 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_28"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="120" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReLUPackLoop.split:60 %tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i120.i32.i32, i120 %layer4_out_read, i32 108, i32 118

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
for.end15:0 %ret_ln59 = ret

]]></Node>
<StgValue><ssdm name="ret_ln59"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReLUPackLoop.split:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReLUPackLoop.split:1 %speclooptripcount_ln41 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln41"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReLUPackLoop.split:2 %specloopname_ln41 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln41"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:16 %out_data = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %trunc_ln52, i4 0

]]></Node>
<StgValue><ssdm name="out_data"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:17 %out_data_8 = select i1 %icmp_ln51, i15 %out_data, i15 0

]]></Node>
<StgValue><ssdm name="out_data_8"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:18 %zext_ln45 = zext i15 %out_data_8

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:21 %out_data_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="out_data_9"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:22 %out_data_10 = select i1 %icmp_ln51_20, i15 %out_data_9, i15 0

]]></Node>
<StgValue><ssdm name="out_data_10"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:23 %zext_ln45_4 = zext i15 %out_data_10

]]></Node>
<StgValue><ssdm name="zext_ln45_4"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:26 %out_data_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_19, i4 0

]]></Node>
<StgValue><ssdm name="out_data_11"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:27 %out_data_12 = select i1 %icmp_ln51_21, i15 %out_data_11, i15 0

]]></Node>
<StgValue><ssdm name="out_data_12"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:28 %zext_ln45_5 = zext i15 %out_data_12

]]></Node>
<StgValue><ssdm name="zext_ln45_5"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:31 %out_data_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_20, i4 0

]]></Node>
<StgValue><ssdm name="out_data_13"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:32 %out_data_14 = select i1 %icmp_ln51_22, i15 %out_data_13, i15 0

]]></Node>
<StgValue><ssdm name="out_data_14"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:33 %zext_ln45_6 = zext i15 %out_data_14

]]></Node>
<StgValue><ssdm name="zext_ln45_6"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:36 %shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_21, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:37 %select_ln51 = select i1 %icmp_ln51_23, i15 %shl_ln, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:38 %zext_ln51 = zext i15 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:41 %shl_ln52_s = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_22, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_s"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:42 %select_ln51_16 = select i1 %icmp_ln51_24, i15 %shl_ln52_s, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_16"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:43 %zext_ln51_15 = zext i15 %select_ln51_16

]]></Node>
<StgValue><ssdm name="zext_ln51_15"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:46 %shl_ln52_15 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_23, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_15"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:47 %select_ln51_17 = select i1 %icmp_ln51_25, i15 %shl_ln52_15, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_17"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:48 %zext_ln51_16 = zext i15 %select_ln51_17

]]></Node>
<StgValue><ssdm name="zext_ln51_16"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:51 %shl_ln52_16 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_24, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_16"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:52 %select_ln51_18 = select i1 %icmp_ln51_26, i15 %shl_ln52_16, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_18"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:53 %zext_ln51_17 = zext i15 %select_ln51_18

]]></Node>
<StgValue><ssdm name="zext_ln51_17"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:56 %shl_ln52_17 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_25, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_17"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:57 %select_ln51_19 = select i1 %icmp_ln51_27, i15 %shl_ln52_17, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_19"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="15">
<![CDATA[
ReLUPackLoop.split:58 %zext_ln51_18 = zext i15 %select_ln51_19

]]></Node>
<StgValue><ssdm name="zext_ln51_18"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln51_28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
ReLUPackLoop.split:61 %shl_ln52_18 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i11.i4, i11 %tmp_26, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln52_18"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
ReLUPackLoop.split:62 %select_ln51_20 = select i1 %icmp_ln51_28, i15 %shl_ln52_18, i15 0

]]></Node>
<StgValue><ssdm name="select_ln51_20"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="159" op_0_bw="159" op_1_bw="15" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16">
<![CDATA[
ReLUPackLoop.split:63 %or_ln57_s = bitconcatenate i159 @_ssdm_op_BitConcatenate.i159.i15.i16.i16.i16.i16.i16.i16.i16.i16.i16, i15 %select_ln51_20, i16 %zext_ln51_18, i16 %zext_ln51_17, i16 %zext_ln51_16, i16 %zext_ln51_15, i16 %zext_ln51, i16 %zext_ln45_6, i16 %zext_ln45_5, i16 %zext_ln45_4, i16 %zext_ln45

]]></Node>
<StgValue><ssdm name="or_ln57_s"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="160" op_0_bw="159">
<![CDATA[
ReLUPackLoop.split:64 %zext_ln57 = zext i159 %or_ln57_s

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="160">
<![CDATA[
ReLUPackLoop.split:65 %write_ln57 = write void @_ssdm_op_Write.ap_fifo.volatile.i160P0A, i160 %layer5_out, i160 %zext_ln57

]]></Node>
<StgValue><ssdm name="write_ln57"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
ReLUPackLoop.split:67 %br_ln41 = br void %ReLUPackLoop

]]></Node>
<StgValue><ssdm name="br_ln41"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
