/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 328 256)
	(text "EX_MEM" (rect 5 0 47 12)(font "Arial" ))
	(text "inst" (rect 8 224 20 236)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clock" (rect 0 0 20 12)(font "Arial" ))
		(text "clock" (rect 21 27 41 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "reset" (rect 0 0 20 12)(font "Arial" ))
		(text "reset" (rect 21 43 41 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "MemtoReg_in" (rect 0 0 57 12)(font "Arial" ))
		(text "MemtoReg_in" (rect 21 59 78 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "RegWrite_in" (rect 0 0 51 12)(font "Arial" ))
		(text "RegWrite_in" (rect 21 75 72 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "MemWrite_in" (rect 0 0 55 12)(font "Arial" ))
		(text "MemWrite_in" (rect 21 91 76 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 1))
	)
	(port
		(pt 0 112)
		(input)
		(text "MemRead_in" (rect 0 0 55 12)(font "Arial" ))
		(text "MemRead_in" (rect 21 107 76 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 1))
	)
	(port
		(pt 0 128)
		(input)
		(text "Branch_in" (rect 0 0 40 12)(font "Arial" ))
		(text "Branch_in" (rect 21 123 61 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 0 144)
		(input)
		(text "branch_address_in[31..0]" (rect 0 0 100 12)(font "Arial" ))
		(text "branch_address_in[31..0]" (rect 21 139 121 151)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 0 160)
		(input)
		(text "ALU_zero_in" (rect 0 0 55 12)(font "Arial" ))
		(text "ALU_zero_in" (rect 21 155 76 167)(font "Arial" ))
		(line (pt 0 160)(pt 16 160)(line_width 1))
	)
	(port
		(pt 0 176)
		(input)
		(text "ALU_result_in[31..0]" (rect 0 0 83 12)(font "Arial" ))
		(text "ALU_result_in[31..0]" (rect 21 171 104 183)(font "Arial" ))
		(line (pt 0 176)(pt 16 176)(line_width 3))
	)
	(port
		(pt 0 192)
		(input)
		(text "Read_data2_in[31..0]" (rect 0 0 84 12)(font "Arial" ))
		(text "Read_data2_in[31..0]" (rect 21 187 105 199)(font "Arial" ))
		(line (pt 0 192)(pt 16 192)(line_width 3))
	)
	(port
		(pt 0 208)
		(input)
		(text "Dst_Reg_in[4..0]" (rect 0 0 70 12)(font "Arial" ))
		(text "Dst_Reg_in[4..0]" (rect 21 203 91 215)(font "Arial" ))
		(line (pt 0 208)(pt 16 208)(line_width 3))
	)
	(port
		(pt 312 32)
		(output)
		(text "MemtoReg_out" (rect 0 0 63 12)(font "Arial" ))
		(text "MemtoReg_out" (rect 228 27 291 39)(font "Arial" ))
		(line (pt 312 32)(pt 296 32)(line_width 1))
	)
	(port
		(pt 312 48)
		(output)
		(text "RegWrite_out" (rect 0 0 57 12)(font "Arial" ))
		(text "RegWrite_out" (rect 234 43 291 55)(font "Arial" ))
		(line (pt 312 48)(pt 296 48)(line_width 1))
	)
	(port
		(pt 312 64)
		(output)
		(text "MemWrite_out" (rect 0 0 61 12)(font "Arial" ))
		(text "MemWrite_out" (rect 230 59 291 71)(font "Arial" ))
		(line (pt 312 64)(pt 296 64)(line_width 1))
	)
	(port
		(pt 312 80)
		(output)
		(text "MemRead_out" (rect 0 0 61 12)(font "Arial" ))
		(text "MemRead_out" (rect 230 75 291 87)(font "Arial" ))
		(line (pt 312 80)(pt 296 80)(line_width 1))
	)
	(port
		(pt 312 96)
		(output)
		(text "Branch_out" (rect 0 0 46 12)(font "Arial" ))
		(text "Branch_out" (rect 245 91 291 103)(font "Arial" ))
		(line (pt 312 96)(pt 296 96)(line_width 1))
	)
	(port
		(pt 312 112)
		(output)
		(text "branch_address_out[31..0]" (rect 0 0 106 12)(font "Arial" ))
		(text "branch_address_out[31..0]" (rect 185 107 291 119)(font "Arial" ))
		(line (pt 312 112)(pt 296 112)(line_width 3))
	)
	(port
		(pt 312 128)
		(output)
		(text "ALU_zero_out" (rect 0 0 61 12)(font "Arial" ))
		(text "ALU_zero_out" (rect 230 123 291 135)(font "Arial" ))
		(line (pt 312 128)(pt 296 128)(line_width 1))
	)
	(port
		(pt 312 144)
		(output)
		(text "ALU_result_out[31..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "ALU_result_out[31..0]" (rect 202 139 291 151)(font "Arial" ))
		(line (pt 312 144)(pt 296 144)(line_width 3))
	)
	(port
		(pt 312 160)
		(output)
		(text "Dst_Reg_out[4..0]" (rect 0 0 76 12)(font "Arial" ))
		(text "Dst_Reg_out[4..0]" (rect 215 155 291 167)(font "Arial" ))
		(line (pt 312 160)(pt 296 160)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 296 224)(line_width 1))
	)
)
