// Seed: 2859212765
module module_0 (
    output wor id_0
);
  assign id_0 = 1;
  assign id_0 = -1;
endmodule
module module_0 #(
    parameter id_1  = 32'd26,
    parameter id_10 = 32'd86,
    parameter id_8  = 32'd94
) (
    output tri0  id_0
    , id_7,
    input  tri   _id_1,
    input  tri   id_2,
    output uwire id_3,
    input  tri1  id_4,
    input  wire  module_1
    , _id_8
);
  wire [id_8 : -1] id_9;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  wire _id_10;
  tri0 [id_1 : id_10] id_11;
  assign id_11 = id_10 ? 1 : -1;
endmodule
