<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA14535 SDK6: DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA14535 SDK6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA<div class="ingroups"><a class="el" href="group___drivers.html">Drivers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA driver API.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:dma_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="dma_8h.html">dma.h</a></td></tr>
<tr class="memdesc:dma_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Low Level Driver for DA14585, DA14586 and DA14531 devices. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma__ch__t.html">dma_ch_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel registers (@ 0x50003600)  <a href="structdma__ch__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structdma__cfg__t.html">dma_cfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Configuration structure.  <a href="structdma__cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga66c53d852fd0699897e33bde3118f09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga66c53d852fd0699897e33bde3118f09c">DMA_CHANNEL_MAX</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga66c53d852fd0699897e33bde3118f09c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximun number of DMA channels.  <a href="#ga66c53d852fd0699897e33bde3118f09c">More...</a><br /></td></tr>
<tr class="separator:ga66c53d852fd0699897e33bde3118f09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea16041b87e0c077b0cacb7b6db629fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaea16041b87e0c077b0cacb7b6db629fe">DMA</a>(id)&#160;&#160;&#160;&amp;((<a class="el" href="structdma__ch__t.html">dma_ch_t</a> *) id)</td></tr>
<tr class="memdesc:gaea16041b87e0c077b0cacb7b6db629fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to convert the DMA ID to a pointer to the DMA register structure.  <a href="#gaea16041b87e0c077b0cacb7b6db629fe">More...</a><br /></td></tr>
<tr class="separator:gaea16041b87e0c077b0cacb7b6db629fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7025d0670c8a0750ca3355f13c967be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae7025d0670c8a0750ca3355f13c967be">DMA_CH_GET</a>(id)&#160;&#160;&#160;((id &amp; 0x70) &gt;&gt; 4)</td></tr>
<tr class="memdesc:gae7025d0670c8a0750ca3355f13c967be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the actual channel number from ID (Channel base Address)  <a href="#gae7025d0670c8a0750ca3355f13c967be">More...</a><br /></td></tr>
<tr class="separator:gae7025d0670c8a0750ca3355f13c967be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51786186d7f658250a404bd6bfccc64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga51786186d7f658250a404bd6bfccc64e">DMA_ID_GET</a>(ch)&#160;&#160;&#160;(<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>) (<a class="el" href="group___d_m_a.html#gga322d21ecbd706be7daa82cf4b9a3ec38a8b3e2f577feb0b99e85c1b98f862aa97">DMA_CHANNEL_0</a> + ((ch) &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga51786186d7f658250a404bd6bfccc64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the ID (Channel Base Address) from the channel number.  <a href="#ga51786186d7f658250a404bd6bfccc64e">More...</a><br /></td></tr>
<tr class="separator:ga51786186d7f658250a404bd6bfccc64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gaaf2cf776daf231f8a9239c82d0533f2c"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaaf2cf776daf231f8a9239c82d0533f2c">dma_cb_t</a>) (void *user_data, uint16_t len)</td></tr>
<tr class="memdesc:gaaf2cf776daf231f8a9239c82d0533f2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel transfer callback.  <a href="#gaaf2cf776daf231f8a9239c82d0533f2c">More...</a><br /></td></tr>
<tr class="separator:gaaf2cf776daf231f8a9239c82d0533f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga322d21ecbd706be7daa82cf4b9a3ec38"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> { <a class="el" href="group___d_m_a.html#gga322d21ecbd706be7daa82cf4b9a3ec38a8b3e2f577feb0b99e85c1b98f862aa97">DMA_CHANNEL_0</a> = DMA0_A_STARTL_REG, 
<a class="el" href="group___d_m_a.html#gga322d21ecbd706be7daa82cf4b9a3ec38aadb7b1e8ed33387dafc273a7c6f158e1">DMA_CHANNEL_1</a> = DMA1_A_STARTL_REG, 
<a class="el" href="group___d_m_a.html#gga322d21ecbd706be7daa82cf4b9a3ec38ab8db49e1e7a26f446582c8a03b484f28">DMA_CHANNEL_2</a> = DMA2_A_STARTL_REG, 
<a class="el" href="group___d_m_a.html#gga322d21ecbd706be7daa82cf4b9a3ec38ab873295112ed9b07822ffa404aafa057">DMA_CHANNEL_3</a> = DMA3_A_STARTL_REG
 }</td></tr>
<tr class="memdesc:ga322d21ecbd706be7daa82cf4b9a3ec38"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel number ID.  <a href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">More...</a><br /></td></tr>
<tr class="separator:ga322d21ecbd706be7daa82cf4b9a3ec38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dccdfdabaf5155dbbea8443be63ac4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gac4dccdfdabaf5155dbbea8443be63ac4">DMA_STATE_CFG</a> { <a class="el" href="group___d_m_a.html#ggac4dccdfdabaf5155dbbea8443be63ac4a5880e500ed8266b7b95b1da92b3240f7">DMA_STATE_DISABLED</a>, 
<a class="el" href="group___d_m_a.html#ggac4dccdfdabaf5155dbbea8443be63ac4a63ebe2f844cb37251eca57340ac25204">DMA_STATE_ENABLED</a>
 }</td></tr>
<tr class="memdesc:gac4dccdfdabaf5155dbbea8443be63ac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel enable/disable.  <a href="group___d_m_a.html#gac4dccdfdabaf5155dbbea8443be63ac4">More...</a><br /></td></tr>
<tr class="separator:gac4dccdfdabaf5155dbbea8443be63ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f2cdc0ea6fd35b13c287a06d13297e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gac8f2cdc0ea6fd35b13c287a06d13297e">DMA_BW_CFG</a> { <a class="el" href="group___d_m_a.html#ggac8f2cdc0ea6fd35b13c287a06d13297eaf648997f3ea7c0bec4f9a5ee116588ae">DMA_BW_BYTE</a>, 
<a class="el" href="group___d_m_a.html#ggac8f2cdc0ea6fd35b13c287a06d13297eaf4330bea81933d78c9ebf7fab015fe2c">DMA_BW_HALFWORD</a>, 
<a class="el" href="group___d_m_a.html#ggac8f2cdc0ea6fd35b13c287a06d13297ea3559ba5f200edc662629550b14682594">DMA_BW_WORD</a>
 }</td></tr>
<tr class="memdesc:gac8f2cdc0ea6fd35b13c287a06d13297e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel bus width configuration.  <a href="group___d_m_a.html#gac8f2cdc0ea6fd35b13c287a06d13297e">More...</a><br /></td></tr>
<tr class="separator:gac8f2cdc0ea6fd35b13c287a06d13297e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a52c2902c3bb16a50292f53641618f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga66a52c2902c3bb16a50292f53641618f">DMA_IRQ_CFG</a> { <a class="el" href="group___d_m_a.html#gga66a52c2902c3bb16a50292f53641618fa6814e4eb2804985ae66ceb59fe7a182c">DMA_IRQ_STATE_DISABLED</a>, 
<a class="el" href="group___d_m_a.html#gga66a52c2902c3bb16a50292f53641618fa93027dd7d7b5231573dc69af9aa384a3">DMA_IRQ_STATE_ENABLED</a>
 }</td></tr>
<tr class="memdesc:ga66a52c2902c3bb16a50292f53641618f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel interrupt enable/disable.  <a href="group___d_m_a.html#ga66a52c2902c3bb16a50292f53641618f">More...</a><br /></td></tr>
<tr class="separator:ga66a52c2902c3bb16a50292f53641618f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40ca0cafb80876b1a8d2136b92c7feba"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga40ca0cafb80876b1a8d2136b92c7feba">DMA_DREQ_CFG</a> { <a class="el" href="group___d_m_a.html#gga40ca0cafb80876b1a8d2136b92c7febaa6d5cc19d5cff92b57147723444ab5c99">DMA_DREQ_START</a>, 
<a class="el" href="group___d_m_a.html#gga40ca0cafb80876b1a8d2136b92c7febaa16b83ae5b5732549689ef76469854277">DMA_DREQ_TRIGGERED</a>
 }</td></tr>
<tr class="memdesc:ga40ca0cafb80876b1a8d2136b92c7feba"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA request input multiplexer controlled.  <a href="group___d_m_a.html#ga40ca0cafb80876b1a8d2136b92c7feba">More...</a><br /></td></tr>
<tr class="separator:ga40ca0cafb80876b1a8d2136b92c7feba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ea52c03c57dc122edc7ccc1797e023"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga77ea52c03c57dc122edc7ccc1797e023">DMA_INC_CFG</a> { <a class="el" href="group___d_m_a.html#gga77ea52c03c57dc122edc7ccc1797e023a6fefa32fadb2e4d8e27f31a468b6f932">DMA_INC_FALSE</a>, 
<a class="el" href="group___d_m_a.html#gga77ea52c03c57dc122edc7ccc1797e023ac34ff7b807c6b8a9360742820237cd5a">DMA_INC_TRUE</a>
 }</td></tr>
<tr class="memdesc:ga77ea52c03c57dc122edc7ccc1797e023"><td class="mdescLeft">&#160;</td><td class="mdescRight">Increment address mode.  <a href="group___d_m_a.html#ga77ea52c03c57dc122edc7ccc1797e023">More...</a><br /></td></tr>
<tr class="separator:ga77ea52c03c57dc122edc7ccc1797e023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b1c01e2dd6561278da5d05ee1d9974"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae7b1c01e2dd6561278da5d05ee1d9974">DMA_MODE_CFG</a> { <a class="el" href="group___d_m_a.html#ggae7b1c01e2dd6561278da5d05ee1d9974a712d4572ce85937168ea1e885ecbf763">DMA_MODE_NORMAL</a>, 
<a class="el" href="group___d_m_a.html#ggae7b1c01e2dd6561278da5d05ee1d9974a0541b0c83083cd2c18ba14900f338368">DMA_MODE_CIRCULAR</a>
 }</td></tr>
<tr class="memdesc:gae7b1c01e2dd6561278da5d05ee1d9974"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel mode.  <a href="group___d_m_a.html#gae7b1c01e2dd6561278da5d05ee1d9974">More...</a><br /></td></tr>
<tr class="separator:gae7b1c01e2dd6561278da5d05ee1d9974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14e6b305b1ac96b5cb5262931642d1fd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga14e6b305b1ac96b5cb5262931642d1fd">DMA_PRIO_CFG</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga14e6b305b1ac96b5cb5262931642d1fdaba1696511a539c90b6eff166f774c01f">DMA_PRIO_0</a>, 
<a class="el" href="group___d_m_a.html#gga14e6b305b1ac96b5cb5262931642d1fda283ae579bacde4a8bbcb68a4045fe200">DMA_PRIO_1</a>, 
<a class="el" href="group___d_m_a.html#gga14e6b305b1ac96b5cb5262931642d1fdad314f264a694a4be8868d1dd320f7b86">DMA_PRIO_2</a>, 
<a class="el" href="group___d_m_a.html#gga14e6b305b1ac96b5cb5262931642d1fda35aecd51a3fd0317c6e8591edc929edc">DMA_PRIO_3</a>, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga14e6b305b1ac96b5cb5262931642d1fda9b2f7e8285a67338aa6d3e1b25be43f9">DMA_PRIO_4</a>, 
<a class="el" href="group___d_m_a.html#gga14e6b305b1ac96b5cb5262931642d1fda041531667a2ae37ae36b80c149ce3dd5">DMA_PRIO_5</a>, 
<a class="el" href="group___d_m_a.html#gga14e6b305b1ac96b5cb5262931642d1fdad93634c3d6fe4bb74e965bdbd384b23e">DMA_PRIO_6</a>, 
<a class="el" href="group___d_m_a.html#gga14e6b305b1ac96b5cb5262931642d1fdacaa0ca9fb1b4cc8025b93a5239529071">DMA_PRIO_7</a>
<br />
 }</td></tr>
<tr class="memdesc:ga14e6b305b1ac96b5cb5262931642d1fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel priority.  <a href="group___d_m_a.html#ga14e6b305b1ac96b5cb5262931642d1fd">More...</a><br /></td></tr>
<tr class="separator:ga14e6b305b1ac96b5cb5262931642d1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14b1f0be0d0b1fbf811507575397f613"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga14b1f0be0d0b1fbf811507575397f613">DMA_IDLE_CFG</a> { <a class="el" href="group___d_m_a.html#gga14b1f0be0d0b1fbf811507575397f613a9407d5e83a8b7a44b395e57542ccd585">DMA_IDLE_BLOCKING_MODE</a>, 
<a class="el" href="group___d_m_a.html#gga14b1f0be0d0b1fbf811507575397f613a2b356009b7327d94b4a0f9c305c7ed6f">DMA_IDLE_INTERRUPTING_MODE</a>
 }</td></tr>
<tr class="memdesc:ga14b1f0be0d0b1fbf811507575397f613"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA idle mode.  <a href="group___d_m_a.html#ga14b1f0be0d0b1fbf811507575397f613">More...</a><br /></td></tr>
<tr class="separator:ga14b1f0be0d0b1fbf811507575397f613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4b6ce3340dc24c140ef9bbbd3b35ff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga3a4b6ce3340dc24c140ef9bbbd3b35ff">DMA_INIT_CFG</a> { <a class="el" href="group___d_m_a.html#gga3a4b6ce3340dc24c140ef9bbbd3b35ffa550ad9ec39879d265eed41072f94538a">DMA_INIT_AX_BX_AY_BY</a>, 
<a class="el" href="group___d_m_a.html#gga3a4b6ce3340dc24c140ef9bbbd3b35ffa0121eef1250302708583e71342213ccb">DMA_INIT_AX_BX_BY</a>
 }</td></tr>
<tr class="memdesc:ga3a4b6ce3340dc24c140ef9bbbd3b35ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA init mode.  <a href="group___d_m_a.html#ga3a4b6ce3340dc24c140ef9bbbd3b35ff">More...</a><br /></td></tr>
<tr class="separator:ga3a4b6ce3340dc24c140ef9bbbd3b35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bfc79c7718aff1446ca022240a4b366"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7bfc79c7718aff1446ca022240a4b366a201a43c33f4bff26f788ba4f12264750">DMA_TRIG_SPI_RXTX</a> = 0x0, 
<a class="el" href="group___d_m_a.html#gga7bfc79c7718aff1446ca022240a4b366ab0107df3fc9a166fbc98ef3eea51d6df">DMA_TRIG_UART_RXTX</a> = 0x2, 
<a class="el" href="group___d_m_a.html#gga7bfc79c7718aff1446ca022240a4b366a2006f76fef8aa6955e2934d9fd86326a">DMA_TRIG_UART2_RXTX</a> = 0x3, 
<a class="el" href="group___d_m_a.html#gga7bfc79c7718aff1446ca022240a4b366a189ea1f619163b1d5aaa6cd4f76cf134">DMA_TRIG_I2C_RXTX</a> = 0x4, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7bfc79c7718aff1446ca022240a4b366a18c9ec64597868671c32cbe1fedb6b7b">DMA_TRIG_ADC_RX</a> = 0x5, 
<a class="el" href="group___d_m_a.html#gga7bfc79c7718aff1446ca022240a4b366a42bbee3aee8f4750523e1554ca603ef5">DMA_TRIG_NONE</a> = 0xF
<br />
 }</td></tr>
<tr class="memdesc:ga7bfc79c7718aff1446ca022240a4b366"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel request trigger.  <a href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">More...</a><br /></td></tr>
<tr class="separator:ga7bfc79c7718aff1446ca022240a4b366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3264ed48921c6f9af67dc3b447afead7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga3264ed48921c6f9af67dc3b447afead7">DMA_SENSE_CFG</a> { <a class="el" href="group___d_m_a.html#gga3264ed48921c6f9af67dc3b447afead7ade178165cf084ee7546d117513b77b24">DMA_SENSE_LEVEL_SENSITIVE</a>, 
<a class="el" href="group___d_m_a.html#gga3264ed48921c6f9af67dc3b447afead7ad0f3fb0a30858fb7671c262d84cbe7b1">DMA_SENSE_POSITIVE_EDGE_SENSITIVE</a>
 }</td></tr>
<tr class="memdesc:ga3264ed48921c6f9af67dc3b447afead7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel Request Sense.  <a href="group___d_m_a.html#ga3264ed48921c6f9af67dc3b447afead7">More...</a><br /></td></tr>
<tr class="separator:ga3264ed48921c6f9af67dc3b447afead7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf3acab6fb587e5b137f1fd73ea5ae349"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaf3acab6fb587e5b137f1fd73ea5ae349">dma_set_src</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, uint32_t src_address)</td></tr>
<tr class="memdesc:gaf3acab6fb587e5b137f1fd73ea5ae349"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA source address.  <a href="#gaf3acab6fb587e5b137f1fd73ea5ae349">More...</a><br /></td></tr>
<tr class="separator:gaf3acab6fb587e5b137f1fd73ea5ae349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc9b9fdeff9175ae53ae664f2702a8f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga8cc9b9fdeff9175ae53ae664f2702a8f">dma_set_dst</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, uint32_t dst_address)</td></tr>
<tr class="memdesc:ga8cc9b9fdeff9175ae53ae664f2702a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA destination address.  <a href="#ga8cc9b9fdeff9175ae53ae664f2702a8f">More...</a><br /></td></tr>
<tr class="separator:ga8cc9b9fdeff9175ae53ae664f2702a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0871f2cacc1eaf9054ed1223f99dd68"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gad0871f2cacc1eaf9054ed1223f99dd68">dma_set_int</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, uint16_t int_ix)</td></tr>
<tr class="memdesc:gad0871f2cacc1eaf9054ed1223f99dd68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA interrupt trigger value.  <a href="#gad0871f2cacc1eaf9054ed1223f99dd68">More...</a><br /></td></tr>
<tr class="separator:gad0871f2cacc1eaf9054ed1223f99dd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86c59d46af12113e75d701d5b649ef46"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga86c59d46af12113e75d701d5b649ef46">dma_get_int</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id)</td></tr>
<tr class="memdesc:ga86c59d46af12113e75d701d5b649ef46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA Channel interrupt trigger value.  <a href="#ga86c59d46af12113e75d701d5b649ef46">More...</a><br /></td></tr>
<tr class="separator:ga86c59d46af12113e75d701d5b649ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300c5592602fd1ed4f39945d116b33c4"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga300c5592602fd1ed4f39945d116b33c4">dma_set_len</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, uint16_t length)</td></tr>
<tr class="memdesc:ga300c5592602fd1ed4f39945d116b33c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA channel's transfer length.  <a href="#ga300c5592602fd1ed4f39945d116b33c4">More...</a><br /></td></tr>
<tr class="separator:ga300c5592602fd1ed4f39945d116b33c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga673a280dc070385a798cfbf30e1ac44b"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga673a280dc070385a798cfbf30e1ac44b">dma_get_len</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id)</td></tr>
<tr class="memdesc:ga673a280dc070385a798cfbf30e1ac44b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA configured channel's transfer length from DMA_LEN register.  <a href="#ga673a280dc070385a798cfbf30e1ac44b">More...</a><br /></td></tr>
<tr class="separator:ga673a280dc070385a798cfbf30e1ac44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9edce2d2637b210afbafd9a6b59a1426"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9edce2d2637b210afbafd9a6b59a1426">dma_clear_ctrl_reg</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id)</td></tr>
<tr class="memdesc:ga9edce2d2637b210afbafd9a6b59a1426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DMA Control register.  <a href="#ga9edce2d2637b210afbafd9a6b59a1426">More...</a><br /></td></tr>
<tr class="separator:ga9edce2d2637b210afbafd9a6b59a1426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae732754ac99a3668e9d43fbcaaca5d99"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae732754ac99a3668e9d43fbcaaca5d99">dma_set_ctrl_reg</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, uint16_t control_val)</td></tr>
<tr class="memdesc:gae732754ac99a3668e9d43fbcaaca5d99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA Control register.  <a href="#gae732754ac99a3668e9d43fbcaaca5d99">More...</a><br /></td></tr>
<tr class="separator:gae732754ac99a3668e9d43fbcaaca5d99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fe25822f448b56f9e15cff89d5242b2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga1fe25822f448b56f9e15cff89d5242b2">dma_get_ctrl_reg</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id)</td></tr>
<tr class="memdesc:ga1fe25822f448b56f9e15cff89d5242b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA Configuration from Control register.  <a href="#ga1fe25822f448b56f9e15cff89d5242b2">More...</a><br /></td></tr>
<tr class="separator:ga1fe25822f448b56f9e15cff89d5242b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a51fe097871a6ff6d8c86dbcbb67a54"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga0a51fe097871a6ff6d8c86dbcbb67a54">dma_set_req_sense</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#ga3264ed48921c6f9af67dc3b447afead7">DMA_SENSE_CFG</a> req_sense)</td></tr>
<tr class="memdesc:ga0a51fe097871a6ff6d8c86dbcbb67a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA request sense in Control Register.  <a href="#ga0a51fe097871a6ff6d8c86dbcbb67a54">More...</a><br /></td></tr>
<tr class="separator:ga0a51fe097871a6ff6d8c86dbcbb67a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11048c70758f569cd1d3200e8eb8abb8"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga11048c70758f569cd1d3200e8eb8abb8">dma_set_init</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#ga3a4b6ce3340dc24c140ef9bbbd3b35ff">DMA_INIT_CFG</a> init)</td></tr>
<tr class="memdesc:ga11048c70758f569cd1d3200e8eb8abb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA memory initialization option in Control Register.  <a href="#ga11048c70758f569cd1d3200e8eb8abb8">More...</a><br /></td></tr>
<tr class="separator:ga11048c70758f569cd1d3200e8eb8abb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c54c26c2ea91a050a8622dde9b3c3a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae2c54c26c2ea91a050a8622dde9b3c3a">dma_set_idle</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#ga14b1f0be0d0b1fbf811507575397f613">DMA_IDLE_CFG</a> idle)</td></tr>
<tr class="memdesc:gae2c54c26c2ea91a050a8622dde9b3c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA IDLE in Control Register.  <a href="#gae2c54c26c2ea91a050a8622dde9b3c3a">More...</a><br /></td></tr>
<tr class="separator:gae2c54c26c2ea91a050a8622dde9b3c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2edf04928bfa9177eb422b01373a69ef"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga2edf04928bfa9177eb422b01373a69ef">dma_set_prio</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#ga14e6b305b1ac96b5cb5262931642d1fd">DMA_PRIO_CFG</a> prio)</td></tr>
<tr class="memdesc:ga2edf04928bfa9177eb422b01373a69ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA Priority in Control Register.  <a href="#ga2edf04928bfa9177eb422b01373a69ef">More...</a><br /></td></tr>
<tr class="separator:ga2edf04928bfa9177eb422b01373a69ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a5f6667d01d65d0e0f1cd4ae174270c"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga3a5f6667d01d65d0e0f1cd4ae174270c">dma_set_circular</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#gae7b1c01e2dd6561278da5d05ee1d9974">DMA_MODE_CFG</a> circular)</td></tr>
<tr class="memdesc:ga3a5f6667d01d65d0e0f1cd4ae174270c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA Circular mode in Control Register.  <a href="#ga3a5f6667d01d65d0e0f1cd4ae174270c">More...</a><br /></td></tr>
<tr class="separator:ga3a5f6667d01d65d0e0f1cd4ae174270c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e77ee6c84bedbfcd668641ce572aae"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga68e77ee6c84bedbfcd668641ce572aae">dma_set_ainc</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#ga77ea52c03c57dc122edc7ccc1797e023">DMA_INC_CFG</a> ainc)</td></tr>
<tr class="memdesc:ga68e77ee6c84bedbfcd668641ce572aae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA AINC in Control Register.  <a href="#ga68e77ee6c84bedbfcd668641ce572aae">More...</a><br /></td></tr>
<tr class="separator:ga68e77ee6c84bedbfcd668641ce572aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0eba000e613568fe63b156b18676859"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gac0eba000e613568fe63b156b18676859">dma_set_binc</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#ga77ea52c03c57dc122edc7ccc1797e023">DMA_INC_CFG</a> binc)</td></tr>
<tr class="memdesc:gac0eba000e613568fe63b156b18676859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA BINC in Control Register.  <a href="#gac0eba000e613568fe63b156b18676859">More...</a><br /></td></tr>
<tr class="separator:gac0eba000e613568fe63b156b18676859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a9a001dfad77a7c4a69d1b2223d0b48"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga1a9a001dfad77a7c4a69d1b2223d0b48">dma_set_dreq</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#ga40ca0cafb80876b1a8d2136b92c7feba">DMA_DREQ_CFG</a> dreq)</td></tr>
<tr class="memdesc:ga1a9a001dfad77a7c4a69d1b2223d0b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA DREQ in Control Register.  <a href="#ga1a9a001dfad77a7c4a69d1b2223d0b48">More...</a><br /></td></tr>
<tr class="separator:ga1a9a001dfad77a7c4a69d1b2223d0b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga638f9dba12bf950942777a8e05f50995"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga638f9dba12bf950942777a8e05f50995">dma_set_irq</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#ga66a52c2902c3bb16a50292f53641618f">DMA_IRQ_CFG</a> irq_en)</td></tr>
<tr class="memdesc:ga638f9dba12bf950942777a8e05f50995"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA IRQ_ENABLE in Control Register.  <a href="#ga638f9dba12bf950942777a8e05f50995">More...</a><br /></td></tr>
<tr class="separator:ga638f9dba12bf950942777a8e05f50995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf524c52fa863eaefb5e0030c86096b76"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaf524c52fa863eaefb5e0030c86096b76">dma_set_bw</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#gac8f2cdc0ea6fd35b13c287a06d13297e">DMA_BW_CFG</a> bw)</td></tr>
<tr class="memdesc:gaf524c52fa863eaefb5e0030c86096b76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set DMA Bus width in Control Register.  <a href="#gaf524c52fa863eaefb5e0030c86096b76">More...</a><br /></td></tr>
<tr class="separator:gaf524c52fa863eaefb5e0030c86096b76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52596b2c328fd949595dd8e0825c8451"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga52596b2c328fd949595dd8e0825c8451">dma_get_idx</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id)</td></tr>
<tr class="memdesc:ga52596b2c328fd949595dd8e0825c8451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read number of so far transmitted bytes.  <a href="#ga52596b2c328fd949595dd8e0825c8451">More...</a><br /></td></tr>
<tr class="separator:ga52596b2c328fd949595dd8e0825c8451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac32305ff3aacc8f4488af54660a85e9a"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gac32305ff3aacc8f4488af54660a85e9a">dma_set_req_mux_ch01</a> (<a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a> periph_sel)</td></tr>
<tr class="memdesc:gac32305ff3aacc8f4488af54660a85e9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select which peripherals are mapped on the DMA channels 0 and 1. The peripherals are mapped as pairs on two channels.  <a href="#gac32305ff3aacc8f4488af54660a85e9a">More...</a><br /></td></tr>
<tr class="separator:gac32305ff3aacc8f4488af54660a85e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2efc9ef9eeeb331622d932ab4e457e2"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaf2efc9ef9eeeb331622d932ab4e457e2">dma_get_req_mux_ch01</a> (void)</td></tr>
<tr class="memdesc:gaf2efc9ef9eeeb331622d932ab4e457e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get which peripherals are mapped on the DMA channels 0 and 1.  <a href="#gaf2efc9ef9eeeb331622d932ab4e457e2">More...</a><br /></td></tr>
<tr class="separator:gaf2efc9ef9eeeb331622d932ab4e457e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c0b8c3194d271fae8f01f12962e9ea3"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5c0b8c3194d271fae8f01f12962e9ea3">dma_set_req_mux_ch23</a> (<a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a> periph_sel)</td></tr>
<tr class="memdesc:ga5c0b8c3194d271fae8f01f12962e9ea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select which peripherals are mapped on the DMA channels 2 and 3. The peripherals are mapped as pairs on two channels.  <a href="#ga5c0b8c3194d271fae8f01f12962e9ea3">More...</a><br /></td></tr>
<tr class="separator:ga5c0b8c3194d271fae8f01f12962e9ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e265741c749a4c427fefe06b4e2174f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE <a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga4e265741c749a4c427fefe06b4e2174f">dma_get_req_mux_ch23</a> (void)</td></tr>
<tr class="memdesc:ga4e265741c749a4c427fefe06b4e2174f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get which peripherals are mapped on the DMA channels 2 and 3.  <a href="#ga4e265741c749a4c427fefe06b4e2174f">More...</a><br /></td></tr>
<tr class="separator:ga4e265741c749a4c427fefe06b4e2174f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585cc0934b20f9da91a1d63381823922"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga585cc0934b20f9da91a1d63381823922">dma_get_int_status</a> (void)</td></tr>
<tr class="memdesc:ga585cc0934b20f9da91a1d63381823922"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the interrupt status of the DMA engine.  <a href="#ga585cc0934b20f9da91a1d63381823922">More...</a><br /></td></tr>
<tr class="separator:ga585cc0934b20f9da91a1d63381823922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6c7d11e435bd00bcaba0683879c245"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9f6c7d11e435bd00bcaba0683879c245">dma_clear_int_reg</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id)</td></tr>
<tr class="memdesc:ga9f6c7d11e435bd00bcaba0683879c245"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DMA interrupts.  <a href="#ga9f6c7d11e435bd00bcaba0683879c245">More...</a><br /></td></tr>
<tr class="separator:ga9f6c7d11e435bd00bcaba0683879c245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac6b7ba2625545e45042c6a90e4290f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaaac6b7ba2625545e45042c6a90e4290f">dma_freeze</a> (void)</td></tr>
<tr class="memdesc:gaaac6b7ba2625545e45042c6a90e4290f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freeze DMA.  <a href="#gaaac6b7ba2625545e45042c6a90e4290f">More...</a><br /></td></tr>
<tr class="separator:gaaac6b7ba2625545e45042c6a90e4290f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade693705b7810deecd555690c1c9d7d5"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gade693705b7810deecd555690c1c9d7d5">dma_unfreeze</a> (void)</td></tr>
<tr class="memdesc:gade693705b7810deecd555690c1c9d7d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unfreeze DMA.  <a href="#gade693705b7810deecd555690c1c9d7d5">More...</a><br /></td></tr>
<tr class="separator:gade693705b7810deecd555690c1c9d7d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06a08520c51d619f9bd1996c57bd3afd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga06a08520c51d619f9bd1996c57bd3afd">dma_register_callback</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#gaaf2cf776daf231f8a9239c82d0533f2c">dma_cb_t</a> cb, void *user_data)</td></tr>
<tr class="memdesc:ga06a08520c51d619f9bd1996c57bd3afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register callback for a specific DMA channel.  <a href="#ga06a08520c51d619f9bd1996c57bd3afd">More...</a><br /></td></tr>
<tr class="separator:ga06a08520c51d619f9bd1996c57bd3afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8e2cdfe81c47b8489f2a865e9555b6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaca8e2cdfe81c47b8489f2a865e9555b6">dma_initialize</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="structdma__cfg__t.html">dma_cfg_t</a> *dma_cfg)</td></tr>
<tr class="memdesc:gaca8e2cdfe81c47b8489f2a865e9555b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize DMA Channel.  <a href="#gaca8e2cdfe81c47b8489f2a865e9555b6">More...</a><br /></td></tr>
<tr class="separator:gaca8e2cdfe81c47b8489f2a865e9555b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1535d6c4ebbee48deba55872e0a0a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9d1535d6c4ebbee48deba55872e0a0a8">dma_channel_start</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id, <a class="el" href="group___d_m_a.html#ga66a52c2902c3bb16a50292f53641618f">DMA_IRQ_CFG</a> irq_en)</td></tr>
<tr class="memdesc:ga9d1535d6c4ebbee48deba55872e0a0a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start DMA channel.  <a href="#ga9d1535d6c4ebbee48deba55872e0a0a8">More...</a><br /></td></tr>
<tr class="separator:ga9d1535d6c4ebbee48deba55872e0a0a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631ff67c16f2d40faaeff48142a226d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga631ff67c16f2d40faaeff48142a226d7">dma_channel_stop</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id)</td></tr>
<tr class="memdesc:ga631ff67c16f2d40faaeff48142a226d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop DMA channel.  <a href="#ga631ff67c16f2d40faaeff48142a226d7">More...</a><br /></td></tr>
<tr class="separator:ga631ff67c16f2d40faaeff48142a226d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9454c892891a36f414e16ac0a5a23e56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9454c892891a36f414e16ac0a5a23e56">dma_channel_cancel</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id)</td></tr>
<tr class="memdesc:ga9454c892891a36f414e16ac0a5a23e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cancel DMA channel if operation is in progress.  <a href="#ga9454c892891a36f414e16ac0a5a23e56">More...</a><br /></td></tr>
<tr class="separator:ga9454c892891a36f414e16ac0a5a23e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebda4b2033c4c1715d5aed85d22ef75f"><td class="memItemLeft" align="right" valign="top">__STATIC_FORCEINLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaebda4b2033c4c1715d5aed85d22ef75f">dma_get_channel_state</a> (<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a> id)</td></tr>
<tr class="memdesc:gaebda4b2033c4c1715d5aed85d22ef75f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DMA State from Control Register.  <a href="#gaebda4b2033c4c1715d5aed85d22ef75f">More...</a><br /></td></tr>
<tr class="separator:gaebda4b2033c4c1715d5aed85d22ef75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5e6af7491aa17d2c38c9045cb0a4b2"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga4d5e6af7491aa17d2c38c9045cb0a4b2">dma_channel_active</a> (void)</td></tr>
<tr class="memdesc:ga4d5e6af7491aa17d2c38c9045cb0a4b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether a DMA channel is enabled (active) or not.  <a href="#ga4d5e6af7491aa17d2c38c9045cb0a4b2">More...</a><br /></td></tr>
<tr class="separator:ga4d5e6af7491aa17d2c38c9045cb0a4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>DMA driver API. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gaea16041b87e0c077b0cacb7b6db629fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea16041b87e0c077b0cacb7b6db629fe">&#9670;&nbsp;</a></span>DMA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id</td><td>)</td>
          <td>&#160;&#160;&#160;&amp;((<a class="el" href="structdma__ch__t.html">dma_ch_t</a> *) id)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to convert the DMA ID to a pointer to the DMA register structure. </p>

</div>
</div>
<a id="gae7025d0670c8a0750ca3355f13c967be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7025d0670c8a0750ca3355f13c967be">&#9670;&nbsp;</a></span>DMA_CH_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CH_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">id</td><td>)</td>
          <td>&#160;&#160;&#160;((id &amp; 0x70) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the actual channel number from ID (Channel base Address) </p>

</div>
</div>
<a id="ga66c53d852fd0699897e33bde3118f09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66c53d852fd0699897e33bde3118f09c">&#9670;&nbsp;</a></span>DMA_CHANNEL_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CHANNEL_MAX&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximun number of DMA channels. </p>

</div>
</div>
<a id="ga51786186d7f658250a404bd6bfccc64e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51786186d7f658250a404bd6bfccc64e">&#9670;&nbsp;</a></span>DMA_ID_GET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ID_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ch</td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>) (<a class="el" href="group___d_m_a.html#gga322d21ecbd706be7daa82cf4b9a3ec38a8b3e2f577feb0b99e85c1b98f862aa97">DMA_CHANNEL_0</a> + ((ch) &lt;&lt; 4))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the ID (Channel Base Address) from the channel number. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="gaaf2cf776daf231f8a9239c82d0533f2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf2cf776daf231f8a9239c82d0533f2c">&#9670;&nbsp;</a></span>dma_cb_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* dma_cb_t) (void *user_data, uint16_t len)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel transfer callback. </p>
<p>This function is called by the DMA driver when the interrupt is fired.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">user_data</td><td>Data passed from the user </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">len</td><td>Length of transferred data </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="gac8f2cdc0ea6fd35b13c287a06d13297e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac8f2cdc0ea6fd35b13c287a06d13297e">&#9670;&nbsp;</a></span>DMA_BW_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#gac8f2cdc0ea6fd35b13c287a06d13297e">DMA_BW_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel bus width configuration. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac8f2cdc0ea6fd35b13c287a06d13297eaf648997f3ea7c0bec4f9a5ee116588ae"></a>DMA_BW_BYTE&#160;</td><td class="fielddoc"><p>1B bus width </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac8f2cdc0ea6fd35b13c287a06d13297eaf4330bea81933d78c9ebf7fab015fe2c"></a>DMA_BW_HALFWORD&#160;</td><td class="fielddoc"><p>2B bus width </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac8f2cdc0ea6fd35b13c287a06d13297ea3559ba5f200edc662629550b14682594"></a>DMA_BW_WORD&#160;</td><td class="fielddoc"><p>4B bus width </p>
</td></tr>
</table>

</div>
</div>
<a id="ga40ca0cafb80876b1a8d2136b92c7feba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40ca0cafb80876b1a8d2136b92c7feba">&#9670;&nbsp;</a></span>DMA_DREQ_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga40ca0cafb80876b1a8d2136b92c7feba">DMA_DREQ_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA request input multiplexer controlled. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga40ca0cafb80876b1a8d2136b92c7febaa6d5cc19d5cff92b57147723444ab5c99"></a>DMA_DREQ_START&#160;</td><td class="fielddoc"><p>DMA channel starts immediately. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga40ca0cafb80876b1a8d2136b92c7febaa16b83ae5b5732549689ef76469854277"></a>DMA_DREQ_TRIGGERED&#160;</td><td class="fielddoc"><p>DMA channel must be triggered by peripheral DMA request. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga322d21ecbd706be7daa82cf4b9a3ec38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga322d21ecbd706be7daa82cf4b9a3ec38">&#9670;&nbsp;</a></span>DMA_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel number ID. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga322d21ecbd706be7daa82cf4b9a3ec38a8b3e2f577feb0b99e85c1b98f862aa97"></a>DMA_CHANNEL_0&#160;</td><td class="fielddoc"><p>DMA Channel 0 Base Address. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga322d21ecbd706be7daa82cf4b9a3ec38aadb7b1e8ed33387dafc273a7c6f158e1"></a>DMA_CHANNEL_1&#160;</td><td class="fielddoc"><p>DMA Channel 1 Base Address. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga322d21ecbd706be7daa82cf4b9a3ec38ab8db49e1e7a26f446582c8a03b484f28"></a>DMA_CHANNEL_2&#160;</td><td class="fielddoc"><p>DMA Channel 2 Base Address. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga322d21ecbd706be7daa82cf4b9a3ec38ab873295112ed9b07822ffa404aafa057"></a>DMA_CHANNEL_3&#160;</td><td class="fielddoc"><p>DMA Channel 3 Base Address. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga14b1f0be0d0b1fbf811507575397f613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14b1f0be0d0b1fbf811507575397f613">&#9670;&nbsp;</a></span>DMA_IDLE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga14b1f0be0d0b1fbf811507575397f613">DMA_IDLE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA idle mode. </p>
<p>In blocking mode the DMA performs a fast back-to-back copy, disabling bus access for any bus master with lower priority. In interrupting mode the DMA inserts a wait cycle after each store allowing the CR16 to steal cycles or cache to perform a burst read.</p>
<dl class="section note"><dt>Note</dt><dd>if DREQ_MODE = 1, DMA_IDLE does not have any effect </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga14b1f0be0d0b1fbf811507575397f613a9407d5e83a8b7a44b395e57542ccd585"></a>DMA_IDLE_BLOCKING_MODE&#160;</td><td class="fielddoc"><p>Blocking mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga14b1f0be0d0b1fbf811507575397f613a2b356009b7327d94b4a0f9c305c7ed6f"></a>DMA_IDLE_INTERRUPTING_MODE&#160;</td><td class="fielddoc"><p>Interrupting mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga77ea52c03c57dc122edc7ccc1797e023"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga77ea52c03c57dc122edc7ccc1797e023">&#9670;&nbsp;</a></span>DMA_INC_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga77ea52c03c57dc122edc7ccc1797e023">DMA_INC_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Increment address mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga77ea52c03c57dc122edc7ccc1797e023a6fefa32fadb2e4d8e27f31a468b6f932"></a>DMA_INC_FALSE&#160;</td><td class="fielddoc"><p>Do not increment. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga77ea52c03c57dc122edc7ccc1797e023ac34ff7b807c6b8a9360742820237cd5a"></a>DMA_INC_TRUE&#160;</td><td class="fielddoc"><p>Increment according value of BW. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3a4b6ce3340dc24c140ef9bbbd3b35ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a4b6ce3340dc24c140ef9bbbd3b35ff">&#9670;&nbsp;</a></span>DMA_INIT_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga3a4b6ce3340dc24c140ef9bbbd3b35ff">DMA_INIT_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA init mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3a4b6ce3340dc24c140ef9bbbd3b35ffa550ad9ec39879d265eed41072f94538a"></a>DMA_INIT_AX_BX_AY_BY&#160;</td><td class="fielddoc"><p>DMA performs copy A1 to B1, A2 to B2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3a4b6ce3340dc24c140ef9bbbd3b35ffa0121eef1250302708583e71342213ccb"></a>DMA_INIT_AX_BX_BY&#160;</td><td class="fielddoc"><p>DMA performs copy A1 to B1, B2. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga66a52c2902c3bb16a50292f53641618f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66a52c2902c3bb16a50292f53641618f">&#9670;&nbsp;</a></span>DMA_IRQ_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga66a52c2902c3bb16a50292f53641618f">DMA_IRQ_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel interrupt enable/disable. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga66a52c2902c3bb16a50292f53641618fa6814e4eb2804985ae66ceb59fe7a182c"></a>DMA_IRQ_STATE_DISABLED&#160;</td><td class="fielddoc"><p>Disable interrupt on this channel. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga66a52c2902c3bb16a50292f53641618fa93027dd7d7b5231573dc69af9aa384a3"></a>DMA_IRQ_STATE_ENABLED&#160;</td><td class="fielddoc"><p>Enable interrupt on this channel. </p>
</td></tr>
</table>

</div>
</div>
<a id="gae7b1c01e2dd6561278da5d05ee1d9974"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7b1c01e2dd6561278da5d05ee1d9974">&#9670;&nbsp;</a></span>DMA_MODE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#gae7b1c01e2dd6561278da5d05ee1d9974">DMA_MODE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel mode. </p>
<p>In normal mode the DMA transfer stops the transfer after length DMAx_LEN_REG. In circular mode the DMA channel repeats the transfer after length DMAx_LEN_REG with the initial register values DMAx_A_START_REG, DMAx_B_START_REG, DMAx_LEN_REG, DMAx_INT_REG.</p>
<dl class="section note"><dt>Note</dt><dd>only works if DREQ_MODE = 1 </dd></dl>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggae7b1c01e2dd6561278da5d05ee1d9974a712d4572ce85937168ea1e885ecbf763"></a>DMA_MODE_NORMAL&#160;</td><td class="fielddoc"><p>Normal mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggae7b1c01e2dd6561278da5d05ee1d9974a0541b0c83083cd2c18ba14900f338368"></a>DMA_MODE_CIRCULAR&#160;</td><td class="fielddoc"><p>Circular mode. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga14e6b305b1ac96b5cb5262931642d1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14e6b305b1ac96b5cb5262931642d1fd">&#9670;&nbsp;</a></span>DMA_PRIO_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga14e6b305b1ac96b5cb5262931642d1fd">DMA_PRIO_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel priority. </p>
<p>Set priority level of DMA channel to determine which DMA channel will be activated in case more than one DMA channel requests DMA. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga14e6b305b1ac96b5cb5262931642d1fdaba1696511a539c90b6eff166f774c01f"></a>DMA_PRIO_0&#160;</td><td class="fielddoc"><p>Lowest Priority. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga14e6b305b1ac96b5cb5262931642d1fda283ae579bacde4a8bbcb68a4045fe200"></a>DMA_PRIO_1&#160;</td><td class="fielddoc"><p>Priority level 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga14e6b305b1ac96b5cb5262931642d1fdad314f264a694a4be8868d1dd320f7b86"></a>DMA_PRIO_2&#160;</td><td class="fielddoc"><p>Priority level 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga14e6b305b1ac96b5cb5262931642d1fda35aecd51a3fd0317c6e8591edc929edc"></a>DMA_PRIO_3&#160;</td><td class="fielddoc"><p>Priority level 3. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga14e6b305b1ac96b5cb5262931642d1fda9b2f7e8285a67338aa6d3e1b25be43f9"></a>DMA_PRIO_4&#160;</td><td class="fielddoc"><p>Priority level 4. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga14e6b305b1ac96b5cb5262931642d1fda041531667a2ae37ae36b80c149ce3dd5"></a>DMA_PRIO_5&#160;</td><td class="fielddoc"><p>Priority level 5. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga14e6b305b1ac96b5cb5262931642d1fdad93634c3d6fe4bb74e965bdbd384b23e"></a>DMA_PRIO_6&#160;</td><td class="fielddoc"><p>Priority level 6. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga14e6b305b1ac96b5cb5262931642d1fdacaa0ca9fb1b4cc8025b93a5239529071"></a>DMA_PRIO_7&#160;</td><td class="fielddoc"><p>Highest Priority. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga3264ed48921c6f9af67dc3b447afead7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3264ed48921c6f9af67dc3b447afead7">&#9670;&nbsp;</a></span>DMA_SENSE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga3264ed48921c6f9af67dc3b447afead7">DMA_SENSE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel Request Sense. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga3264ed48921c6f9af67dc3b447afead7ade178165cf084ee7546d117513b77b24"></a>DMA_SENSE_LEVEL_SENSITIVE&#160;</td><td class="fielddoc"><p>Level triggered. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga3264ed48921c6f9af67dc3b447afead7ad0f3fb0a30858fb7671c262d84cbe7b1"></a>DMA_SENSE_POSITIVE_EDGE_SENSITIVE&#160;</td><td class="fielddoc"><p>Positive edge triggered. </p>
</td></tr>
</table>

</div>
</div>
<a id="gac4dccdfdabaf5155dbbea8443be63ac4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4dccdfdabaf5155dbbea8443be63ac4">&#9670;&nbsp;</a></span>DMA_STATE_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#gac4dccdfdabaf5155dbbea8443be63ac4">DMA_STATE_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel enable/disable. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ggac4dccdfdabaf5155dbbea8443be63ac4a5880e500ed8266b7b95b1da92b3240f7"></a>DMA_STATE_DISABLED&#160;</td><td class="fielddoc"><p>DMA disabled. </p>
</td></tr>
<tr><td class="fieldname"><a id="ggac4dccdfdabaf5155dbbea8443be63ac4a63ebe2f844cb37251eca57340ac25204"></a>DMA_STATE_ENABLED&#160;</td><td class="fielddoc"><p>DMA enabled. </p>
</td></tr>
</table>

</div>
</div>
<a id="ga7bfc79c7718aff1446ca022240a4b366"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bfc79c7718aff1446ca022240a4b366">&#9670;&nbsp;</a></span>DMA_TRIG_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel request trigger. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="gga7bfc79c7718aff1446ca022240a4b366a201a43c33f4bff26f788ba4f12264750"></a>DMA_TRIG_SPI_RXTX&#160;</td><td class="fielddoc"><p>DMA triggered by SPI. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7bfc79c7718aff1446ca022240a4b366ab0107df3fc9a166fbc98ef3eea51d6df"></a>DMA_TRIG_UART_RXTX&#160;</td><td class="fielddoc"><p>DMA triggered by UART. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7bfc79c7718aff1446ca022240a4b366a2006f76fef8aa6955e2934d9fd86326a"></a>DMA_TRIG_UART2_RXTX&#160;</td><td class="fielddoc"><p>DMA triggered by UART2. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7bfc79c7718aff1446ca022240a4b366a189ea1f619163b1d5aaa6cd4f76cf134"></a>DMA_TRIG_I2C_RXTX&#160;</td><td class="fielddoc"><p>DMA triggered by I2C. </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7bfc79c7718aff1446ca022240a4b366a18c9ec64597868671c32cbe1fedb6b7b"></a>DMA_TRIG_ADC_RX&#160;</td><td class="fielddoc"><p>DMA triggered by ADC (RX only) </p>
</td></tr>
<tr><td class="fieldname"><a id="gga7bfc79c7718aff1446ca022240a4b366a42bbee3aee8f4750523e1554ca603ef5"></a>DMA_TRIG_NONE&#160;</td><td class="fielddoc"></td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ga4d5e6af7491aa17d2c38c9045cb0a4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4d5e6af7491aa17d2c38c9045cb0a4b2">&#9670;&nbsp;</a></span>dma_channel_active()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dma_channel_active </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether a DMA channel is enabled (active) or not. </p>
<dl class="section return"><dt>Returns</dt><dd>bool</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">Channel</td><td>enabled/disabled <ul>
<li>
true if the DMA channel is enabled </li>
<li>
false if the DMA channel is disabled </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9454c892891a36f414e16ac0a5a23e56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9454c892891a36f414e16ac0a5a23e56">&#9670;&nbsp;</a></span>dma_channel_cancel()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_channel_cancel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cancel DMA channel if operation is in progress. </p>
<p>If no transfer is in progress nothing happens. If there is outstanding DMA transfer it will be stopped and callback will be called with count of data already transferred</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9d1535d6c4ebbee48deba55872e0a0a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d1535d6c4ebbee48deba55872e0a0a8">&#9670;&nbsp;</a></span>dma_channel_start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_channel_start </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga66a52c2902c3bb16a50292f53641618f">DMA_IRQ_CFG</a>&#160;</td>
          <td class="paramname"><em>irq_en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start DMA channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">irq_en</td><td>DMA_IRQ_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga631ff67c16f2d40faaeff48142a226d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga631ff67c16f2d40faaeff48142a226d7">&#9670;&nbsp;</a></span>dma_channel_stop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_channel_stop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop DMA channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9edce2d2637b210afbafd9a6b59a1426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9edce2d2637b210afbafd9a6b59a1426">&#9670;&nbsp;</a></span>dma_clear_ctrl_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_clear_ctrl_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear DMA Control register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9f6c7d11e435bd00bcaba0683879c245"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9f6c7d11e435bd00bcaba0683879c245">&#9670;&nbsp;</a></span>dma_clear_int_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_clear_int_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear DMA interrupts. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaaac6b7ba2625545e45042c6a90e4290f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaac6b7ba2625545e45042c6a90e4290f">&#9670;&nbsp;</a></span>dma_freeze()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_freeze </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Freeze DMA. </p>

</div>
</div>
<a id="gaebda4b2033c4c1715d5aed85d22ef75f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebda4b2033c4c1715d5aed85d22ef75f">&#9670;&nbsp;</a></span>dma_get_channel_state()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE bool dma_get_channel_state </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get DMA State from Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>bool True if channel is active, else false </dd></dl>

</div>
</div>
<a id="ga1fe25822f448b56f9e15cff89d5242b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1fe25822f448b56f9e15cff89d5242b2">&#9670;&nbsp;</a></span>dma_get_ctrl_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t dma_get_ctrl_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get DMA Configuration from Control register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Control Value </dd></dl>

</div>
</div>
<a id="ga52596b2c328fd949595dd8e0825c8451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52596b2c328fd949595dd8e0825c8451">&#9670;&nbsp;</a></span>dma_get_idx()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t dma_get_idx </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read number of so far transmitted bytes. </p>
<p>Use this function to see how many bytes were transferred via DMA channel so far. This number can changed very soon. Number of bytes already transferred when transfer is in progress, 0 when transfer has already finished, undefined if called or not started channel. </p><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga86c59d46af12113e75d701d5b649ef46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86c59d46af12113e75d701d5b649ef46">&#9670;&nbsp;</a></span>dma_get_int()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t dma_get_int </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get DMA Channel interrupt trigger value. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Number of transfers until an interrupt is generated </dd></dl>

</div>
</div>
<a id="ga585cc0934b20f9da91a1d63381823922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga585cc0934b20f9da91a1d63381823922">&#9670;&nbsp;</a></span>dma_get_int_status()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t dma_get_int_status </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the interrupt status of the DMA engine. </p>
<p><br />
 bit0. 0: IRQ on channel 0 is not set 1: IRQ on channel 0 is set. <br />
 bit1. 0: IRQ on channel 1 is not set 1: IRQ on channel 1 is set. <br />
 bit2. 0: IRQ on channel 2 is not set 1: IRQ on channel 2 is set. <br />
 bit3. 0: IRQ on channel 3 is not set 1: IRQ on channel 3 is set. </p><dl class="section return"><dt>Returns</dt><dd>DMA interrupt status </dd></dl>

</div>
</div>
<a id="ga673a280dc070385a798cfbf30e1ac44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga673a280dc070385a798cfbf30e1ac44b">&#9670;&nbsp;</a></span>dma_get_len()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE uint16_t dma_get_len </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get DMA configured channel's transfer length from DMA_LEN register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>DMA configured transfer length </dd></dl>

</div>
</div>
<a id="gaf2efc9ef9eeeb331622d932ab4e457e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf2efc9ef9eeeb331622d932ab4e457e2">&#9670;&nbsp;</a></span>dma_get_req_mux_ch01()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a> dma_get_req_mux_ch01 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get which peripherals are mapped on the DMA channels 0 and 1. </p>
<dl class="section return"><dt>Returns</dt><dd>DMA_TRIG_CFG </dd></dl>

</div>
</div>
<a id="ga4e265741c749a4c427fefe06b4e2174f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e265741c749a4c427fefe06b4e2174f">&#9670;&nbsp;</a></span>dma_get_req_mux_ch23()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE <a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a> dma_get_req_mux_ch23 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get which peripherals are mapped on the DMA channels 2 and 3. </p>
<dl class="section return"><dt>Returns</dt><dd>DMA_TRIG_CFG </dd></dl>

</div>
</div>
<a id="gaca8e2cdfe81c47b8489f2a865e9555b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaca8e2cdfe81c47b8489f2a865e9555b6">&#9670;&nbsp;</a></span>dma_initialize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_initialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structdma__cfg__t.html">dma_cfg_t</a> *&#160;</td>
          <td class="paramname"><em>dma_cfg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initialize DMA Channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dma_cfg</td><td>pointer to <a class="el" href="structdma__cfg__t.html" title="DMA Configuration structure. ">dma_cfg_t</a> type </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga06a08520c51d619f9bd1996c57bd3afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06a08520c51d619f9bd1996c57bd3afd">&#9670;&nbsp;</a></span>dma_register_callback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_register_callback </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gaaf2cf776daf231f8a9239c82d0533f2c">dma_cb_t</a>&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>user_data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register callback for a specific DMA channel. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">cb</td><td>DMA callback </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">user_data</td><td>data to be passed in callback function </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga68e77ee6c84bedbfcd668641ce572aae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga68e77ee6c84bedbfcd668641ce572aae">&#9670;&nbsp;</a></span>dma_set_ainc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_ainc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga77ea52c03c57dc122edc7ccc1797e023">DMA_INC_CFG</a>&#160;</td>
          <td class="paramname"><em>ainc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA AINC in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ainc</td><td>DMA_INC_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac0eba000e613568fe63b156b18676859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0eba000e613568fe63b156b18676859">&#9670;&nbsp;</a></span>dma_set_binc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_binc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga77ea52c03c57dc122edc7ccc1797e023">DMA_INC_CFG</a>&#160;</td>
          <td class="paramname"><em>binc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA BINC in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">binc</td><td>DMA_INC_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf524c52fa863eaefb5e0030c86096b76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf524c52fa863eaefb5e0030c86096b76">&#9670;&nbsp;</a></span>dma_set_bw()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_bw </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gac8f2cdc0ea6fd35b13c287a06d13297e">DMA_BW_CFG</a>&#160;</td>
          <td class="paramname"><em>bw</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA Bus width in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">bw</td><td>DMA_BW_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3a5f6667d01d65d0e0f1cd4ae174270c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3a5f6667d01d65d0e0f1cd4ae174270c">&#9670;&nbsp;</a></span>dma_set_circular()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_circular </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#gae7b1c01e2dd6561278da5d05ee1d9974">DMA_MODE_CFG</a>&#160;</td>
          <td class="paramname"><em>circular</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA Circular mode in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">circular</td><td>DMA_MODE_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae732754ac99a3668e9d43fbcaaca5d99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae732754ac99a3668e9d43fbcaaca5d99">&#9670;&nbsp;</a></span>dma_set_ctrl_reg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_ctrl_reg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>control_val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA Control register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">control_val</td><td>Control Value </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1a9a001dfad77a7c4a69d1b2223d0b48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1a9a001dfad77a7c4a69d1b2223d0b48">&#9670;&nbsp;</a></span>dma_set_dreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_dreq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga40ca0cafb80876b1a8d2136b92c7feba">DMA_DREQ_CFG</a>&#160;</td>
          <td class="paramname"><em>dreq</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA DREQ in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dreq</td><td>DMA_DREQ_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8cc9b9fdeff9175ae53ae664f2702a8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc9b9fdeff9175ae53ae664f2702a8f">&#9670;&nbsp;</a></span>dma_set_dst()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_dst </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>dst_address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA destination address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">dst_address</td><td>DMA destination address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae2c54c26c2ea91a050a8622dde9b3c3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2c54c26c2ea91a050a8622dde9b3c3a">&#9670;&nbsp;</a></span>dma_set_idle()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_idle </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga14b1f0be0d0b1fbf811507575397f613">DMA_IDLE_CFG</a>&#160;</td>
          <td class="paramname"><em>idle</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA IDLE in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">idle</td><td>DMA_IDLE_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga11048c70758f569cd1d3200e8eb8abb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga11048c70758f569cd1d3200e8eb8abb8">&#9670;&nbsp;</a></span>dma_set_init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga3a4b6ce3340dc24c140ef9bbbd3b35ff">DMA_INIT_CFG</a>&#160;</td>
          <td class="paramname"><em>init</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA memory initialization option in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">init</td><td>DMA_INIT_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad0871f2cacc1eaf9054ed1223f99dd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0871f2cacc1eaf9054ed1223f99dd68">&#9670;&nbsp;</a></span>dma_set_int()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_int </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>int_ix</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA interrupt trigger value. </p>
<p>DMA channel can trigger an interrupt after arbitrary transfer has finished. Usually interrupt is triggered after transmission finishes, but for circular mode, where DMA never stops, it is convenient to trigger an interrupt at other times. This function allows to specify the number of transfers after which the interrupt is triggered. The interrupt is generated after a transfer, if DMAx_INT_REG is equal to DMAx_IDX_REG and before DMAx_IDX_REG is incremented. The bit-field IRQ_ENABLE of DMAx_CTRL_REG must be set to '1' to let the controller generate the interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">int_ix</td><td>Number of transfers until an interrupt is generated </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga638f9dba12bf950942777a8e05f50995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga638f9dba12bf950942777a8e05f50995">&#9670;&nbsp;</a></span>dma_set_irq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_irq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga66a52c2902c3bb16a50292f53641618f">DMA_IRQ_CFG</a>&#160;</td>
          <td class="paramname"><em>irq_en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA IRQ_ENABLE in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">irq_en</td><td>DMA_IRQ_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga300c5592602fd1ed4f39945d116b33c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga300c5592602fd1ed4f39945d116b33c4">&#9670;&nbsp;</a></span>dma_set_len()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_len </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>length</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA channel's transfer length. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">length</td><td>DMA transfer length </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2edf04928bfa9177eb422b01373a69ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2edf04928bfa9177eb422b01373a69ef">&#9670;&nbsp;</a></span>dma_set_prio()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_prio </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga14e6b305b1ac96b5cb5262931642d1fd">DMA_PRIO_CFG</a>&#160;</td>
          <td class="paramname"><em>prio</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA Priority in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">prio</td><td>DMA_PRIO_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac32305ff3aacc8f4488af54660a85e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac32305ff3aacc8f4488af54660a85e9a">&#9670;&nbsp;</a></span>dma_set_req_mux_ch01()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_req_mux_ch01 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a>&#160;</td>
          <td class="paramname"><em>periph_sel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select which peripherals are mapped on the DMA channels 0 and 1. The peripherals are mapped as pairs on two channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">periph_sel</td><td>DMA_TRIG_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5c0b8c3194d271fae8f01f12962e9ea3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c0b8c3194d271fae8f01f12962e9ea3">&#9670;&nbsp;</a></span>dma_set_req_mux_ch23()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_req_mux_ch23 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga7bfc79c7718aff1446ca022240a4b366">DMA_TRIG_CFG</a>&#160;</td>
          <td class="paramname"><em>periph_sel</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select which peripherals are mapped on the DMA channels 2 and 3. The peripherals are mapped as pairs on two channels. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">periph_sel</td><td>DMA_TRIG_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0a51fe097871a6ff6d8c86dbcbb67a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a51fe097871a6ff6d8c86dbcbb67a54">&#9670;&nbsp;</a></span>dma_set_req_sense()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_req_sense </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga3264ed48921c6f9af67dc3b447afead7">DMA_SENSE_CFG</a>&#160;</td>
          <td class="paramname"><em>req_sense</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA request sense in Control Register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">req_sense</td><td>DMA_SENSE_CFG </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf3acab6fb587e5b137f1fd73ea5ae349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf3acab6fb587e5b137f1fd73ea5ae349">&#9670;&nbsp;</a></span>dma_set_src()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_set_src </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___d_m_a.html#ga322d21ecbd706be7daa82cf4b9a3ec38">DMA_ID</a>&#160;</td>
          <td class="paramname"><em>id</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>src_address</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set DMA source address. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">id</td><td>DMA channel ID </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">src_address</td><td>DMA source address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gade693705b7810deecd555690c1c9d7d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade693705b7810deecd555690c1c9d7d5">&#9670;&nbsp;</a></span>dma_unfreeze()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__STATIC_FORCEINLINE void dma_unfreeze </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Unfreeze DMA. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri May 9 2025 12:56:14 for DA14535 SDK6 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
