$date
	Wed Feb 12 15:24:10 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Modulus_tb $end
$var wire 4 ! Modulus [3:0] $end
$var reg 4 " Dividend [3:0] $end
$var reg 4 # Divisor [3:0] $end
$scope module uut $end
$var wire 4 $ Dividend [3:0] $end
$var wire 4 % Divisor [3:0] $end
$var reg 4 & Modulus [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b10 %
b1000 $
b10 #
b1000 "
b0 !
$end
#10
b1 !
b1 &
b11 #
b11 %
b111 "
b111 $
#20
b11 !
b11 &
b100 #
b100 %
b1111 "
b1111 $
#30
b0 !
b0 &
b11 #
b11 %
b1001 "
b1001 $
#40
b0 #
b0 %
b110 "
b110 $
#50
