module partsel_00350(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input [31:0] x3;
  wire signed [29:5] x4;
  wire [30:2] x5;
  wire [29:6] x6;
  wire signed [4:29] x7;
  wire signed [4:29] x8;
  wire [30:6] x9;
  wire signed [29:0] x10;
  wire signed [26:3] x11;
  wire signed [30:2] x12;
  wire [5:31] x13;
  wire [24:3] x14;
  wire [0:28] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire signed [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [7:26] p0 = 322857882;
  localparam signed [24:3] p1 = 111241563;
  localparam signed [4:26] p2 = 709532663;
  localparam [31:7] p3 = 240945478;
  assign x4 = x0[8 + s0];
  assign x5 = (p0[6 + s3 -: 8] | x2);
  assign x6 = {{2{({2{(!ctrl[1] && ctrl[2] && ctrl[1] ? x1[24 + s0 -: 3] : (p3[8 + s0 -: 8] & (p3 & p3[8])))}} - {(p1[25 + s1 +: 2] | x3[14 +: 1]), (x3 + p1[3 + s3 -: 8])})}}, (p1[11 + s3 +: 2] + x0[13])};
  assign x7 = ({p3[12 -: 1], x4[1 + s2 -: 6]} | (p3[18 +: 2] + {2{{(p0[13] | x0[20 + s2 -: 8]), p3}}}));
  assign x8 = p1;
  assign x9 = (ctrl[1] && !ctrl[1] || ctrl[2] ? p1[13 + s0] : (p2[11 +: 1] | {{2{p2[1 + s1 -: 4]}}, (p2[18 +: 2] & (p0[7 + s0] - p1))}));
  assign x10 = ({2{((!ctrl[3] || !ctrl[0] || ctrl[1] ? p0[20 + s2 -: 7] : (p1[7 + s0] - (p3[27 + s0 +: 7] | p1[4 + s2]))) + ({2{x3[11 + s2]}} & ((p1[4 + s3] - p0[18 -: 4]) ^ x0)))}} | p0[31 + s3 -: 1]);
  assign x11 = p2[23 -: 2];
  assign x12 = x1;
  assign x13 = (p1[13 + s1] + x0[17 + s3 +: 7]);
  assign x14 = {p0[31 + s0 -: 1], (({2{{2{p1}}}} ^ x6) & (((!ctrl[0] && !ctrl[0] && ctrl[1] ? p3[14 + s2] : p1[15 +: 1]) | (p0[14 +: 1] - p2[13 + s2])) - ((p2[7 + s0] - p3[17 -: 3]) | (p1[16 + s1] & p1[22 -: 1]))))};
  assign x15 = p1[4 + s3 -: 7];
  assign y0 = (p3[20 + s3 +: 8] & (p1[6 + s0 +: 6] | p2[16 +: 3]));
  assign y1 = {{2{x4[17 + s0]}}, x0[16]};
  assign y2 = x3[10 + s0 +: 7];
  assign y3 = (p2[16] | p3);
endmodule
