# JTAG FPGA IMPLEMENTATION
implementation of a jtag tap controller on Xilinx Nexys A7 FPGA using Verilog HDL. 
SVF file runs using the viatap adapter which converts usb to jtag.
used Siglent digital oscilloscope
