// Seed: 1888667754
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  input wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_2[-1'b0==1] = id_4;
  wire  [ 1 : id_4] id_5;
  logic [id_4 : -1] id_6;
  ;
endmodule
