#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 22 16:25:58 2025
# Process ID: 14016
# Current directory: D:/FPGA_proj/PROJECT/ElevatorSystem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1184 D:\FPGA_proj\PROJECT\ElevatorSystem\ElevatorSystem.xpr
# Log file: D:/FPGA_proj/PROJECT/ElevatorSystem/vivado.log
# Journal file: D:/FPGA_proj/PROJECT/ElevatorSystem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/ElevatorSystem' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'D:/FPGA_proj/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/Administrator/AppData/Roaming/Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.gen/sources_1', nor could it be found using path 'C:/Users/Administrator/Desktop/ElevatorSystem/ElevatorSystem.gen/sources_1'.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys4_ddr:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.223 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu May 22 16:30:13 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1110.223 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6E7BDA
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2544.945 ; gain = 1434.723
set_property PROGRAM.FILE {D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/impl_1/elevator_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/impl_1/elevator_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices -disable_eos_check [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu May 22 16:35:15 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Thu May 22 16:36:48 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Thu May 22 16:39:07 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2926.160 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 119 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3033.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 6 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3189.461 ; gain = 534.910
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu May 22 17:35:32 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/synth_1/runme.log
close_design
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu May 22 19:18:46 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu May 22 19:20:45 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3723.062 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3723.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 9 instances

reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu May 22 19:52:12 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3834.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu May 22 19:58:57 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3986.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
open_project D:/FPGA_proj/elevator_test/elevator_test.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/FPGA_proj/elevator_test/elevator_test.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/RequestHandler.vhd w ]
add_files D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/RequestHandler.vhd
update_compile_order -fileset sources_1
close [ open D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/top_elevator.vhd w ]
add_files D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/top_elevator.vhd
update_compile_order -fileset sources_1
close [ open D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/ButtonDebounce.vhd w ]
add_files D:/FPGA_proj/elevator_test/elevator_test.srcs/sources_1/new/ButtonDebounce.vhd
update_compile_order -fileset sources_1
current_project ElevatorSystem
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: elevator_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4298.363 ; gain = 170.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'elevator_top' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/elevator_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/ClockDivider.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/ClockDivider.vhd:17]
INFO: [Synth 8-638] synthesizing module 'SevenSegDisplay' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:15]
INFO: [Synth 8-226] default block is never used [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:38]
INFO: [Synth 8-226] default block is never used [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:54]
INFO: [Synth 8-226] default block is never used [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:67]
INFO: [Synth 8-226] default block is never used [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'SevenSegDisplay' (2#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:15]
INFO: [Synth 8-638] synthesizing module 'RequestHandler' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:33]
WARNING: [Synth 8-614] signal 'total_up_request' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'total_down_request' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift1_up_response' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift2_up_response' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift3_up_response' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift1_down_reponse' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift2_down_reponse' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift3_down_reponse' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift1_current_floor' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift2_current_floor' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift3_current_floor' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'total_up_next' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift1_status' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift2_status' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift3_status' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'total_down_next' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'RequestHandler' (3#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:33]
INFO: [Synth 8-638] synthesizing module 'lift1' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:48]
WARNING: [Synth 8-614] signal 'dir' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:193]
WARNING: [Synth 8-614] signal 'union' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:257]
WARNING: [Synth 8-614] signal 'en_4s_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:257]
WARNING: [Synth 8-614] signal 'floor_num' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:257]
WARNING: [Synth 8-614] signal 'down_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:257]
WARNING: [Synth 8-614] signal 'up_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:257]
WARNING: [Synth 8-614] signal 'en_3hz' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:451]
WARNING: [Synth 8-614] signal 'state_led_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:451]
INFO: [Synth 8-256] done synthesizing module 'lift1' (4#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:48]
INFO: [Synth 8-638] synthesizing module 'lift2' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:46]
WARNING: [Synth 8-614] signal 'dir' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:191]
WARNING: [Synth 8-614] signal 'union' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:255]
WARNING: [Synth 8-614] signal 'en_4s_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:255]
WARNING: [Synth 8-614] signal 'floor_num' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:255]
WARNING: [Synth 8-614] signal 'down_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:255]
WARNING: [Synth 8-614] signal 'up_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:255]
WARNING: [Synth 8-614] signal 'en_3hz' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:449]
WARNING: [Synth 8-614] signal 'state_led_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'lift2' (5#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:46]
INFO: [Synth 8-638] synthesizing module 'lift3' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:46]
WARNING: [Synth 8-614] signal 'dir' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:191]
WARNING: [Synth 8-614] signal 'union' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:255]
WARNING: [Synth 8-614] signal 'en_4s_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:255]
WARNING: [Synth 8-614] signal 'floor_num' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:255]
WARNING: [Synth 8-614] signal 'down_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:255]
WARNING: [Synth 8-614] signal 'up_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:255]
WARNING: [Synth 8-614] signal 'en_3hz' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:449]
WARNING: [Synth 8-614] signal 'state_led_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:449]
INFO: [Synth 8-256] done synthesizing module 'lift3' (6#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ButtonDebounce' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/ButtonDebounce.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebounce' (7#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/ButtonDebounce.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'elevator_top' (8#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/elevator_top.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4372.867 ; gain = 244.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4394.766 ; gain = 266.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4394.766 ; gain = 266.699
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 4394.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4507.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 4529.383 ; gain = 401.316
22 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 4529.383 ; gain = 401.316
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu May 22 22:39:16 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4590.660 ; gain = 61.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'elevator_top' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/elevator_top.vhd:94]
INFO: [Synth 8-638] synthesizing module 'ClockDivider' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/ClockDivider.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'ClockDivider' (1#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/ClockDivider.vhd:17]
INFO: [Synth 8-638] synthesizing module 'SevenSegDisplay' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:15]
INFO: [Synth 8-226] default block is never used [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:38]
INFO: [Synth 8-226] default block is never used [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:54]
INFO: [Synth 8-226] default block is never used [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:67]
INFO: [Synth 8-226] default block is never used [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'SevenSegDisplay' (2#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/SevenSegDisplay.vhd:15]
INFO: [Synth 8-638] synthesizing module 'RequestHandler' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:33]
WARNING: [Synth 8-614] signal 'total_up_request' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'total_down_request' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift1_up_response' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift2_up_response' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift3_up_response' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift1_down_reponse' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift2_down_reponse' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift3_down_reponse' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift1_current_floor' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift2_current_floor' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift3_current_floor' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'total_up_next' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift1_status' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift2_status' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'lift3_status' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
WARNING: [Synth 8-614] signal 'total_down_next' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:102]
INFO: [Synth 8-256] done synthesizing module 'RequestHandler' (3#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/RequestHandler.vhd:33]
INFO: [Synth 8-638] synthesizing module 'lift1' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:48]
WARNING: [Synth 8-614] signal 'dir' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:194]
WARNING: [Synth 8-614] signal 'union' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:258]
WARNING: [Synth 8-614] signal 'en_4s_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:258]
WARNING: [Synth 8-614] signal 'floor_num' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:258]
WARNING: [Synth 8-614] signal 'down_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:258]
WARNING: [Synth 8-614] signal 'up_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:258]
WARNING: [Synth 8-614] signal 'en_3hz' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:452]
WARNING: [Synth 8-614] signal 'state_led_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:452]
INFO: [Synth 8-256] done synthesizing module 'lift1' (4#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift1.vhd:48]
INFO: [Synth 8-638] synthesizing module 'lift2' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:46]
WARNING: [Synth 8-614] signal 'dir' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:192]
WARNING: [Synth 8-614] signal 'union' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:256]
WARNING: [Synth 8-614] signal 'en_4s_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:256]
WARNING: [Synth 8-614] signal 'floor_num' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:256]
WARNING: [Synth 8-614] signal 'down_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:256]
WARNING: [Synth 8-614] signal 'up_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:256]
WARNING: [Synth 8-614] signal 'en_3hz' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:450]
WARNING: [Synth 8-614] signal 'state_led_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'lift2' (5#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift2.vhd:46]
INFO: [Synth 8-638] synthesizing module 'lift3' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:46]
WARNING: [Synth 8-614] signal 'dir' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:192]
WARNING: [Synth 8-614] signal 'union' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:256]
WARNING: [Synth 8-614] signal 'en_4s_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:256]
WARNING: [Synth 8-614] signal 'floor_num' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:256]
WARNING: [Synth 8-614] signal 'down_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:256]
WARNING: [Synth 8-614] signal 'up_req_list' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:256]
WARNING: [Synth 8-614] signal 'en_3hz' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:450]
WARNING: [Synth 8-614] signal 'state_led_reg' is read in the process but is not in the sensitivity list [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:450]
INFO: [Synth 8-256] done synthesizing module 'lift3' (6#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/lift3.vhd:46]
INFO: [Synth 8-638] synthesizing module 'ButtonDebounce' [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/ButtonDebounce.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebounce' (7#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/ButtonDebounce.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'elevator_top' (8#1) [D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.srcs/sources_1/new/elevator_top.vhd:94]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 4659.297 ; gain = 129.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4681.059 ; gain = 151.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 4681.059 ; gain = 151.676
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 4710.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 4710.523 ; gain = 181.141
current_design synth_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4710.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 4710.965 ; gain = 0.441
current_design rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 20
[Thu May 22 23:32:47 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.runs/synth_1/runme.log
current_design synth_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 4712.207 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [D:/FPGA_proj/PROJECT/ElevatorSystem/Nexys-4-DDR-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 4712.207 ; gain = 1.242
close_project
****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_proj/PROJECT/ElevatorSystem/ElevatorSystem.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 23 02:40:41 2025...
close_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4712.207 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 23 02:41:13 2025...
