<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>PRFH (scalar plus scalar) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">PRFH (scalar plus scalar)</h2><p>Contiguous prefetch halfwords (scalar index)</p>
      <p class="aml">This instruction prefetches contiguous halfword elements
from the memory address generated by a 64-bit scalar base and scalar index
that is
     multiplied by 2 and added to the base address.
After each
    element prefetch
    the index value is incremented,
    but the index register is not updated.</p>
      <p class="aml">The &lt;prfop&gt; operand specifies the prefetch hint as follows:</p>
      <ul>
        <li>
          Access type:<ul>
              <li>
                PLD for prefetch for load.
              </li>
              <li>
                PST for prefetch for store.
              </li>
            </ul>
          
        </li>
        <li>
          Target cache level:<ul>
              <li>
                L1 for Level 1 cache.
              </li>
              <li>
                L2 for Level 2 cache.
              </li>
              <li>
                L3 for Level 3 cache.
              </li>
            </ul>
          
        </li>
        <li>
          Policy:<ul>
              <li>
                KEEP for retained or temporal prefetch, allocated in the cache normally.
              </li>
              <li>
                STRM for streaming or non-temporal prefetch, for data that is used only once.
              </li>
            </ul>
          
        </li>
      </ul>
      <div class="note"><hr class="note"/><h4>Note</h4>
        <p class="aml">Arm strongly recommends the following for this instruction:</p>
        <ul>
          <li>
            A PE does not perform a prefetch as a result of Inactive elements.
          </li>
          <li>
            Software uses the predicate operand to suppress prefetches from unwanted addresses.
          </li>
        </ul>
      <hr class="note"/></div>
    
    <h3 class="classheading"><a id="iclass_sve"/>SVE<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td class="l">0</td><td class="r">0</td><td colspan="5" class="lr">!= 11111</td><td class="l">1</td><td>1</td><td class="r">0</td><td colspan="3" class="lr">Pg</td><td colspan="5" class="lr">Rn</td><td class="lr">0</td><td colspan="4" class="lr">prfop</td></tr><tr class="secondrow"><td colspan="3"/><td colspan="4"/><td colspan="2" class="droppedname">msz</td><td colspan="2"/><td colspan="5" class="droppedname">Rm</td><td colspan="3"/><td colspan="3"/><td colspan="5"/><td/><td colspan="4"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="prfh_i_p_br_s"/><p class="asm-code">PRFH  <a href="#prfop" title="Is the prefetch operation specifier, ">&lt;prfop&gt;</a>, <a href="#Pg" title="Is the name of the governing scalable predicate register P0-P7, encoded in the &quot;Pg&quot; field.">&lt;Pg&gt;</a>, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, <a href="#Xm__4" title="Is the 64-bit name of the general-purpose offset register, encoded in the &quot;Rm&quot; field.">&lt;Xm&gt;</a>, LSL #1]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
if Rm == '11111' then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 16;
let g : integer = UInt(Pg);
let n : integer = UInt(Rn);
let m : integer = UInt(Rm);
let level : integer = UInt(prfop[2:1]);
let stream : boolean = (prfop[0] == '1');
let pref_hint : PrefetchHint = if prfop[3] == '0' then Prefetch_READ else Prefetch_WRITE;
let scale : integer = 1;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;prfop&gt;</td><td><a id="prfop"/>
        <p>Is the prefetch operation specifier, 
          encoded in
          <q>prfop</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">prfop</th>
                <th class="symbol">&lt;prfop&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0000</td>
                <td class="symbol">PLDL1KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">0001</td>
                <td class="symbol">PLDL1STRM</td>
              </tr>
              <tr>
                <td class="bitfield">0010</td>
                <td class="symbol">PLDL2KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">0011</td>
                <td class="symbol">PLDL2STRM</td>
              </tr>
              <tr>
                <td class="bitfield">0100</td>
                <td class="symbol">PLDL3KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">0101</td>
                <td class="symbol">PLDL3STRM</td>
              </tr>
              <tr>
                <td class="bitfield">x11x</td>
                <td class="symbol">#uimm4</td>
              </tr>
              <tr>
                <td class="bitfield">1000</td>
                <td class="symbol">PSTL1KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">1001</td>
                <td class="symbol">PSTL1STRM</td>
              </tr>
              <tr>
                <td class="bitfield">1010</td>
                <td class="symbol">PSTL2KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">1011</td>
                <td class="symbol">PSTL2STRM</td>
              </tr>
              <tr>
                <td class="bitfield">1100</td>
                <td class="symbol">PSTL3KEEP</td>
              </tr>
              <tr>
                <td class="bitfield">1101</td>
                <td class="symbol">PSTL3STRM</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pg&gt;</td><td><a id="Pg"/>
        
          <p class="aml">Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP__3"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xm&gt;</td><td><a id="Xm__4"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = VL DIV esize;
let mask : bits(PL) = P{}(g);
var base : bits(64);
var offset : bits(64);

if <a href="shared_pseudocode.html#func_AnyActiveElement_3" title="">AnyActiveElement</a>{PL}(mask, esize) then
    base = if n == 31 then <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() else <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
    offset = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(m);
end;

for e = 0 to elements-1 do
    if <a href="shared_pseudocode.html#func_ActivePredicateElement_4" title="">ActivePredicateElement</a>{PL}(mask, e, esize) then
        let eoff : integer = UInt(offset) + e;
        let addr : bits(64) = base + (eoff &lt;&lt; scale);
        Hint_Prefetch(addr, pref_hint, level, stream);
    end;
end;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
