
---------- Begin Simulation Statistics ----------
final_tick                                 7209391000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58885                       # Simulator instruction rate (inst/s)
host_mem_usage                                 885840                       # Number of bytes of host memory used
host_op_rate                                   115081                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   169.82                       # Real time elapsed on the host
host_tick_rate                               42452670                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      19543268                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007209                       # Number of seconds simulated
sim_ticks                                  7209391000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12160639                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7674621                       # number of cc regfile writes
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      19543268                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.441878                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.441878                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1111611                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   546897                       # number of floating regfile writes
system.cpu.idleCycles                          487290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               254907                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2341290                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.701059                       # Inst execution rate
system.cpu.iew.exec_refs                      4639034                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1750375                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1269057                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3232713                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                438                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             36976                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2018958                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27970379                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2888659                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            477890                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              24527196                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5994                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                686427                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 229547                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                694893                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1026                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       103030                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         151877                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  28741715                       # num instructions consuming a value
system.cpu.iew.wb_count                      24234628                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.611268                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17568877                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.680768                       # insts written-back per cycle
system.cpu.iew.wb_sent                       24376985                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 35125216                       # number of integer regfile reads
system.cpu.int_regfile_writes                19481911                       # number of integer regfile writes
system.cpu.ipc                               0.693540                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.693540                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            486721      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19229461     76.90%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                59522      0.24%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 47817      0.19%     79.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               23868      0.10%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                15167      0.06%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               160864      0.64%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   64      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                75852      0.30%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               98386      0.39%     80.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               8780      0.04%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               5      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             106      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             52      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2719659     10.88%     91.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1449626      5.80%     97.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          279753      1.12%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         349280      1.40%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25005088                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1096850                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             2131204                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       927125                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            1824237                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      519836                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.020789                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  417599     80.33%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      4      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  13439      2.59%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     82.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1085      0.21%     83.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   809      0.16%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     83.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  146      0.03%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     83.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15374      2.96%     86.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20106      3.87%     90.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             33679      6.48%     96.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            17595      3.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               23941353                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           62407002                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     23307503                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          34574123                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27965414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25005088                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4965                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8427041                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             76703                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           3982                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12200589                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      13931493                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.794861                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.382667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7568514     54.33%     54.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              896997      6.44%     60.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              947730      6.80%     67.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1001346      7.19%     74.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1010738      7.26%     82.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              852155      6.12%     88.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              923600      6.63%     94.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              480038      3.45%     98.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              250375      1.80%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        13931493                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.734202                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            129422                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           175472                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3232713                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2018958                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9740606                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         14418783                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           10883                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        53361                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114913                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          585                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       111909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1271                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       224861                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1271                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3379890                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2530565                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            240627                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1942697                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1644605                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             84.655765                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  259579                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 46                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          171376                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              91624                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            79752                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        13888                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         8263029                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             983                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            222872                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     12754931                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.532213                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.512140                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         7670193     60.14%     60.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1213309      9.51%     69.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          838505      6.57%     76.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          982248      7.70%     83.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          384392      3.01%     86.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          209463      1.64%     88.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          203313      1.59%     90.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          126620      0.99%     91.17% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1126888      8.83%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     12754931                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000002                       # Number of instructions committed
system.cpu.commit.opsCommitted               19543268                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3620390                       # Number of memory references committed
system.cpu.commit.loads                       2209574                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         404                       # Number of memory barriers committed
system.cpu.commit.branches                    2027346                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     682999                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18974865                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                170741                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       292556      1.50%      1.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15211722     77.84%     79.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        56723      0.29%     79.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        38774      0.20%     79.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        18838      0.10%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        12912      0.07%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       135119      0.69%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     80.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        62268      0.32%     80.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        89988      0.46%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         3674      0.02%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           97      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           47      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2103889     10.77%     92.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1170776      5.99%     98.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       105685      0.54%     98.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       240040      1.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19543268                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1126888                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      3788360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3788360                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3812221                       # number of overall hits
system.cpu.dcache.overall_hits::total         3812221                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       171748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         171748                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       172579                       # number of overall misses
system.cpu.dcache.overall_misses::total        172579                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9650569492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9650569492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9650569492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9650569492                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3960108                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3960108                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3984800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3984800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.043370                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.043370                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.043309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.043309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56190.287468                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56190.287468                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55919.720777                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55919.720777                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       139585                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          534                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2723                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.261476                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   106.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47484                       # number of writebacks
system.cpu.dcache.writebacks::total             47484                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       100597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       100597                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       100597                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       100597                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        71151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        71151                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        71599                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        71599                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4301162492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4301162492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4314110992                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4314110992                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017968                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017968                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60451.188205                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60451.188205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60253.788349                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60253.788349                       # average overall mshr miss latency
system.cpu.dcache.replacements                  71074                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2410280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2410280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       134883                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        134883                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6991553000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6991553000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2545163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2545163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052996                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052996                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 51834.204459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51834.204459                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       100494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       100494                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34389                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34389                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1685424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1685424000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49010.555701                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49010.555701                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1378080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1378080                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        36865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        36865                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2659016492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2659016492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1414945                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72128.482083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72128.482083                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36762                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2615738492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2615738492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71153.323867                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71153.323867                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        23861                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         23861                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          831                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          831                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        24692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        24692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.033655                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033655                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          448                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          448                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     12948500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     12948500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.018144                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.018144                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 28902.901786                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 28902.901786                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.745264                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3883820                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             71586                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             54.253904                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.745264                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8041186                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8041186                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  2917862                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               6153196                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4237127                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                393761                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 229547                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1528804                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 19288                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               30779593                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 62725                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2888801                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1754734                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          6694                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          6585                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3472307                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       16707769                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3379890                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1995808                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      10198096                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  496898                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                        146                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 1199                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         11258                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2462287                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 77623                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                        1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples           13931493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.356556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.336623                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  8647738     62.07%     62.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   273450      1.96%     64.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   320694      2.30%     66.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   340587      2.44%     68.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   411485      2.95%     71.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   379991      2.73%     74.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   383257      2.75%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   346026      2.48%     79.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2828265     20.30%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             13931493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.234409                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.158750                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2416027                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2416027                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2416027                       # number of overall hits
system.cpu.icache.overall_hits::total         2416027                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        46260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          46260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        46260                       # number of overall misses
system.cpu.icache.overall_misses::total         46260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1183507499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1183507499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1183507499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1183507499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2462287                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2462287                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2462287                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2462287                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.018787                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.018787                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.018787                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.018787                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25583.819693                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25583.819693                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25583.819693                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25583.819693                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1306                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    59.363636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        40832                       # number of writebacks
system.cpu.icache.writebacks::total             40832                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4904                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4904                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4904                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4904                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        41356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41356                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1012007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1012007000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1012007000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1012007000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016796                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016796                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016796                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016796                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24470.620950                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24470.620950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24470.620950                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24470.620950                       # average overall mshr miss latency
system.cpu.icache.replacements                  40832                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2416027                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2416027                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        46260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         46260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1183507499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1183507499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2462287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2462287                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.018787                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.018787                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25583.819693                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25583.819693                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4904                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4904                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1012007000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1012007000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016796                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016796                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24470.620950                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24470.620950                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.200001                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2457383                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.420229                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.200001                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992578                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4965930                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4965930                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2463878                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2398                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      316737                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1023133                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 3065                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1026                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 608133                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  909                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   2008                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   7209391000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 229547                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3158043                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2327925                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2968                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4345608                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3867402                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               29769888                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 20268                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 208814                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  12024                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3589391                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             517                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            34616684                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    74499977                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 44599335                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1576572                       # Number of floating rename lookups
system.cpu.rename.committedMaps              22422327                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 12194253                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      81                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1537993                       # count of insts added to the skid buffer
system.cpu.rob.reads                         39357393                       # The number of ROB reads
system.cpu.rob.writes                        56794268                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000002                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19543268                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                33794                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                17567                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51361                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               33794                       # number of overall hits
system.l2.overall_hits::.cpu.data               17567                       # number of overall hits
system.l2.overall_hits::total                   51361                       # number of overall hits
system.l2.demand_misses::.cpu.inst               7545                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              54019                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61564                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7545                       # number of overall misses
system.l2.overall_misses::.cpu.data             54019                       # number of overall misses
system.l2.overall_misses::total                 61564                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    591231500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4017466000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4608697500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    591231500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4017466000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4608697500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            41339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            71586                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112925                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           41339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           71586                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112925                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.182515                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.754603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.545176                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.182515                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.754603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.545176                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78360.702452                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 74371.350821                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74860.267364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78360.702452                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 74371.350821                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74860.267364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               32011                       # number of writebacks
system.l2.writebacks::total                     32011                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          7536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         54019                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61555                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        54019                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61555                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    513601000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3465775250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3979376250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    513601000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3465775250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3979376250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.182298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.754603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.545096                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.182298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.754603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.545096                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68152.998938                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 64158.448879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64647.490050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68152.998938                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 64158.448879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64647.490050                       # average overall mshr miss latency
system.l2.replacements                          54619                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        47484                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47484                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        47484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47484                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        40390                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            40390                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        40390                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        40390                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             5                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data               13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1626                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           35130                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35130                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2542170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2542170500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         36756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             36756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.955762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72364.659835                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72364.659835                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        35130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35130                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2183172000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2183172000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.955762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62145.516652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62145.516652                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          33794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              33794                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         7545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    591231500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    591231500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        41339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          41339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.182515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.182515                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78360.702452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78360.702452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             9                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7536                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    513601000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    513601000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.182298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.182298                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68152.998938                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68152.998938                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         15941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15941                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18889                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1475295500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1475295500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.542320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.542320                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78103.419980                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78103.419980                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18889                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1282603250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1282603250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.542320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.542320                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67902.125576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67902.125576                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7977.373382                       # Cycle average of tags in use
system.l2.tags.total_refs                      224300                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     62811                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.571031                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     228.067416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1210.372281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      6538.933685                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.147751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.798210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973800                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2151                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6034                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1857323                       # Number of tag accesses
system.l2.tags.data_accesses                  1857323                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     32011.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7536.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     54013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000540037500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1946                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1946                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              152724                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              30071                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61555                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32011                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61555                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32011                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61555                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32011                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   11011                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.625899                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.950064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    173.507813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1944     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1946                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1946                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.439363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.416737                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.889049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1540     79.14%     79.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      1.08%     80.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              333     17.11%     97.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               43      2.21%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.36%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.05%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1946                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3939520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2048704                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    546.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    284.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    7172197500                       # Total gap between requests
system.mem_ctrls.avgGap                      76653.89                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       482304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3456832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2047424                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 66899409.395328953862                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 479490153.884010434151                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 283994029.454082906246                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         7536                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        54019                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        32011                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    264894250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1683170000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 164688255000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35150.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31158.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5144739.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       482304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3457216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3939520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       482304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       482304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2048704                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2048704                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         7536                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        54019                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61555                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        32011                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         32011                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     66899409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    479543418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        546442827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     66899409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     66899409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    284171576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       284171576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    284171576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     66899409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    479543418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       830614403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                61549                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31991                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3924                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3673                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4273                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4055                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3943                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3931                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3442                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3809                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2035                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1857                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2339                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2090                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1702                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1824                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               794020500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             307745000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1948064250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12900.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31650.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               47324                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              21775                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           68.07                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24441                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   244.939241                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   147.675105                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   287.573130                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10855     44.41%     44.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6373     26.08%     70.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2341      9.58%     80.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1167      4.77%     84.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          710      2.90%     87.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          450      1.84%     89.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          304      1.24%     90.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          253      1.04%     91.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1988      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24441                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3939136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2047424                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              546.389563                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              283.994029                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.49                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.22                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        92634360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        49236330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      224938560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      87325380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 568542000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2540458080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    629073120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4192207830                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   581.492643                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1605174750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    240500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5363716250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        81874380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        43517265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      214521300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79667640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 568542000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2470882740                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    687662880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4146668205                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   575.175934                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1756290000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    240500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5212601000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26425                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        32011                       # Transaction distribution
system.membus.trans_dist::CleanEvict            21347                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35130                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         26425                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       176468                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       176468                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 176468                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5988224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5988224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5988224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61555                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61555    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61555                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            60739250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           76943750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             76186                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        40832                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           46198                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            36756                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           36756                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         41356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34830                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       123527                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       214272                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                337799                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5258944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7620480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               12879424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           54636                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2049792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           167574                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011088                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.104713                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 165716     98.89%     98.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1858      1.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             167574                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7209391000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          200746500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          62052962                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         107402466                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
