module srio_gen2_0(
  input sys_clkp,             
  input sys_clkn,             
  input sys_rst,              
  output log_clk_out,         
  output phy_clk_out,         
  output gt_clk_out,          
  output gt_pcs_clk_out,      
  output drpclk_out,          
  output refclk_out,          
  output clk_lock_out,        
  output cfg_rst_out,         
  output log_rst_out,         
  output buf_rst_out,         
  output phy_rst_out,         
  output gt_pcs_rst_out,      
  output gt0_qpll_clk_out,            
  output gt0_qpll_out_refclk_out,     
  input srio_rxn0,            
  input srio_rxp0,            
  input srio_rxn1,            
  input srio_rxp1,            
  output srio_txn0,           
  output srio_txp0,           
  output srio_txn1,           
  output srio_txp1,           
  input s_axis_iotx_tvalid,   
  output s_axis_iotx_tready,  
  input s_axis_iotx_tlast,    
  input [63:0] s_axis_iotx_tdata, 
  input [7:0] s_axis_iotx_tkeep,  
  input [31:0] s_axis_iotx_tuser, 
  output m_axis_iorx_tvalid,  
  input m_axis_iorx_tready,   
  output m_axis_iorx_tlast,   
  output [63:0] m_axis_iorx_tdata, 
  output [7:0] m_axis_iorx_tkeep,  
  output [31:0] m_axis_iorx_tuser, 
  input s_axi_maintr_rst,             
  input s_axi_maintr_awvalid,         
  output s_axi_maintr_awready,        
  input [31:0] s_axi_maintr_awaddr,   
  input s_axi_maintr_wvalid,          
  output s_axi_maintr_wready,         
  input [31:0] s_axi_maintr_wdata,    
  output s_axi_maintr_bvalid,         
  input s_axi_maintr_bready,          
  output [1:0] s_axi_maintr_bresp,    
  input s_axi_maintr_arvalid,         
  output s_axi_maintr_arready,        
  input [31:0] s_axi_maintr_araddr,   
  output s_axi_maintr_rvalid,         
  input s_axi_maintr_rready,          
  output [31:0] s_axi_maintr_rdata,   
  output [1:0] s_axi_maintr_rresp,    
  input sim_train_en,                 
  input force_reinit,                 
  input phy_mce,                      
  input phy_link_reset,               
  output phy_rcvd_mce,                
  output phy_rcvd_link_reset,         
  output [223:0] phy_debug,           
  output gtrx_disperr_or,             
  output gtrx_notintable_or,          
  output port_error,                  
  output [23:0] port_timeout,         
  output srio_host,                   
  output port_decode_error,           
  output [15:0] deviceid,             
  output idle2_selected,                      
  output phy_lcl_master_enable_out,           
  output buf_lcl_response_only_out,           
  output buf_lcl_tx_flow_control_out,         
  output [5:0] buf_lcl_phy_buf_stat_out,      
  output [5:0] phy_lcl_phy_next_fm_out,       
  output [5:0] phy_lcl_phy_last_ack_out,      
  output phy_lcl_phy_rewind_out,              
  output [5:0] phy_lcl_phy_rcvd_buf_stat_out, 
  output phy_lcl_maint_only_out,              
  output port_initialized,    
  output link_initialized,    
  output idle_selected,       
  output mode_1x              
);
endmodule