Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Nov 25 10:52:25 2025
| Host         : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_methodology -file Design_2_wrapper_methodology_drc_routed.rpt -pb Design_2_wrapper_methodology_drc_routed.pb -rpx Design_2_wrapper_methodology_drc_routed.rpx
| Design       : Design_2_wrapper
| Device       : xczu28dr-ffvg1517-2-e
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1950
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 1000       |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin                        | 1          |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| DPIR-2    | Warning          | Asynchronous driver check                                        | 836        |
| TIMING-18 | Warning          | Missing input or output delay                                    | 107        |
| XDCC-1    | Warning          | Scoped Clock constraint overwritten with the same name           | 5          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state0_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state0_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state0_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state3_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state3_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/FSM_sequential_state3_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[0][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data0_reg[1][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[0][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data1_reg[1][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[0][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data2_reg[1][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#217 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#218 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#219 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#220 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#221 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#222 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#223 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#224 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#225 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#226 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#227 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#228 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#229 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#230 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#231 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#232 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#233 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#234 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#235 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#236 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[0][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#237 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#238 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#239 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#240 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#241 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#242 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#243 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#244 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#245 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#246 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#247 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#248 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#249 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#250 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#251 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#252 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#253 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#254 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#255 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#256 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#257 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#258 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#259 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#260 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#261 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#262 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#263 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#264 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#265 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#266 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#267 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#268 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/buffer_data3_reg[1][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#269 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/core0_process.counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#270 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/core1_process.counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#271 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/core2_process.counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#272 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/core3_process.counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#273 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter0_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#274 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter0_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#275 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter0_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#276 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter0_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#277 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter0_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#278 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter0_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#279 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#280 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#281 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#282 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#283 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#284 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#285 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#286 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#287 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#288 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#289 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#290 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter3_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#291 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter3_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#292 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter3_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#293 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter3_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#294 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter3_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#295 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/cw_counter3_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#296 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#297 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#298 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#299 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#300 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#301 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#302 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#303 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#304 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#305 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#306 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#307 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#308 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#309 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#310 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#311 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#312 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#313 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#314 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#315 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#316 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#317 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#318 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#319 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#320 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#321 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#322 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#323 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#324 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#325 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#326 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#327 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data0_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#328 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#329 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#330 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#331 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#332 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#333 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#334 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#335 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#336 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#337 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#338 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#339 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#340 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#341 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#342 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#343 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#344 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#345 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#346 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#347 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#348 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#349 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#350 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#351 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#352 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#353 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#354 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#355 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#356 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#357 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#358 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#359 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#360 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#361 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#362 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#363 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#364 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#365 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#366 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#367 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#368 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#369 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#370 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#371 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#372 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#373 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#374 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#375 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#376 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#377 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#378 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#379 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#380 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#381 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#382 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#383 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#384 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#385 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#386 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#387 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#388 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#389 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#390 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#391 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data2_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#392 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#393 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#394 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#395 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#396 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#397 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#398 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#399 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#400 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#401 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#402 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#403 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#404 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#405 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#406 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#407 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#408 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#409 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#410 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#411 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#412 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#413 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#414 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#415 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#416 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#417 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#418 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#419 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#420 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#421 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#422 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#423 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_data3_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#424 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_last_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#425 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_last_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#426 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_last_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#427 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_last_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#428 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_ready_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#429 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_ready_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#430 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_ready_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#431 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_ready_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#432 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_valid_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#433 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_valid_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#434 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_valid_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#435 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/dout_valid_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#436 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/Input_controller_inst/reset_cores_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#437 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/RD_LAT_NZ_G.rdata_d_reg[1]_0/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#438 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/RD_LAT_NZ_G.rdata_d_reg[1]_1/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#439 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/RD_LAT_NZ_G.rdata_d_reg[1]_2/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#440 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/RD_LAT_NZ_G.rdata_d_reg[1]_3/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#441 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK is not reached by a timing clock
Related violations: <none>

TIMING-17#442 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK is not reached by a timing clock
Related violations: <none>

TIMING-17#443 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK is not reached by a timing clock
Related violations: <none>

TIMING-17#444 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK is not reached by a timing clock
Related violations: <none>

TIMING-17#445 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK is not reached by a timing clock
Related violations: <none>

TIMING-17#446 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#447 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#448 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#449 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#450 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#451 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#452 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#453 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#454 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#455 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#456 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#457 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/cmd_type_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#458 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/cmd_type_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#459 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/code_gen_cmd_validi_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#460 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#461 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#462 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#463 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#464 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#465 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#466 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#467 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#468 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#469 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#470 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#471 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#472 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size_reg[axi_size][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#473 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size_reg[axi_size][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#474 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size_reg[axi_size][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#475 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size_reg[bg_size][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#476 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#477 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#478 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_ARBITER_I/FSM_sequential_sm_arb_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#479 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_ARBITER_I/grant_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#480 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#481 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#482 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#483 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#484 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/FSM_sequential_LDPC_MODE.sm_axi4_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#485 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/FSM_sequential_LDPC_MODE.sm_axi4_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#486 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/FSM_sequential_LDPC_MODE.sm_axi4_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#487 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/FSM_sequential_LDPC_MODE.sm_axi4_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#488 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#489 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#490 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#491 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#492 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#493 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#494 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#495 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#496 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#497 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#498 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#499 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#500 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#501 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#502 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#503 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#504 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#505 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#506 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#507 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#508 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#509 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#510 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#511 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#512 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#513 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#514 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#515 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#516 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#517 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#518 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#519 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#520 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#521 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#522 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#523 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#524 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#525 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#526 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#527 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#528 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#529 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#530 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#531 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#532 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#533 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#534 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#535 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#536 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#537 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#538 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#539 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#540 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#541 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#542 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#543 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#544 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#545 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#546 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMH/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#547 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMH_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#548 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#549 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#550 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#551 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#552 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#553 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#554 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#555 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_17/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#556 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#557 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#558 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#559 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#560 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#561 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#562 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#563 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#564 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#565 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#566 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#567 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#568 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#569 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#570 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#571 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#572 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#573 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#574 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#575 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#576 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#577 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#578 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#579 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#580 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#581 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#582 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#583 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#584 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#585 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#586 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.diff_pntr_pf_q_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#587 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#588 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_rd_en_pf_q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#589 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.ram_wr_en_pf_q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#590 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#591 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#592 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#593 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#594 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#595 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#596 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#597 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#598 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#599 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#600 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#601 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#602 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#603 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#604 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#605 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#606 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#607 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#608 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#609 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#610 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#611 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#612 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#613 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#614 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#615 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#616 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#617 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#618 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#619 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#620 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#621 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#622 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#623 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#624 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#625 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#626 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#627 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#628 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#629 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#630 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#631 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#632 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#633 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#634 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#635 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#636 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#637 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#638 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#639 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#640 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#641 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#642 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#643 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#644 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#645 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#646 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#647 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#648 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#649 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#650 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#651 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#652 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#653 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#654 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#655 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#656 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#657 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#658 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#659 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#660 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#661 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#662 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#663 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAME_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#664 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#665 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMF_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#666 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#667 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMG_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#668 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMH/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#669 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_13/RAMH_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#670 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#671 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#672 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#673 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#674 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#675 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#676 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#677 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#678 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#679 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAME_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#680 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMF/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#681 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMF_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#682 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#683 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMG_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#684 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMH/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#685 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_14_27/RAMH_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#686 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_31/RAMA/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#687 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_31/RAMA_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#688 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_31/RAMB/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#689 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_31/RAMB_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#690 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_31/RAMC/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#691 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_31/RAMC_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#692 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_31/RAMD/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#693 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_28_31/RAMD_D1/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#694 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#695 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#696 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#697 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#698 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#699 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#700 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#701 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#702 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#703 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#704 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#705 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#706 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#707 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#708 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#709 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#710 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#711 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#712 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#713 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_cc.fifo_wr_rst_cc_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#714 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#715 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/power_on_rst_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#716 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[0].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#717 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[0].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#718 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[10].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#719 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[10].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#720 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[11].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#721 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[11].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#722 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[12].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#723 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[12].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#724 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[13].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#725 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[13].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#726 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[14].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#727 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[14].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#728 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[15].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#729 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#730 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[1].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#731 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[2].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#732 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[2].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#733 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[3].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#734 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[3].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#735 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[4].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#736 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[4].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#737 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[5].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#738 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[5].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#739 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[6].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#740 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[6].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#741 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[7].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#742 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[7].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#743 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[8].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#744 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[8].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#745 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[9].SRL16E0_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#746 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.SRL_ARRAY_I/SRL_LOOP_G[9].SRL16E1_I/CLK is not reached by a timing clock
Related violations: <none>

TIMING-17#747 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#748 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#749 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#750 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#751 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#752 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#753 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#754 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#755 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#756 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#757 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#758 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#759 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#760 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#761 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#762 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#763 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#764 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#765 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#766 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#767 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#768 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#769 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#770 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#771 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#772 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#773 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#774 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#775 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#776 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#777 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/INST_G.fifo_2_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#778 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/add_1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#779 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/add_1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#780 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/add_1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#781 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/add_1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#782 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/add_1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#783 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#784 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/rd_valid_2_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#785 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#786 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#787 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#788 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#789 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#790 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#791 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#792 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#793 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#794 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#795 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#796 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#797 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#798 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#799 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#800 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#801 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#802 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#803 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#804 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#805 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#806 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#807 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#808 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[33]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#809 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[34]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#810 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[35]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#811 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[36]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#812 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[37]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#813 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#814 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#815 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#816 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#817 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#818 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#819 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.ECC_DECODE_I/hsiao_ecc_dec_gen.hsiao_dec_inst/dec_pipe_reg_stage_inst/data_out_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#820 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_ERROR_EN_I/REG_G.q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#821 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_RDEN_I/REG_G.q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#822 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#823 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#824 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#825 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#826 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#827 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#828 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#829 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#830 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#831 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#832 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#833 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#834 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#835 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#836 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#837 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#838 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#839 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#840 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#841 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#842 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#843 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#844 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#845 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#846 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#847 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#848 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#849 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#850 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#851 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#852 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdata_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#853 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/ref_code_table_rdvalid_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#854 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#855 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#856 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#857 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#858 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#859 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#860 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#861 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#862 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#863 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#864 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#865 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.address_r_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#866 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.agent0_req_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#867 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#868 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#869 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#870 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#871 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#872 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#873 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#874 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#875 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#876 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#877 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#878 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#879 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#880 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#881 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#882 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#883 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awvalid_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#884 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#885 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#886 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#887 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#888 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#889 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#890 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#891 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#892 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#893 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#894 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#895 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#896 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#897 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#898 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#899 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#900 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#901 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#902 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#903 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#904 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#905 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#906 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#907 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#908 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#909 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#910 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#911 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#912 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#913 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#914 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#915 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#916 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#917 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#918 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#919 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#920 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#921 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#922 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#923 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#924 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#925 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#926 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#927 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#928 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#929 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[cmd_type][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#930 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[cmd_type][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#931 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#932 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#933 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#934 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#935 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#936 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#937 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#938 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#939 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#940 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#941 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#942 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[offset][9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#943 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[size][axi_size][2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#944 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[size][axi_size][5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#945 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[size][axi_size][7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#946 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_r_reg[size][bg_size][0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#947 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.code_gen_cmd_valid_r_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#948 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#949 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#950 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#951 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#952 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#953 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#954 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#955 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#956 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#957 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#958 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#959 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#960 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#961 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#962 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#963 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#964 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#965 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#966 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#967 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#968 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#969 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#970 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#971 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#972 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#973 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#974 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#975 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#976 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#977 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#978 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#979 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#980 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#981 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#982 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#983 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.rden_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#984 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.wr_pend_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#985 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#986 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#987 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#988 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#989 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#990 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#991 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#992 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#993 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#994 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#995 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#996 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#997 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#998 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.xtercount_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#999 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/RD_LAT_NZ_G.rdata_d_reg[1]_0/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#1000 Critical Warning
Non-clocked sequential cell  
The clock pin Design_2_i/LDPC_encoder_0/U0/LDPC_core1/inst/RD_LAT_NZ_G.rdata_d_reg[1]_1/CLKARDCLK is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clk is created on an inappropriate internal pin Design_2_i/CU_top_0/U0/clk. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net ldpc_core_clk_IBUF_inst/O is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): ldpc_core_clk_IBUF_inst/O
Related violations: <none>

DPIR-2#1 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#2 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#3 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#4 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#5 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#6 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#7 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#8 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#9 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#10 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#11 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#12 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#13 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#14 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#15 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG input pin Design_2_i/Polyphase_filter_0/U0/ARG/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#16 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#17 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#18 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#19 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#20 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#21 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#22 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#23 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#24 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#25 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#26 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#27 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#28 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#29 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#30 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/ARG__0 input pin Design_2_i/Polyphase_filter_0/U0/ARG__0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#31 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#32 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#33 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#34 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#35 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#36 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#37 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#38 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#39 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#40 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#41 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#42 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#43 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#44 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#45 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#46 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#47 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#48 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#49 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#50 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#51 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#52 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#53 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#54 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#55 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#56 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#57 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#58 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#59 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#60 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#61 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#62 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#63 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#64 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#65 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#66 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#67 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#68 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[30] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#69 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[31] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#70 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[32] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#71 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[33] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#72 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[34] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#73 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[35] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#74 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[36] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#75 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[37] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#76 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[38] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#77 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[39] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#78 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#79 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[40] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#80 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[41] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#81 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[42] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#82 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[43] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#83 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[44] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#84 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[45] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#85 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[46] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#86 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[47] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#87 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#88 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#89 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#90 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#91 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#92 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[11]0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#93 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#94 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#95 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#96 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#97 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#98 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#99 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#100 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#101 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#102 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#103 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#104 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#105 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#106 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#107 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#108 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#109 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#110 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#111 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#112 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#113 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#114 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#115 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#116 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#117 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#118 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#119 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#120 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#121 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#122 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#123 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#124 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#125 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#126 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#127 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#128 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#129 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#130 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#131 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[30] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#132 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[31] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#133 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[32] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#134 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[33] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#135 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[34] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#136 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[35] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#137 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[36] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#138 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[37] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#139 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[38] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#140 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[39] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#141 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#142 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[40] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#143 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[41] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#144 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[42] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#145 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[43] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#146 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[44] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#147 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[45] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#148 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[46] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#149 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[47] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#150 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#151 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#152 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#153 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#154 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#155 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[3]0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#156 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#157 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#158 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#159 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#160 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#161 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#162 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#163 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#164 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#165 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#166 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#167 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#168 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#169 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#170 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#171 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#172 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#173 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#174 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#175 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#176 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#177 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#178 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#179 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#180 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#181 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#182 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#183 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#184 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#185 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#186 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#187 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#188 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#189 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#190 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#191 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#192 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#193 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[30] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#194 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[31] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#195 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[32] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#196 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[33] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#197 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[34] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#198 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[35] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#199 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[36] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#200 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[37] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#201 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[38] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#202 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[39] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#203 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#204 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[40] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#205 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[41] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#206 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[42] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#207 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[43] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#208 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[44] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#209 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[45] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#210 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[46] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#211 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[47] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#212 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#213 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#214 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#215 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#216 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#217 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_I_reg[7]0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#218 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#219 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#220 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#221 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#222 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#223 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#224 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#225 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#226 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#227 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#228 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#229 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#230 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#231 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#232 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#233 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#234 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#235 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#236 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#237 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#238 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#239 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#240 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#241 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#242 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#243 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#244 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#245 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#246 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#247 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#248 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#249 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#250 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#251 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#252 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#253 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#254 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#255 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[30] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#256 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[31] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#257 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[32] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#258 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[33] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#259 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[34] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#260 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[35] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#261 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[36] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#262 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[37] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#263 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[38] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#264 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[39] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#265 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#266 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[40] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#267 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[41] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#268 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[42] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#269 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[43] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#270 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[44] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#271 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[45] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#272 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[46] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#273 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[47] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#274 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#275 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#276 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#277 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#278 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#279 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[11]0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#280 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#281 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#282 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#283 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#284 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#285 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#286 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#287 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#288 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#289 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#290 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#291 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#292 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#293 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#294 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#295 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#296 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#297 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#298 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#299 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#300 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#301 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#302 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#303 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#304 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#305 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#306 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#307 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#308 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#309 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#310 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#311 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#312 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#313 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#314 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#315 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#316 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#317 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#318 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[30] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#319 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[31] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#320 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[32] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#321 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[33] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#322 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[34] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#323 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[35] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#324 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[36] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#325 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[37] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#326 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[38] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#327 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[39] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#328 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#329 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[40] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#330 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[41] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#331 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[42] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#332 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[43] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#333 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[44] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#334 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[45] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#335 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[46] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#336 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[47] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#337 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#338 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#339 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#340 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#341 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#342 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[3]0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#343 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#344 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#345 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#346 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#347 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#348 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#349 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#350 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#351 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#352 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#353 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#354 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#355 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#356 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#357 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#358 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#359 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#360 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#361 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#362 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#363 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#364 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#365 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#366 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[18] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#367 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[19] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#368 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#369 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[20] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#370 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[21] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#371 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[22] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#372 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[23] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#373 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[24] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#374 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[25] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#375 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[26] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#376 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[27] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#377 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[28] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#378 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[29] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#379 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#380 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[30] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#381 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[31] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#382 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[32] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#383 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[33] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#384 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[34] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#385 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[35] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#386 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[36] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#387 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[37] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#388 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[38] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#389 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[39] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#390 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#391 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[40] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#392 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[41] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#393 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[42] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#394 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[43] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#395 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[44] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#396 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[45] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#397 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[46] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#398 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[47] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#399 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#400 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#401 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#402 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#403 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#404 Warning
Asynchronous driver check  
DSP Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0 input pin Design_2_i/Polyphase_filter_0/U0/mul_reg_Q_reg[7]0/C[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#405 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#406 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#407 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#408 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#409 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#410 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#411 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#412 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#413 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#414 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#415 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#416 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#417 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#418 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#419 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#420 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#421 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#422 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[0]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#423 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#424 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#425 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#426 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#427 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#428 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#429 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#430 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#431 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#432 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#433 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#434 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#435 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#436 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#437 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#438 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#439 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#440 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[10]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#441 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#442 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#443 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#444 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#445 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#446 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#447 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#448 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#449 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#450 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#451 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#452 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#453 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#454 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#455 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#456 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#457 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#458 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[11]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#459 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#460 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#461 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#462 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#463 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#464 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#465 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#466 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#467 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#468 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#469 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#470 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#471 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#472 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#473 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#474 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#475 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#476 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[13]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#477 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#478 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#479 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#480 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#481 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#482 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#483 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#484 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#485 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#486 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#487 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#488 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#489 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#490 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#491 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#492 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#493 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#494 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[14]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#495 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#496 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#497 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#498 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#499 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#500 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#501 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#502 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#503 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#504 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#505 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#506 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#507 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#508 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#509 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#510 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#511 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#512 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[15]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#513 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#514 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#515 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#516 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#517 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#518 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#519 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#520 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#521 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#522 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#523 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#524 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#525 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#526 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#527 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#528 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#529 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#530 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[1]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#531 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#532 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#533 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#534 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#535 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#536 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#537 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#538 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#539 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#540 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#541 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#542 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#543 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#544 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#545 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#546 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#547 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#548 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[2]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#549 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#550 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#551 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#552 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#553 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#554 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#555 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#556 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#557 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#558 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#559 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#560 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#561 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#562 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#563 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#564 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#565 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#566 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[4]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#567 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#568 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#569 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#570 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#571 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#572 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#573 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#574 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#575 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#576 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#577 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#578 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#579 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#580 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#581 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#582 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#583 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#584 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[5]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#585 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#586 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#587 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#588 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#589 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#590 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#591 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#592 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#593 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#594 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#595 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#596 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#597 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#598 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#599 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#600 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#601 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#602 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[6]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#603 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#604 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#605 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#606 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#607 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#608 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#609 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#610 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#611 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#612 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#613 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#614 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#615 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#616 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#617 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#618 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#619 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#620 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_I[9]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#621 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#622 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#623 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#624 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#625 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#626 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#627 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#628 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#629 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#630 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#631 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#632 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#633 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#634 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#635 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#636 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#637 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#638 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[0]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#639 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#640 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#641 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#642 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#643 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#644 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#645 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#646 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#647 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#648 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#649 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#650 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#651 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#652 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#653 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#654 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#655 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#656 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[10]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#657 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#658 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#659 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#660 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#661 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#662 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#663 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#664 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#665 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#666 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#667 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#668 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#669 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#670 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#671 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#672 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#673 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#674 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[11]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#675 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#676 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#677 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#678 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#679 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#680 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#681 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#682 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#683 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#684 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#685 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#686 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#687 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#688 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#689 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#690 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#691 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#692 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[13]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#693 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#694 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#695 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#696 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#697 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#698 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#699 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#700 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#701 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#702 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#703 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#704 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#705 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#706 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#707 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#708 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#709 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#710 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[14]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#711 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#712 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#713 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#714 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#715 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#716 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#717 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#718 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#719 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#720 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#721 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#722 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#723 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#724 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#725 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#726 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#727 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#728 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[15]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#729 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#730 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#731 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#732 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#733 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#734 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#735 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#736 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#737 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#738 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#739 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#740 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#741 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#742 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#743 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#744 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#745 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#746 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[1]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#747 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#748 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#749 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#750 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#751 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#752 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#753 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#754 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#755 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#756 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#757 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#758 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#759 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#760 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#761 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#762 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#763 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#764 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[2]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#765 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#766 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#767 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#768 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#769 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#770 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#771 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#772 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#773 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#774 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#775 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#776 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#777 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#778 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#779 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#780 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#781 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#782 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[4]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#783 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#784 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#785 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#786 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#787 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#788 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#789 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#790 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#791 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#792 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#793 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#794 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#795 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#796 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#797 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#798 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#799 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#800 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[5]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#801 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#802 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#803 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#804 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#805 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#806 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#807 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#808 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#809 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#810 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#811 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#812 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#813 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#814 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#815 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#816 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#817 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#818 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[6]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#819 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#820 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#821 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[11] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#822 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[12] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#823 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[13] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#824 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[14] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#825 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[15] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#826 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[16] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#827 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[17] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#828 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#829 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#830 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#831 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#832 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#833 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#834 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#835 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-2#836 Warning
Asynchronous driver check  
DSP Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0 input pin Design_2_i/Pre_Distortion_Filter_0/U0/mul_reg_Q[9]0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on scrambler_init_0[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[18] relative to clock(s) clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[19] relative to clock(s) clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[20] relative to clock(s) clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[21] relative to clock(s) clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[22] relative to clock(s) clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[23] relative to clock(s) clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[24] relative to clock(s) clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[25] relative to clock(s) clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[26] relative to clock(s) clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[27] relative to clock(s) clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[28] relative to clock(s) clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[29] relative to clock(s) clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[30] relative to clock(s) clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[31] relative to clock(s) clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An input delay is missing on tx_data_0[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An input delay is missing on tx_data_valid_0 relative to clock(s) clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An input delay is missing on tx_dst_addr_0[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An input delay is missing on tx_dst_addr_0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An input delay is missing on tx_dst_addr_0[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An input delay is missing on tx_dst_addr_0[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An input delay is missing on tx_dst_addr_0[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An input delay is missing on tx_dst_addr_0[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An input delay is missing on tx_dst_addr_0[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An input delay is missing on tx_dst_addr_0[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An input delay is missing on tx_fec_0[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An input delay is missing on tx_fec_0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An input delay is missing on tx_fec_0[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An input delay is missing on tx_fec_0[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An input delay is missing on tx_fec_0[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An input delay is missing on tx_fec_0[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An input delay is missing on tx_fec_0[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An input delay is missing on tx_fec_0[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An input delay is missing on tx_init_0 relative to clock(s) clk
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[10] relative to clock(s) clk
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[11] relative to clock(s) clk
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[12] relative to clock(s) clk
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[13] relative to clock(s) clk
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[14] relative to clock(s) clk
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[15] relative to clock(s) clk
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[16] relative to clock(s) clk
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[17] relative to clock(s) clk
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[4] relative to clock(s) clk
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[5] relative to clock(s) clk
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[6] relative to clock(s) clk
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[7] relative to clock(s) clk
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[8] relative to clock(s) clk
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An input delay is missing on tx_length_0[9] relative to clock(s) clk
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An input delay is missing on tx_modulation_0[0] relative to clock(s) clk
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An input delay is missing on tx_modulation_0[1] relative to clock(s) clk
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An input delay is missing on tx_modulation_0[2] relative to clock(s) clk
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An input delay is missing on tx_modulation_0[3] relative to clock(s) clk
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An input delay is missing on tx_scrambler_ena_0 relative to clock(s) clk
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An input delay is missing on tx_start_0 relative to clock(s) clk
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on tx_almost_full_0 relative to clock(s) clk
Related violations: <none>

XDCC-1#1 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 10.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/constrs_1/new/Mapper_constraint.xdc (Line: 1))
Previous: create_clock -period 5.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/Pre-distorsion_filter.srcs/constrs_1/new/Filter_constraints.xdc (Line: 1))
Related violations: <none>

XDCC-1#2 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_CU_top_0_1/constrs_1/new/CU_constraint.xdc (Line: 1))
Previous: create_clock -period 5.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/Polyphase_Filter_FI.srcs/constrs_1/new/Polyphase_filter.xdc (Line: 1))
Related violations: <none>

XDCC-1#3 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc (Line: 1))
Previous: create_clock -period 10.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Symbol_mapper_0_0/constrs_1/new/Mapper_constraint.xdc (Line: 1))
Related violations: <none>

XDCC-1#4 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Polyphase_filter_0_0/Polyphase_Filter_FI.srcs/constrs_1/new/Polyphase_filter.xdc (Line: 1))
Previous: create_clock -period 5.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_LDPC_encoder_0_2/constrs_1/new/Encoder_constraints.xdc (Line: 1))
Related violations: <none>

XDCC-1#5 Warning
Scoped Clock constraint overwritten with the same name  
A new clock constraint create_clock overrides a previous scoped clock constraint with the same name. It is not recommended to override a scoped (typically an IP) clock constraint and could result in unexpected behaviors.
New: create_clock -period 5.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Pre_Distortion_Filter_0_0/Pre-distorsion_filter.srcs/constrs_1/new/Filter_constraints.xdc (Line: 1))
Previous: create_clock -period 5.000 -name clk [get_ports -scoped_to_current_instance clk] (Source: /ihp/departments/D-SYA/work/miglioranza/Transmitter_repo/Transmitter/Transmitter.gen/sources_1/bd/Design_2/ip/Design_2_Scrambler_32bits_0_1/constrs_1/new/Scrambler_constraints.xdc (Line: 1))
Related violations: <none>


