{
    "id": "1711518791",
    "title": "Application of Reconfigurable CORDIC Architectures",
    "venue": "signal processing systems",
    "year": 2000,
    "authors": [
        {
            "name": "Oskar Mencer",
            "id": "1998618398",
            "org": "Computer Systems Laboratory, Department of Electrical Engineering, Stanford, CA 94305, USA#TAB#"
        },
        {
            "name": "L. Semeria",
            "id": "1997876235",
            "org": "Computer Systems Laboratory, Department of Electrical Engineering, Stanford, CA 94305, USA#TAB#"
        },
        {
            "name": "Martin Morf",
            "id": "1717349863",
            "org": "Computer Systems Laboratory, Department of Electrical Engineering, Stanford, CA 94305, USA#TAB#"
        },
        {
            "name": "Jean-Marc Delosme",
            "id": "2785314676",
            "org": "Departement Informatique, Universite d'Evry, Cours Monseigneur Romero, 91025 Evry, France#TAB#"
        }
    ],
    "fields_of_study": [
        "Field-programmable gate array",
        "Verilog",
        "CORDIC",
        "Parallel computing",
        "Computer architecture",
        "Very-large-scale integration",
        "Computer science",
        "Latency (engineering)",
        "Control reconfiguration",
        "Reconfigurable computing",
        "Adaptive filter"
    ],
    "references": [
        "1530851447",
        "1590625845",
        "1820726733",
        "1828585580",
        "1837750242",
        "1930777297",
        "1985956780",
        "2028437460",
        "2042276850",
        "2044829853",
        "2101258501",
        "2115452265"
    ]
}