<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7vx485tffg1761-2" LaunchTime="1636825141">
  <File Type="ROUTE-BLACKBOX-DCP" Name="model_routed_bb.dcp"/>
  <File Type="ROUTE-DCP" Name="model_routed.dcp"/>
  <File Type="ROUTE-ERROR-DCP" Name="model_routed_error.dcp"/>
  <File Type="PHYSOPT-DCP" Name="model_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="model_postplace_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="model_placed.dcp"/>
  <File Type="PA-TCL" Name="model.tcl"/>
  <File Type="BG-BIT" Name="model.bit"/>
  <File Type="RDI-RDI" Name="model.vdi"/>
  <File Type="BG-BIN" Name="model.bin"/>
  <File Type="BITSTR-MSK" Name="model.msk"/>
  <File Type="ROUTE-TIMING-PB" Name="model_timing_summary_routed.pb"/>
  <File Type="BITSTR-RBT" Name="model.rbt"/>
  <File Type="BITSTR-NKY" Name="model.nky"/>
  <File Type="BITSTR-BMM" Name="model_bd.bmm"/>
  <File Type="BG-DRC" Name="model.drc"/>
  <File Type="BITSTR-MMI" Name="model.mmi"/>
  <File Type="OPT-DCP" Name="model_opt.dcp"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="model_postroute_physopt_bb.dcp"/>
  <File Type="BG-BGN" Name="model.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="model.sysdef"/>
  <File Type="BITSTR-LTX" Name="model.ltx"/>
  <File Type="REPORTS-TCL" Name="model_reports.tcl"/>
  <File Type="PWROPT-DCP" Name="model_pwropt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="model_postroute_physopt.dcp"/>
  <File Type="OPT-DRC" Name="model_drc_opted.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="model_incremental_reuse_pre_placed.rpt"/>
  <File Type="OPT-HWDEF" Name="model.hwdef"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/addr2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/addr2.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/addr4.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/addr4.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bit_trunc.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bit_trunc.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bn_bias_relu.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/bn_bias_relu.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/busm2n.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/busm2n.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/controller_v2_a.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/conv1_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/conv1_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/conv2_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/conv2_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/ddr_read_delay.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/delay.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/verilog/interlayer_sync_fifo.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/lib/verilog/interlayer_sync_fifo.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/ip1_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/ip1_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/multiplier.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/multiplier.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/pool1_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/pool1_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/pool2_layer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/pool2_layer.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_max.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_max.v"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/acc_addr.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/acc_addr.sv"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_muladd.sv">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/vivado_prj/lenet1/lenet1.srcs/sources_1/imports/tidenet/vivado_prj/project_2/project_2.srcs/sources_1/imports/verilog/vector_muladd.sv"/>
        <Attr Name="ImportTime" Val="1633614840"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tidenet/try6/TIDENet/accdnn/build/src/model.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/src/model.v"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/coe/conv1_bm_ram.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/coe/conv1_bm_ram.coe"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/coe/conv2_bm_ram.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/coe/conv2_bm_ram.coe"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/coe/ip1_bm_ram.coe">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/coe/ip1_bm_ram.coe"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="model"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/timing/dma_timing.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../mm4uz/Desktop/research/tidenet/try6/TIDENet/accdnn/build/timing/dma_timing.xdc"/>
        <Attr Name="ImportTime" Val="1636645327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="conv2_rm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="pool1_rm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="conv1_bm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="ip1_bm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="conv1_rm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="ip1_rm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="conv2_wm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="mul16_unsigned"/>
  <BlockFileSet Type="BlockSrcs" Name="pool2_rm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="mul16x16_signed"/>
  <BlockFileSet Type="BlockSrcs" Name="conv2_bm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="ip1_wm_ram"/>
  <BlockFileSet Type="BlockSrcs" Name="conv1_wm_ram"/>
</GenRun>
