# do fileread_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/altera12.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/altera12.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/user2/spring13/asc2171/Documents/TOE/file_read {/home/user2/spring13/asc2171/Documents/TOE/file_read/addsub.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module addsub
# 
# Top level modules:
# 	addsub
# 
# vlog -sv -work work +incdir+/home/user2/spring13/asc2171/Documents/TOE/file_read {/home/user2/spring13/asc2171/Documents/TOE/file_read/pcapparser_10gbmac_test.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module pcapparser_10gbmac_test
# 
# Top level modules:
# 	pcapparser_10gbmac_test
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs="+acc"  pcapparser_10gbmac_test
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps pcapparser_10gbmac_test 
# Loading sv_std.std
# Loading work.pcapparser_10gbmac_test
# ** Error: (vsim-3033) /home/user2/spring13/asc2171/Documents/TOE/file_read/pcapparser_10gbmac_test.v(48): Instantiation of 'pcapparser_10gbmac' failed. The design unit was not found.
#         Region: /pcapparser_10gbmac_test
#         Searched libraries:
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/altera
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/220model
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/sgate
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/altera_lnsim
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/cycloneiv_hssi
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/cycloneiv_pcie_hip
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/cycloneiv
#             /home/user2/spring13/asc2171/Documents/TOE/file_read/simulation/modelsim/rtl_work
#             /home/user2/spring13/asc2171/Documents/TOE/file_read/simulation/modelsim/rtl_work
#             /home/user2/spring13/asc2171/Documents/TOE/file_read/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) /home/user2/spring13/asc2171/Documents/TOE/file_read/pcapparser_10gbmac_test.v(63): Instantiation of 'pcapwriter_10gbmac' failed. The design unit was not found.
#         Region: /pcapparser_10gbmac_test
#         Searched libraries:
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/altera
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/220model
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/sgate
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/altera_mf
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/altera_lnsim
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/cycloneiv_hssi
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/cycloneiv_pcie_hip
#             /opt/altera/altera12.1/modelsim_ase/altera/verilog/cycloneiv
#             /home/user2/spring13/asc2171/Documents/TOE/file_read/simulation/modelsim/rtl_work
#             /home/user2/spring13/asc2171/Documents/TOE/file_read/simulation/modelsim/rtl_work
#             /home/user2/spring13/asc2171/Documents/TOE/file_read/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./fileread_run_msim_rtl_verilog.do PAUSED at line 12
