<html><head><title>Icestorm: LDRSH (pre-index, 64-bit) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple M1 Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

Firestorm: <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
Icestorm:  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDRSH (pre-index, 64-bit)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldrsh x0, [x6, #8]!</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>2005</td><td>1221</td><td>2035</td><td>1020</td><td>1015</td><td>1038</td><td>1000</td><td>21162</td><td>17342</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1060</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21306</td><td>17543</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1074</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21481</td><td>17539</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1074</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21103</td><td>17538</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1098</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21401</td><td>17626</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21287</td><td>17579</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21381</td><td>17538</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21601</td><td>17556</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21141</td><td>18080</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr><tr><td>2004</td><td>1073</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>21528</td><td>17560</td><td>2000</td><td>1000</td><td>1000</td><td>1000</td><td>1000</td><td>1001</td><td>1000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 (with chain penalty)</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldrsh x0, [x6, #8]!
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0110</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>~map lookup fp/simd (81)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>? fp/simd (ee)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50209</td><td>71233</td><td>50161</td><td>40156</td><td>10005</td><td>40247</td><td>10002</td><td>1850258</td><td>534710</td><td>50108</td><td>40211</td><td>10003</td><td>70221</td><td>10004</td><td>0</td><td>40004</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>70092</td><td>50103</td><td>40103</td><td>10000</td><td>40106</td><td>10003</td><td>1850172</td><td>534716</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>0</td><td>40004</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>70099</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850172</td><td>534716</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>0</td><td>40004</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>70099</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850172</td><td>534716</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>0</td><td>40004</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>70099</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850172</td><td>534716</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>0</td><td>40004</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>70099</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10013</td><td>1852289</td><td>535116</td><td>50153</td><td>40253</td><td>10015</td><td>70221</td><td>10004</td><td>0</td><td>40003</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>70108</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850172</td><td>534716</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>0</td><td>40004</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>70099</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850172</td><td>534716</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>0</td><td>40004</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>70099</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850172</td><td>534716</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>0</td><td>40004</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>70099</td><td>50104</td><td>40104</td><td>10000</td><td>40106</td><td>10003</td><td>1850172</td><td>534716</td><td>50109</td><td>40212</td><td>10004</td><td>70221</td><td>10004</td><td>0</td><td>40004</td><td>10000</td><td>0</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 4.0138</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>50030</td><td>71440</td><td>50079</td><td>40072</td><td>10007</td><td>40190</td><td>10003</td><td>1850883</td><td>535282</td><td>50019</td><td>40032</td><td>10004</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70111</td><td>50014</td><td>40014</td><td>10000</td><td>40010</td><td>10000</td><td>1850444</td><td>535133</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70126</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850984</td><td>535309</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70126</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850417</td><td>535124</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70118</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850849</td><td>535268</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70121</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10012</td><td>1855164</td><td>536517</td><td>50062</td><td>40071</td><td>10014</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70154</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850903</td><td>535286</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70092</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10012</td><td>1852111</td><td>535658</td><td>50062</td><td>40071</td><td>10013</td><td>70020</td><td>10000</td><td>40004</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70135</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850687</td><td>535214</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>70107</td><td>50013</td><td>40013</td><td>10000</td><td>40010</td><td>10000</td><td>1850903</td><td>535286</td><td>50010</td><td>40020</td><td>10000</td><td>70020</td><td>10000</td><td>40003</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldrsh x0, [x6, #8]!
  ldrsh x0, [x7, #8]!
  ldrsh x0, [x8, #8]!
  ldrsh x0, [x9, #8]!
  ldrsh x0, [x10, #8]!
  ldrsh x0, [x11, #8]!
  ldrsh x0, [x12, #8]!
  ldrsh x0, [x13, #8]!</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5404</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160209</td><td>44210</td><td>160418</td><td>80313</td><td>80105</td><td>80316</td><td>80009</td><td>240613</td><td>643812</td><td>160122</td><td>80213</td><td>80013</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43236</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80010</td><td>240610</td><td>643993</td><td>160122</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43231</td><td>160110</td><td>80109</td><td>80001</td><td>80112</td><td>80011</td><td>240623</td><td>639479</td><td>160123</td><td>80212</td><td>80012</td><td>80210</td><td>80010</td><td>80007</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43230</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80010</td><td>240610</td><td>637254</td><td>160122</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43231</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240610</td><td>643781</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43229</td><td>160105</td><td>80105</td><td>80000</td><td>80108</td><td>80011</td><td>240610</td><td>645403</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43230</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240610</td><td>643084</td><td>160123</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43230</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80009</td><td>240610</td><td>650296</td><td>160121</td><td>80212</td><td>80012</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43238</td><td>160113</td><td>80109</td><td>80004</td><td>80112</td><td>80054</td><td>241027</td><td>624899</td><td>160208</td><td>80254</td><td>80054</td><td>80212</td><td>80012</td><td>80009</td><td>80000</td><td>80100</td></tr><tr><td>160204</td><td>43230</td><td>160109</td><td>80109</td><td>80000</td><td>80112</td><td>80011</td><td>240610</td><td>635086</td><td>160123</td><td>80212</td><td>80012</td><td>80210</td><td>80010</td><td>80007</td><td>80000</td><td>80100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5403</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire (01)</td><td>cycle (02)</td><td>inst issue (52)</td><td>~issue int (53)</td><td>~issue ld/st (55)</td><td>~dispatch int (56)</td><td>~dispatch ld/st (58)</td><td>huge thing int (59)</td><td>huge thing ld/st (5a)</td><td>~dispatch op (78)</td><td>~map op int (7c)</td><td>~map op ld/st (7d)</td><td>~map lookup int (7f)</td><td>~map lookup ld/st (80)</td><td>? int output thing (e9)</td><td>ld/st retires (ed)</td><td>gpr retires (ef)</td></tr></thead><tr><td>160029</td><td>44393</td><td>160337</td><td>80223</td><td>80114</td><td>80226</td><td>80000</td><td>240304</td><td>644702</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43230</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>644586</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>639398</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>645897</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43222</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>644680</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43221</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>645180</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>645038</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>643755</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>625363</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr><tr><td>160024</td><td>43223</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240223</td><td>646048</td><td>160010</td><td>80020</td><td>80000</td><td>80020</td><td>80000</td><td>80001</td><td>80000</td><td>80010</td></tr></table></div></div></div></div></body></html>