Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Apr  7 13:46:31 2025
| Host         : Boston_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file milestone_1_timing_summary_routed.rpt -pb milestone_1_timing_summary_routed.pb -rpx milestone_1_timing_summary_routed.rpx -warn_on_violation
| Design       : milestone_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     72          
LUTAR-1    Warning           LUT drives async reset alert    3           
TIMING-20  Warning           Non-clocked latch               12          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (158)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (400)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: clk_var_hz_switchable_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: encoded_display_input_select_reg[0]/L7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ff10/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff6/count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ff4/ff6/tick_reg__0/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff7/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff5/count_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (158)
--------------------------------------------------
 There are 158 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.433        0.000                      0                   90        0.261        0.000                      0                   90        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.433        0.000                      0                   90        0.261        0.000                      0                   90        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.401ns (36.183%)  route 2.471ns (63.817%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.438     9.196    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.634    14.628    ff10/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.401ns (36.183%)  route 2.471ns (63.817%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.438     9.196    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.634    14.628    ff10/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.401ns (36.183%)  route 2.471ns (63.817%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.438     9.196    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.634    14.628    ff10/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.401ns (36.183%)  route 2.471ns (63.817%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.438     9.196    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600    15.023    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[3]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X1Y86          FDRE (Setup_fdre_C_R)       -0.634    14.628    ff10/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.401ns (40.437%)  route 2.064ns (59.563%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.030     8.788    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.634    14.654    ff10/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.401ns (40.437%)  route 2.064ns (59.563%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.030     8.788    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[5]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.634    14.654    ff10/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.401ns (40.437%)  route 2.064ns (59.563%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.030     8.788    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[6]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.634    14.654    ff10/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 1.401ns (40.437%)  route 2.064ns (59.563%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.030     8.788    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[7]/C
                         clock pessimism              0.300    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X1Y87          FDRE (Setup_fdre_C_R)       -0.634    14.654    ff10/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.654    
                         arrival time                          -8.788    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.401ns (41.018%)  route 2.015ns (58.982%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.981     8.739    ff10/count0_carry__1_n_2
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    ff10/clk
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[16]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.634    14.631    ff10/count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 ff10/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 1.401ns (41.018%)  route 2.015ns (58.982%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.721     5.324    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  ff10/count_reg[4]/Q
                         net (fo=2, routed)           1.033     6.813    ff10/count_reg[4]
    SLICE_X0Y88          LUT3 (Prop_lut3_I1_O)        0.124     6.937 r  ff10/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.937    ff10/count0_carry_i_3_n_0
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.487 r  ff10/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.487    ff10/count0_carry_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.601 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.601    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.758 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.981     8.739    ff10/count0_carry__1_n_2
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    ff10/clk
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[17]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_R)       -0.634    14.631    ff10/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  5.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 ff1/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff1/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.781    ff1/count_reg[15]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    ff1/count_reg[12]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  ff1/count_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    ff1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff1/count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.782    ff1/count_reg[3]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  ff1/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.890    ff1/count_reg[0]_i_2_n_4
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  ff1/count_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    ff1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff1/count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.782    ff1/count_reg[7]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  ff1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    ff1/count_reg[4]_i_1_n_4
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  ff1/count_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    ff1/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff10/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/clk
    SLICE_X1Y88          FDRE                                         r  ff10/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff10/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.782    ff10/count_reg[11]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  ff10/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    ff10/count_reg[8]_i_1__0_n_4
    SLICE_X1Y88          FDRE                                         r  ff10/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X1Y88          FDRE                                         r  ff10/count_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    ff10/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ff10/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/clk
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ff10/count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.782    ff10/count_reg[15]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  ff10/count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    ff10/count_reg[12]_i_1__0_n_4
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    ff10/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.784    ff1/count_reg[11]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ff1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ff1/count_reg[8]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  ff1/count_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    ff1/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff10/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff10/clk
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff10/count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.784    ff10/count_reg[19]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ff10/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ff10/count_reg[16]_i_1_n_4
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    ff10/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff10/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.601     1.520    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff10/count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.782    ff10/count_reg[7]
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  ff10/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.890    ff10/count_reg[4]_i_1__0_n_4
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    ff10/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff10/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    ff10/clk
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff10/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.784    ff10/count_reg[27]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  ff10/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    ff10/count_reg[24]_i_1_n_4
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[27]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    ff10/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ff10/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff10/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.600     1.519    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ff10/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.781    ff10/count_reg[3]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  ff10/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    ff10/count_reg[0]_i_1_n_4
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.872     2.037    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    ff10/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     ff1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y88     ff1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y88     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           181 Endpoints
Min Delay           181 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.611ns  (logic 4.098ns (42.632%)  route 5.514ns (57.368%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[1]/Q
                         net (fo=23, routed)          1.106     1.562    ff3/Q[1]
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.124     1.686 r  ff3/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.408     6.094    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     9.611 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.611    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.806ns  (logic 4.390ns (49.856%)  route 4.416ns (50.144%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[0]/Q
                         net (fo=23, routed)          1.326     1.782    ff3/Q[0]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.152     1.934 r  ff3/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.089     5.024    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.782     8.806 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.806    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.553ns  (logic 4.133ns (48.327%)  route 4.420ns (51.673%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  ff3/count_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[0]/Q
                         net (fo=23, routed)          1.333     1.789    ff3/Q[0]
    SLICE_X4Y88          LUT3 (Prop_lut3_I0_O)        0.124     1.913 r  ff3/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.086     5.000    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.553 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.553    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.360ns (54.619%)  route 3.622ns (45.381%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  ff3/count_reg[2]/Q
                         net (fo=15, routed)          1.167     1.623    ff3/Q[2]
    SLICE_X0Y92          LUT3 (Prop_lut3_I2_O)        0.150     1.773 r  ff3/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.455     4.228    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.754     7.982 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.982    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 4.132ns (53.599%)  route 3.577ns (46.401%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  ff3/count_reg[2]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[2]/Q
                         net (fo=15, routed)          1.167     1.623    ff3/Q[2]
    SLICE_X0Y92          LUT3 (Prop_lut3_I0_O)        0.124     1.747 r  ff3/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.410     4.157    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.709 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.709    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.597ns  (logic 4.360ns (57.391%)  route 3.237ns (42.609%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[1]/Q
                         net (fo=23, routed)          1.320     1.776    ff3/Q[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I0_O)        0.152     1.928 r  ff3/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.917     3.845    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.597 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.597    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.524ns  (logic 4.344ns (57.731%)  route 3.180ns (42.269%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[1]/Q
                         net (fo=23, routed)          1.106     1.562    ff3/Q[1]
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.150     1.712 r  ff3/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.075     3.786    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738     7.524 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.524    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff3/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.485ns  (logic 4.116ns (54.985%)  route 3.369ns (45.015%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  ff3/count_reg[1]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff3/count_reg[1]/Q
                         net (fo=23, routed)          1.320     1.776    ff3/Q[1]
    SLICE_X0Y91          LUT3 (Prop_lut3_I1_O)        0.124     1.900 r  ff3/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.049     3.949    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     7.485 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.485    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.243ns  (logic 4.114ns (56.804%)  route 3.129ns (43.196%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[6]/Q
                         net (fo=1, routed)           3.129     3.688    SEVEN_SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.243 r  SEVEN_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.243    SEVEN_SEG[1]
    R10                                                               r  SEVEN_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            SEVEN_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 4.136ns (58.132%)  route 2.979ns (41.868%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  ff8/ff1/SEGMENT_LIGHT_OUT_reg[7]/Q
                         net (fo=1, routed)           2.979     3.538    SEVEN_SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.115 r  SEVEN_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.115    SEVEN_SEG[0]
    T10                                                               r  SEVEN_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff4/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff4/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  ff4/ff4/tick_reg/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff4/tick_reg/Q
                         net (fo=1, routed)           0.097     0.238    ff4/ff4/tick_reg_n_0
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.283 r  ff4/ff4/tick__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.283    ff4/ff4/tick
    SLICE_X4Y94          FDRE                                         r  ff4/ff4/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff5/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE                         0.000     0.000 r  ff4/ff5/tick_reg/C
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff5/tick_reg/Q
                         net (fo=1, routed)           0.098     0.239    ff4/ff5/tick_reg_n_0
    SLICE_X4Y93          LUT2 (Prop_lut2_I0_O)        0.045     0.284 r  ff4/ff5/tick__0_i_1__4/O
                         net (fo=1, routed)           0.000     0.284    ff4/ff5/tick
    SLICE_X4Y93          FDRE                                         r  ff4/ff5/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff4/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff4/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.191ns (61.195%)  route 0.121ns (38.805%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  ff4/ff4/tick_reg__0/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff4/tick_reg__0/Q
                         net (fo=8, routed)           0.121     0.267    ff4/ff4/tick_4
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  ff4/ff4/tick_i_1__3/O
                         net (fo=1, routed)           0.000     0.312    ff4/ff4/tick_i_1__3_n_0
    SLICE_X5Y94          FDRE                                         r  ff4/ff4/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.187%)  route 0.139ns (42.813%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE                         0.000     0.000 r  ff4/ff3/count_reg[1]/C
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff3/count_reg[1]/Q
                         net (fo=5, routed)           0.139     0.280    ff4/ff3/mux_3[1]
    SLICE_X7Y92          LUT6 (Prop_lut6_I2_O)        0.045     0.325 r  ff4/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.325    ff4/ff3/tick_i_1__2_n_0
    SLICE_X7Y92          FDRE                                         r  ff4/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.154%)  route 0.139ns (42.846%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.139     0.280    ff9/Q[4]
    SLICE_X2Y88          LUT4 (Prop_lut4_I0_O)        0.045     0.325 r  ff9/current_rand[7]_i_1/O
                         net (fo=1, routed)           0.000     0.325    ff9/p_0_out[7]
    SLICE_X2Y88          FDRE                                         r  ff9/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 encoded_display_input_select_reg[0]/L7/G
                            (positive level-sensitive latch)
  Destination:            ff5/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.203ns (60.542%)  route 0.132ns (39.458%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          LDCE                         0.000     0.000 r  encoded_display_input_select_reg[0]/L7/G
    SLICE_X5Y90          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  encoded_display_input_select_reg[0]/L7/Q
                         net (fo=8, routed)           0.132     0.290    ff5/encoded_display_input_select[0]
    SLICE_X4Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.335 r  ff5/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.335    ff5/TIMER_FINISHED_i_1_n_0
    SLICE_X4Y90          FDCE                                         r  ff5/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff6/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.624%)  route 0.155ns (45.376%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE                         0.000     0.000 r  ff4/ff6/tick_reg/C
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff6/tick_reg/Q
                         net (fo=1, routed)           0.155     0.296    ff4/ff6/tick_reg_n_0
    SLICE_X4Y91          LUT2 (Prop_lut2_I0_O)        0.045     0.341 r  ff4/ff6/tick__0_i_1__5/O
                         net (fo=1, routed)           0.000     0.341    ff4/ff6/tick
    SLICE_X4Y91          FDRE                                         r  ff4/ff6/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff9/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff9/current_rand_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.141ns (41.319%)  route 0.200ns (58.681%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[4]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[4]/Q
                         net (fo=4, routed)           0.200     0.341    ff9/Q[4]
    SLICE_X0Y88          FDRE                                         r  ff9/current_rand_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff6/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff6/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE                         0.000     0.000 r  ff4/ff6/count_reg[2]/C
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ff4/ff6/count_reg[2]/Q
                         net (fo=5, routed)           0.116     0.244    ff4/ff6/Q[2]
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.098     0.342 r  ff4/ff6/count[1]_i_1__5/O
                         net (fo=1, routed)           0.000     0.342    ff4/ff6/count[1]_i_1__5_n_0
    SLICE_X3Y92          FDCE                                         r  ff4/ff6/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff5/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.118%)  route 0.158ns (45.882%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE                         0.000     0.000 r  ff4/ff5/count_reg[0]/C
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ff4/ff5/count_reg[0]/Q
                         net (fo=6, routed)           0.158     0.299    ff4/ff5/Q[0]
    SLICE_X5Y93          LUT6 (Prop_lut6_I0_O)        0.045     0.344 r  ff4/ff5/tick_i_1__4/O
                         net (fo=1, routed)           0.000     0.344    ff4/ff5/tick_i_1__4_n_0
    SLICE_X5Y93          FDRE                                         r  ff4/ff5/tick_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.206ns  (logic 0.518ns (42.951%)  route 0.688ns (57.049%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.723     5.326    ff10/clk
    SLICE_X2Y89          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.688     6.532    clk_var_hz
    SLICE_X2Y90          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff10/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_var_hz_switchable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.164ns (35.192%)  route 0.302ns (64.808%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    ff10/clk
    SLICE_X2Y89          FDRE                                         r  ff10/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  ff10/temp_reg/Q
                         net (fo=15, routed)          0.302     1.987    clk_var_hz
    SLICE_X2Y90          LDCE                                         r  clk_var_hz_switchable_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.549ns  (logic 1.135ns (31.984%)  route 2.414ns (68.017%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.438     3.549    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[0]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.549ns  (logic 1.135ns (31.984%)  route 2.414ns (68.017%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.438     3.549    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[1]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.549ns  (logic 1.135ns (31.984%)  route 2.414ns (68.017%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.438     3.549    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[2]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.549ns  (logic 1.135ns (31.984%)  route 2.414ns (68.017%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.438     3.549    ff10/count0_carry__1_n_2
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.600     5.023    ff10/clk
    SLICE_X1Y86          FDRE                                         r  ff10/count_reg[3]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.318ns  (logic 1.464ns (44.117%)  route 1.854ns (55.883%))
  Logic Levels:           5  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.879     2.989    ff10/count0_carry__1_n_2
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.329     3.318 r  ff10/temp_i_1__0/O
                         net (fo=1, routed)           0.000     3.318    ff10/temp_i_1__0_n_0
    SLICE_X2Y89          FDRE                                         r  ff10/temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    ff10/clk
    SLICE_X2Y89          FDRE                                         r  ff10/temp_reg/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.135ns (36.131%)  route 2.006ns (63.869%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.030     3.141    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601     5.024    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[4]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.135ns (36.131%)  route 2.006ns (63.869%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.030     3.141    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601     5.024    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[5]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.135ns (36.131%)  route 2.006ns (63.869%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.030     3.141    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601     5.024    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[6]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.141ns  (logic 1.135ns (36.131%)  route 2.006ns (63.869%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.030     3.141    ff10/count0_carry__1_n_2
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601     5.024    ff10/clk
    SLICE_X1Y87          FDRE                                         r  ff10/count_reg[7]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 1.135ns (36.704%)  route 1.957ns (63.296%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  ff9/current_rand_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff9/current_rand_reg[1]/Q
                         net (fo=3, routed)           0.976     1.432    ff10/Q[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.124     1.556 r  ff10/count0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.556    ff10/count0_carry__0_i_2_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.954 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.954    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     2.111 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.981     3.092    ff10/count0_carry__1_n_2
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    ff10/clk
    SLICE_X1Y90          FDRE                                         r  ff10/count_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.346ns (50.009%)  route 0.346ns (49.991%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.210     0.692    ff10/count0_carry__1_n_2
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[24]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.346ns (50.009%)  route 0.346ns (49.991%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.210     0.692    ff10/count0_carry__1_n_2
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[25]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.346ns (50.009%)  route 0.346ns (49.991%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.210     0.692    ff10/count0_carry__1_n_2
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[26]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.692ns  (logic 0.346ns (50.009%)  route 0.346ns (49.991%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.210     0.692    ff10/count0_carry__1_n_2
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y92          FDRE                                         r  ff10/count_reg[27]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.346ns (49.579%)  route 0.352ns (50.421%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.216     0.698    ff10/count0_carry__1_n_2
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[20]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.346ns (49.579%)  route 0.352ns (50.421%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.216     0.698    ff10/count0_carry__1_n_2
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[21]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.346ns (49.579%)  route 0.352ns (50.421%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.216     0.698    ff10/count0_carry__1_n_2
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[22]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.346ns (49.579%)  route 0.352ns (50.421%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.216     0.698    ff10/count0_carry__1_n_2
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.876     2.041    ff10/clk
    SLICE_X1Y91          FDRE                                         r  ff10/count_reg[23]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.346ns (46.181%)  route 0.403ns (53.819%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.267     0.749    ff10/count0_carry__1_n_2
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[12]/C

Slack:                    inf
  Source:                 ff9/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff10/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.346ns (46.181%)  route 0.403ns (53.819%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  ff9/current_rand_reg[3]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff9/current_rand_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    ff9/Q[3]
    SLICE_X0Y89          LUT6 (Prop_lut6_I2_O)        0.045     0.322 r  ff9/count0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.322    ff10/S[0]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.437 r  ff10/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.437    ff10/count0_carry__0_n_0
    SLICE_X0Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.482 r  ff10/count0_carry__1/CO[1]
                         net (fo=29, routed)          0.267     0.749    ff10/count0_carry__1_n_2
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.875     2.040    ff10/clk
    SLICE_X1Y89          FDRE                                         r  ff10/count_reg[13]/C





