/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ssgnp0p855v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.855000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.855000 ;
    operating_conditions ( "ssgnp0p855v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.855000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ssgnp0p855v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 38019.900000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.703647, 0.707952, 0.719922, 0.764505, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.703647, 0.707952, 0.719922, 0.764505, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.633282, 0.637157, 0.647930, 0.688055, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.633282, 0.637157, 0.647930, 0.688055, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.019856" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.022286" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001351 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.703647, 0.707952, 0.719922, 0.764505, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.703647, 0.707952, 0.719922, 0.764505, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.633282, 0.637157, 0.647930, 0.688055, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.633282, 0.637157, 0.647930, 0.688055, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.019856" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.022286" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.005032, 0.005032, 0.005032, 0.005032, 0.005032" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005032, 0.005032, 0.005032, 0.005032, 0.005032" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.361600, 0.377180, 0.393680, 0.426370, 0.491470",\
              "0.371410, 0.386990, 0.403490, 0.436180, 0.501280",\
              "0.382750, 0.398330, 0.414830, 0.447520, 0.512620",\
              "0.397680, 0.413260, 0.429760, 0.462450, 0.527550",\
              "0.416680, 0.432260, 0.448760, 0.481450, 0.546550"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.361600, 0.377180, 0.393680, 0.426370, 0.491470",\
              "0.371410, 0.386990, 0.403490, 0.436180, 0.501280",\
              "0.382750, 0.398330, 0.414830, 0.447520, 0.512620",\
              "0.397680, 0.413260, 0.429760, 0.462450, 0.527550",\
              "0.416680, 0.432260, 0.448760, 0.481450, 0.546550"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478",\
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478",\
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478",\
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478",\
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478",\
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478",\
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478",\
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478",\
              "0.009621, 0.035769, 0.067870, 0.132897, 0.263478"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.434385, 0.452025, 0.471030, 0.508935, 0.584430",\
              "0.445725, 0.463365, 0.482370, 0.520275, 0.595770",\
              "0.458955, 0.476595, 0.495600, 0.533505, 0.609000",\
              "0.476175, 0.493815, 0.512820, 0.550725, 0.626220",\
              "0.498120, 0.515760, 0.534765, 0.572670, 0.648165"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165",\
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165",\
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165",\
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165",\
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.434385, 0.452025, 0.471030, 0.508935, 0.584430",\
              "0.445725, 0.463365, 0.482370, 0.520275, 0.595770",\
              "0.458955, 0.476595, 0.495600, 0.533505, 0.609000",\
              "0.476175, 0.493815, 0.512820, 0.550725, 0.626220",\
              "0.498120, 0.515760, 0.534765, 0.572670, 0.648165"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165",\
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165",\
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165",\
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165",\
              "0.010107, 0.039827, 0.076746, 0.151237, 0.300165"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.039604 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.126168, 0.138138, 0.152943, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.248472, 0.265062, 0.281232, 0.305802, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.703647, 0.707952, 0.719922, 0.764505, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.703647, 0.707952, 0.719922, 0.764505, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "4.248803" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.082392" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "4.497591" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.083755" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.780793" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.083757" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "4.139192" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.083756" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.049137" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001554 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.026658" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.028150" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.182224, 0.198136, 0.218000, 0.250552, 0.301408",\
              "0.182224, 0.198136, 0.218000, 0.250552, 0.301408",\
              "0.182120, 0.198032, 0.217896, 0.250448, 0.301304",\
              "0.181912, 0.197824, 0.217688, 0.250240, 0.301096",\
              "0.181288, 0.197200, 0.217064, 0.249616, 0.300472"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.182224, 0.198136, 0.218000, 0.250552, 0.301408",\
              "0.182224, 0.198136, 0.218000, 0.250552, 0.301408",\
              "0.182120, 0.198032, 0.217896, 0.250448, 0.301304",\
              "0.181912, 0.197824, 0.217688, 0.250240, 0.301096",\
              "0.181288, 0.197200, 0.217064, 0.249616, 0.300472"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100280, 0.089580, 0.078780, 0.062680, 0.040880",\
              "0.115080, 0.104380, 0.093580, 0.077480, 0.055680",\
              "0.129480, 0.118780, 0.107980, 0.091880, 0.070080",\
              "0.151080, 0.140380, 0.129580, 0.113480, 0.091680",\
              "0.181280, 0.170580, 0.159780, 0.143680, 0.121880"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.100280, 0.089580, 0.078780, 0.062680, 0.040880",\
              "0.115080, 0.104380, 0.093580, 0.077480, 0.055680",\
              "0.129480, 0.118780, 0.107980, 0.091880, 0.070080",\
              "0.151080, 0.140380, 0.129580, 0.113480, 0.091680",\
              "0.181280, 0.170580, 0.159780, 0.143680, 0.121880"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001325 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.019856" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.022286" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.155080, 0.167768, 0.184512, 0.210720, 0.251488",\
              "0.155080, 0.167768, 0.184512, 0.210720, 0.251488",\
              "0.154976, 0.167664, 0.184408, 0.210616, 0.251384",\
              "0.154664, 0.167352, 0.184096, 0.210304, 0.251072",\
              "0.154456, 0.167144, 0.183888, 0.210096, 0.250864"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.155080, 0.167768, 0.184512, 0.210720, 0.251488",\
              "0.155080, 0.167768, 0.184512, 0.210720, 0.251488",\
              "0.154976, 0.167664, 0.184408, 0.210616, 0.251384",\
              "0.154664, 0.167352, 0.184096, 0.210304, 0.251072",\
              "0.154456, 0.167144, 0.183888, 0.210096, 0.250864"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.111900, 0.100000, 0.087600, 0.069500, 0.042100",\
              "0.127100, 0.115200, 0.102800, 0.084700, 0.057300",\
              "0.142800, 0.130900, 0.118500, 0.100400, 0.073000",\
              "0.162600, 0.150700, 0.138300, 0.120200, 0.092800",\
              "0.188400, 0.176500, 0.164100, 0.146000, 0.118600"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.111900, 0.100000, 0.087600, 0.069500, 0.042100",\
              "0.127100, 0.115200, 0.102800, 0.084700, 0.057300",\
              "0.142800, 0.130900, 0.118500, 0.100400, 0.073000",\
              "0.162600, 0.150700, 0.138300, 0.120200, 0.092800",\
              "0.188400, 0.176500, 0.164100, 0.146000, 0.118600"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001351 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.008004" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.008170" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.139043, 0.153291, 0.171803, 0.199779, 0.250323",\
              "0.139147, 0.153395, 0.171907, 0.199883, 0.250427",\
              "0.138835, 0.153083, 0.171595, 0.199571, 0.250115",\
              "0.138523, 0.152771, 0.171283, 0.199259, 0.249803",\
              "0.138315, 0.152563, 0.171075, 0.199051, 0.249595"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.139043, 0.153291, 0.171803, 0.199779, 0.250323",\
              "0.139147, 0.153395, 0.171907, 0.199883, 0.250427",\
              "0.138835, 0.153083, 0.171595, 0.199571, 0.250115",\
              "0.138523, 0.152771, 0.171283, 0.199259, 0.249803",\
              "0.138315, 0.152563, 0.171075, 0.199051, 0.249595"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121440, 0.111640, 0.101240, 0.085440, 0.063840",\
              "0.136940, 0.127140, 0.116740, 0.100940, 0.079340",\
              "0.151240, 0.141440, 0.131040, 0.115240, 0.093640",\
              "0.171940, 0.162140, 0.151740, 0.135940, 0.114340",\
              "0.197940, 0.188140, 0.177740, 0.161940, 0.140340"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.121440, 0.111640, 0.101240, 0.085440, 0.063840",\
              "0.136940, 0.127140, 0.116740, 0.100940, 0.079340",\
              "0.151240, 0.141440, 0.131040, 0.115240, 0.093640",\
              "0.171940, 0.162140, 0.151740, 0.135940, 0.114340",\
              "0.197940, 0.188140, 0.177740, 0.161940, 0.140340"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003833" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004325" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105285, 0.119117, 0.136381, 0.165501, 0.212405",\
              "0.099253, 0.113085, 0.130349, 0.159469, 0.206373",\
              "0.095821, 0.109653, 0.126917, 0.156037, 0.202941",\
              "0.099149, 0.112981, 0.130245, 0.159365, 0.206269",\
              "0.118077, 0.131909, 0.149173, 0.178293, 0.225197"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105285, 0.119117, 0.136381, 0.165501, 0.212405",\
              "0.099253, 0.113085, 0.130349, 0.159469, 0.206373",\
              "0.095821, 0.109653, 0.126917, 0.156037, 0.202941",\
              "0.099149, 0.112981, 0.130245, 0.159365, 0.206269",\
              "0.118077, 0.131909, 0.149173, 0.178293, 0.225197"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.111900, 0.109800, 0.108000, 0.109600, 0.123900",\
              "0.130000, 0.127900, 0.126100, 0.127700, 0.142000",\
              "0.149000, 0.146900, 0.145100, 0.146700, 0.161000",\
              "0.176000, 0.173900, 0.172100, 0.173700, 0.188000",\
              "0.215500, 0.213400, 0.211600, 0.213200, 0.227500"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.111900, 0.109800, 0.108000, 0.109600, 0.123900",\
              "0.130000, 0.127900, 0.126100, 0.127700, 0.142000",\
              "0.149000, 0.146900, 0.145100, 0.146700, 0.161000",\
              "0.176000, 0.173900, 0.172100, 0.173700, 0.188000",\
              "0.215500, 0.213400, 0.211600, 0.213200, 0.227500"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000810 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.004170" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.005005" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105285, 0.119117, 0.136381, 0.165501, 0.212405",\
              "0.099253, 0.113085, 0.130349, 0.159469, 0.206373",\
              "0.095821, 0.109653, 0.126917, 0.156037, 0.202941",\
              "0.099149, 0.112981, 0.130245, 0.159365, 0.206269",\
              "0.118077, 0.131909, 0.149173, 0.178293, 0.225197"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.105285, 0.119117, 0.136381, 0.165501, 0.212405",\
              "0.099253, 0.113085, 0.130349, 0.159469, 0.206373",\
              "0.095821, 0.109653, 0.126917, 0.156037, 0.202941",\
              "0.099149, 0.112981, 0.130245, 0.159365, 0.206269",\
              "0.118077, 0.131909, 0.149173, 0.178293, 0.225197"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.112200, 0.110100, 0.108300, 0.109900, 0.124200",\
              "0.130300, 0.128200, 0.126400, 0.128000, 0.142300",\
              "0.149300, 0.147200, 0.145400, 0.147000, 0.161300",\
              "0.176300, 0.174200, 0.172400, 0.174000, 0.188300",\
              "0.215800, 0.213700, 0.211900, 0.213500, 0.227800"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.112200, 0.110100, 0.108300, 0.109900, 0.124200",\
              "0.130300, 0.128200, 0.126400, 0.128000, 0.142300",\
              "0.149300, 0.147200, 0.145400, 0.147000, 0.161300",\
              "0.176300, 0.174200, 0.172400, 0.174000, 0.188300",\
              "0.215800, 0.213700, 0.211900, 0.213500, 0.227800"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.480990 ;
    }
}
}
